#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep  8 18:50:24 2025
# Process ID: 1016722
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2852.331 MHz, CPU Physical cores: 16, Host memory: 540842 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2409.020 ; gain = 115.992 ; free physical = 251487 ; free virtual = 433757
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1016754
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.508 ; gain = 391.637 ; free physical = 247904 ; free virtual = 430176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1281]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1282]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1283]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1284]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1285]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1286]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1287]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1288]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1289]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1290]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1291]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1292]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1293]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1294]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1295]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1296]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1297]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1298]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1299]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1300]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1301]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1302]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1303]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1304]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1305]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1306]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1307]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1308]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1309]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1310]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1311]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1312]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1313]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1314]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1315]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1316]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1317]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1318]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1319]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1320]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1321]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1322]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1323]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1324]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1325]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1326]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1327]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1328]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1329]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1330]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1331]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1332]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1333]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1334]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1335]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1336]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1337]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1338]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1339]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1340]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1341]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1342]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1343]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1344]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1345]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1346]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1347]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1348]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1349]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1350]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1351]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1352]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1353]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1354]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1355]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1356]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1357]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1358]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1359]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1360]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1361]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1362]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1363]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1364]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1365]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1366]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1367]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1368]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1369]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1370]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1371]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1372]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1373]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1374]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1375]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1376]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1377]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1378]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1379]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1380]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_11ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_11ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_11ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_11ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/avgpool/avgpool-c1-s2/avgpool-p15-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3020.320 ; gain = 588.449 ; free physical = 247613 ; free virtual = 429888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3023.289 ; gain = 591.418 ; free physical = 247618 ; free virtual = 429893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3031.293 ; gain = 599.422 ; free physical = 247618 ; free virtual = 429893
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3151.793 ; gain = 719.922 ; free physical = 244079 ; free virtual = 426376
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 28    
	   2 Input   16 Bit       Adders := 85    
	   9 Input   16 Bit       Adders := 15    
	   4 Input   16 Bit       Adders := 23    
	   2 Input   13 Bit       Adders := 30    
	   2 Input   12 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 420   
	   3 Input    5 Bit       Adders := 420   
	   2 Input    5 Bit       Adders := 60    
	   4 Input    4 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 211   
	   2 Input    2 Bit       Adders := 210   
+---XORs : 
	   2 Input      1 Bit         XORs := 151   
+---Registers : 
	               16 Bit    Registers := 463   
	               15 Bit    Registers := 210   
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 26    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 174   
	                2 Bit    Registers := 105   
	                1 Bit    Registers := 825   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 532   
	  10 Input   15 Bit        Muxes := 210   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 217   
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 108   
	   2 Input    1 Bit        Muxes := 440   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U42/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U202/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP select_ln134_5_reg_33759_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_5_reg_33759_reg is absorbed into DSP select_ln134_5_reg_33759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP select_ln134_5_reg_33759_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U74/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U90/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U26/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U234/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP select_ln134_72_reg_33979_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_72_reg_33979_reg is absorbed into DSP select_ln134_72_reg_33979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP select_ln134_72_reg_33979_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP select_ln134_34_reg_33854_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_34_reg_33854_reg is absorbed into DSP select_ln134_34_reg_33854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP select_ln134_34_reg_33854_reg.
DSP Report: Generating DSP select_ln134_37_reg_33859_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_37_reg_33859_reg is absorbed into DSP select_ln134_37_reg_33859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP select_ln134_37_reg_33859_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP select_ln134_79_reg_33994_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_79_reg_33994_reg is absorbed into DSP select_ln134_79_reg_33994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP select_ln134_79_reg_33994_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP select_ln134_76_reg_33989_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_76_reg_33989_reg is absorbed into DSP select_ln134_76_reg_33989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP select_ln134_76_reg_33989_reg.
DSP Report: Generating DSP select_ln134_30_reg_33844_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_30_reg_33844_reg is absorbed into DSP select_ln134_30_reg_33844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP select_ln134_30_reg_33844_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP select_ln134_2_reg_33754_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_2_reg_33754_reg is absorbed into DSP select_ln134_2_reg_33754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP select_ln134_2_reg_33754_reg.
DSP Report: Generating DSP select_ln134_191_reg_34354_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_191_reg_34354_reg is absorbed into DSP select_ln134_191_reg_34354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP select_ln134_191_reg_34354_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP select_ln134_48_reg_33899_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_48_reg_33899_reg is absorbed into DSP select_ln134_48_reg_33899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP select_ln134_48_reg_33899_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP select_ln134_51_reg_33904_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_51_reg_33904_reg is absorbed into DSP select_ln134_51_reg_33904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP select_ln134_51_reg_33904_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U218/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U218/tmp_product.
DSP Report: Generating DSP select_ln134_177_reg_34309_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_177_reg_34309_reg is absorbed into DSP select_ln134_177_reg_34309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP select_ln134_177_reg_34309_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U58/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP select_ln134_62_reg_33944_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_62_reg_33944_reg is absorbed into DSP select_ln134_62_reg_33944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP select_ln134_62_reg_33944_reg.
DSP Report: Generating DSP select_ln134_65_reg_33949_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_65_reg_33949_reg is absorbed into DSP select_ln134_65_reg_33949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP select_ln134_65_reg_33949_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U170/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U138/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP select_ln134_58_reg_33934_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_58_reg_33934_reg is absorbed into DSP select_ln134_58_reg_33934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP select_ln134_58_reg_33934_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U154/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U154/tmp_product.
INFO: [Synth 8-3886] merging instance 'w2_U/q33_reg[0]' (FDE) to 'w2_U/q34_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q34_reg[0]' (FDE) to 'w2_U/q15_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q15_reg[0]' (FDE) to 'w2_U/q16_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q16_reg[0]' (FDE) to 'w2_U/q17_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q17_reg[0]' (FDE) to 'w2_U/q169_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q169_reg[0]' (FDE) to 'w2_U/q170_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q170_reg[0]' (FDE) to 'w2_U/q171_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q171_reg[0]' (FDE) to 'w2_U/q19_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q19_reg[0]' (FDE) to 'w2_U/q20_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q20_reg[0]' (FDE) to 'w2_U/q191_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q191_reg[0]' (FDE) to 'w2_U/q182_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q182_reg[0]' (FDE) to 'w2_U/q187_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q187_reg[0]' (FDE) to 'w2_U/q188_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q188_reg[0]' (FDE) to 'w2_U/q193_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q193_reg[0]' (FDE) to 'w2_U/q195_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q195_reg[0]' (FDE) to 'w2_U/q194_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q194_reg[0]' (FDE) to 'w2_U/q183_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q183_reg[0]' (FDE) to 'w2_U/q184_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q184_reg[0]' (FDE) to 'w2_U/q185_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q185_reg[0]' (FDE) to 'w2_U/q186_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q186_reg[0]' (FDE) to 'w2_U/q189_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q189_reg[0]' (FDE) to 'w2_U/q135_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q135_reg[0]' (FDE) to 'w2_U/q126_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q126_reg[0]' (FDE) to 'w2_U/q80_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q80_reg[0]' (FDE) to 'w2_U/q153_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q153_reg[0]' (FDE) to 'w2_U/q75_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q75_reg[0]' (FDE) to 'w2_U/q76_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q76_reg[0]' (FDE) to 'w2_U/q141_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q141_reg[0]' (FDE) to 'w2_U/q142_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q142_reg[0]' (FDE) to 'w2_U/q143_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q143_reg[0]' (FDE) to 'w2_U/q151_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q151_reg[0]' (FDE) to 'w2_U/q89_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q89_reg[0]' (FDE) to 'w2_U/q90_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q90_reg[0]' (FDE) to 'w2_U/q94_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q94_reg[0]' (FDE) to 'w2_U/q150_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q150_reg[0]' (FDE) to 'w2_U/q66_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q66_reg[0]' (FDE) to 'w2_U/q144_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q144_reg[0]' (FDE) to 'w2_U/q147_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q147_reg[0]' (FDE) to 'w2_U/q61_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q61_reg[0]' (FDE) to 'w2_U/q62_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q62_reg[0]' (FDE) to 'w2_U/q163_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q163_reg[0]' (FDE) to 'w2_U/q154_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q154_reg[0]' (FDE) to 'w2_U/q145_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q145_reg[0]' (FDE) to 'w2_U/q146_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q146_reg[0]' (FDE) to 'w2_U/q103_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q103_reg[0]' (FDE) to 'w2_U/q104_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q104_reg[0]' (FDE) to 'w2_U/q108_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q108_reg[0]' (FDE) to 'w2_U/q45_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q45_reg[0]' (FDE) to 'w2_U/q159_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q159_reg[0]' (FDE) to 'w2_U/q160_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q160_reg[0]' (FDE) to 'w2_U/q164_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q164_reg[0]' (FDE) to 'w2_U/q52_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q52_reg[0]' (FDE) to 'w2_U/q47_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q47_reg[0]' (FDE) to 'w2_U/q48_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q48_reg[0]' (FDE) to 'w2_U/q32_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q32_reg[0]' (FDE) to 'w2_U/q29_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q29_reg[0]' (FDE) to 'w2_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q30_reg[0]' (FDE) to 'w2_U/q31_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q31_reg[0]' (FDE) to 'w2_U/q197_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q197_reg[0]' (FDE) to 'w2_U/q158_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q158_reg[0]' (FDE) to 'w2_U/q38_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q38_reg[0]' (FDE) to 'w2_U/q161_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q161_reg[0]' (FDE) to 'w2_U/q177_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q177_reg[0]' (FDE) to 'w2_U/q168_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q168_reg[0]' (FDE) to 'w2_U/q173_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q173_reg[0]' (FDE) to 'w2_U/q174_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q174_reg[0]' (FDE) to 'w2_U/q178_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q178_reg[0]' (FDE) to 'w2_U/q18_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q18_reg[0]' (FDE) to 'w2_U/q207_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q207_reg[0]' (FDE) to 'w2_U/q99_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q99_reg[0]' (FDE) to 'w2_U/q100_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q100_reg[0]' (FDE) to 'w2_U/q101_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q101_reg[0]' (FDE) to 'w2_U/q179_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q179_reg[0]' (FDE) to 'w2_U/q133_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q133_reg[0]' (FDE) to 'w2_U/q206_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q206_reg[0]' (FDE) to 'w2_U/q181_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q181_reg[0]' (FDE) to 'w2_U/q24_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q24_reg[0]' (FDE) to 'w2_U/q130_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q130_reg[0]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q74_reg[0]' (FDE) to 'w2_U/q180_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q180_reg[0]' (FDE) to 'w2_U/q88_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q88_reg[0]' (FDE) to 'w2_U/q127_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q127_reg[0]' (FDE) to 'w2_U/q128_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q128_reg[0]' (FDE) to 'w2_U/q129_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q129_reg[0]' (FDE) to 'w2_U/q172_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q172_reg[0]' (FDE) to 'w2_U/q175_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q175_reg[0]' (FDE) to 'w2_U/q102_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q102_reg[0]' (FDE) to 'w2_U/q116_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q116_reg[0]' (FDE) to 'w2_U/q137_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q137_reg[0]' (FDE) to 'w2_U/q136_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q136_reg[0]' (FDE) to 'w2_U/q132_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q132_reg[0]' (FDE) to 'w2_U/q122_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q122_reg[0]' (FDE) to 'w2_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q1_reg[0]' (FDE) to 'w2_U/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q2_reg[0]' (FDE) to 'w2_U/q3_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q3_reg[0]' (FDE) to 'w2_U/q205_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q205_reg[0]' (FDE) to 'w2_U/q196_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q196_reg[0]' (FDE) to 'w2_U/q192_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q192_reg[0]' (FDE) to 'w2_U/q10_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q10_reg[0]' (FDE) to 'w2_U/q6_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w2_U/\q0_reg[0] )
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U186/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U122/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_11ns_26_1_1_U106/tmp_product, operation Mode is: A*(B:0x3b6).
DSP Report: operator mul_16s_11ns_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_11ns_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O61[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O61[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O63[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O63[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O65[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O65[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O67[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O67[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O69[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O69[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O71[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O71[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O73[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O73[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O75[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O75[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O77[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O77[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O79[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O79[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O81[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O81[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O83[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O83[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O85[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O85[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O87[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O87[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O89[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O89[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O91[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O91[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O93[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O93[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O95[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O95[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O97[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O97[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O99[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O101[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O101[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O103[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O103[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O107[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O107[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O109[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O109[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O113[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O113[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O115[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O115[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB1 has port O117[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:40 . Memory (MB): peak = 4065.508 ; gain = 1633.637 ; free physical = 229381 ; free virtual = 411899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*(B:0x3b6) | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:42 . Memory (MB): peak = 4065.508 ; gain = 1633.637 ; free physical = 232481 ; free virtual = 415028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 4073.512 ; gain = 1641.641 ; free physical = 232746 ; free virtual = 415298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 232852 ; free virtual = 415440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 232824 ; free virtual = 415413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:00 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 231345 ; free virtual = 413934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 230311 ; free virtual = 412900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:02:01 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 227842 ; free virtual = 410430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:02:01 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 228222 ; free virtual = 410811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s__GB0 | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 15     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_11ns_26_1_1                                                     | A*B         | 15     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   532|
|3     |DSP48E2         |    96|
|4     |DSP_ALU         |   129|
|5     |DSP_A_B_DATA    |   129|
|6     |DSP_C_DATA      |   129|
|7     |DSP_MULTIPLIER  |   129|
|8     |DSP_M_DATA      |   129|
|9     |DSP_OUTPUT      |   129|
|10    |DSP_PREADD      |   129|
|11    |DSP_PREADD_DATA |   129|
|12    |LUT1            |   126|
|13    |LUT2            |  2031|
|14    |LUT3            |  3409|
|15    |LUT4            |  7742|
|16    |LUT5            |  1671|
|17    |LUT6            |  8990|
|18    |MUXF7           |    26|
|19    |FDRE            | 10715|
|20    |FDSE            |   318|
|21    |IBUF            |  1604|
|22    |OBUF            |   258|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                               |Module                                                                                                                |Cells |
+------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                    |                                                                                                                      | 38551|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                                                          |   440|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w16_d2_S                                                                                               |    94|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_413                                                                                  |    81|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w16_d2_S_0                                                                                             |    91|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_412                                                                                  |    80|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w16_d2_S_1                                                                                             |   119|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_411                                                                                  |   109|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w16_d2_S_2                                                                                             |   120|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_410                                                                                  |   110|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w16_d2_S_3                                                                                             |    93|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_409                                                                                  |    81|
|13    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w16_d2_S_4                                                                                             |    94|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_408                                                                                  |    84|
|15    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w16_d2_S_5                                                                                             |   115|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_407                                                                                  |   104|
|17    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w16_d2_S_6                                                                                             |   127|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_406                                                                                  |   115|
|19    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w16_d2_S_7                                                                                             |    92|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_405                                                                                  |    81|
|21    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w16_d2_S_8                                                                                             |    91|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_404                                                                                  |    79|
|23    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w16_d2_S_9                                                                                             |   138|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_403                                                                                  |   125|
|25    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w16_d2_S_10                                                                                            |    93|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_402                                                                                  |    82|
|27    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w16_d2_S_11                                                                                            |    92|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_401                                                                                  |    80|
|29    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w16_d2_S_12                                                                                            |   135|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_400                                                                                  |   125|
|31    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w16_d2_S_13                                                                                            |    63|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_399                                                                                  |    53|
|33    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w16_d2_S_14                                                                                            |    38|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_398                                                                                  |    29|
|35    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w16_d2_S_15                                                                                            |    39|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_397                                                                                  |    29|
|37    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w16_d2_S_16                                                                                            |    39|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_396                                                                                  |    29|
|39    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w16_d2_S_17                                                                                            |    42|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_395                                                                                  |    29|
|41    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w16_d2_S_18                                                                                            |    42|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_394                                                                                  |    33|
|43    |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w16_d2_S_19                                                                                            |    69|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_393                                                                                  |    58|
|45    |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w16_d2_S_20                                                                                            |    70|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_392                                                                                  |    58|
|47    |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w16_d2_S_21                                                                                            |    69|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_391                                                                                  |    58|
|49    |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w16_d2_S_22                                                                                            |    71|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_390                                                                                  |    58|
|51    |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w16_d2_S_23                                                                                            |    70|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_389                                                                                  |    58|
|53    |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w16_d2_S_24                                                                                            |    70|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_388                                                                                  |    58|
|55    |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w16_d2_S_25                                                                                            |    38|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_387                                                                                  |    29|
|57    |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w16_d2_S_26                                                                                            |    39|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_386                                                                                  |    29|
|59    |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w16_d2_S_27                                                                                            |    38|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_385                                                                                  |    29|
|61    |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w16_d2_S_28                                                                                            |    70|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_384                                                                                  |    58|
|63    |  sparse_arr_feat_reduce_out_10_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                            |    58|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_383                                                                                  |    48|
|65    |  sparse_arr_feat_reduce_out_11_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                            |    57|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_382                                                                                  |    48|
|67    |  sparse_arr_feat_reduce_out_12_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                            |    57|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_381                                                                                  |    48|
|69    |  sparse_arr_feat_reduce_out_13_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                            |    57|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_380                                                                                  |    48|
|71    |  sparse_arr_feat_reduce_out_14_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                            |    57|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_379                                                                                  |    48|
|73    |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w16_d2_S_34                                                                                            |    57|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_378                                                                                  |    48|
|75    |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w16_d2_S_35                                                                                            |    57|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_377                                                                                  |    48|
|77    |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w16_d2_S_36                                                                                            |    57|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_376                                                                                  |    48|
|79    |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w16_d2_S_37                                                                                            |    57|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_375                                                                                  |    48|
|81    |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w16_d2_S_38                                                                                            |    57|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_374                                                                                  |    48|
|83    |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w16_d2_S_39                                                                                            |    59|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_373                                                                                  |    48|
|85    |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w16_d2_S_40                                                                                            |    57|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_372                                                                                  |    48|
|87    |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w16_d2_S_41                                                                                            |    57|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_371                                                                                  |    48|
|89    |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                            |    57|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg_370                                                                                  |    48|
|91    |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w16_d2_S_43                                                                                            |    57|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                 |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                      |    48|
|93    |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                                                                |   286|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_369                                                                                   |   277|
|95    |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_44                                                                                             |    22|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_368                                                                                   |    13|
|97    |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_45                                                                                             |   247|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_367                                                                                   |   238|
|99    |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_46                                                                                             |    24|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_366                                                                                   |    15|
|101   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_47                                                                                             |   251|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_365                                                                                   |   241|
|103   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_48                                                                                             |    23|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_364                                                                                   |    13|
|105   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_49                                                                                             |   166|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_363                                                                                   |   157|
|107   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_50                                                                                             |    22|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_362                                                                                   |    13|
|109   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_51                                                                                             |   355|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_361                                                                                   |   345|
|111   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_52                                                                                             |    22|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_360                                                                                   |    13|
|113   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_53                                                                                             |   204|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_359                                                                                   |   195|
|115   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_54                                                                                             |    22|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_358                                                                                   |    13|
|117   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_55                                                                                             |   442|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_357                                                                                   |   433|
|119   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_56                                                                                             |    22|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_356                                                                                   |    13|
|121   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_57                                                                                             |   164|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_355                                                                                   |   152|
|123   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_58                                                                                             |    24|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_354                                                                                   |    14|
|125   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_59                                                                                             |   289|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_353                                                                                   |   280|
|127   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_60                                                                                             |    22|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_352                                                                                   |    13|
|129   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_61                                                                                             |   178|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_351                                                                                   |   169|
|131   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_62                                                                                             |    22|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_350                                                                                   |    13|
|133   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_63                                                                                             |   180|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_349                                                                                   |   171|
|135   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_64                                                                                             |    31|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_348                                                                                   |    21|
|137   |  sparse_arr_hash_reduce_out_20_c32_channel_U                          |hls_dummy_fifo_w4_d2_S_65                                                                                             |   287|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_347                                                                                   |   278|
|139   |  sparse_arr_hash_reduce_out_20_c_U                                    |hls_dummy_fifo_w4_d2_S_66                                                                                             |    22|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_346                                                                                   |    13|
|141   |  sparse_arr_hash_reduce_out_21_c33_channel_U                          |hls_dummy_fifo_w4_d2_S_67                                                                                             |   212|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_345                                                                                   |   203|
|143   |  sparse_arr_hash_reduce_out_21_c_U                                    |hls_dummy_fifo_w4_d2_S_68                                                                                             |    23|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_344                                                                                   |    13|
|145   |  sparse_arr_hash_reduce_out_22_c34_channel_U                          |hls_dummy_fifo_w4_d2_S_69                                                                                             |   220|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_343                                                                                   |   211|
|147   |  sparse_arr_hash_reduce_out_22_c_U                                    |hls_dummy_fifo_w4_d2_S_70                                                                                             |    22|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_342                                                                                   |    13|
|149   |  sparse_arr_hash_reduce_out_23_c35_channel_U                          |hls_dummy_fifo_w4_d2_S_71                                                                                             |   206|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_341                                                                                   |   197|
|151   |  sparse_arr_hash_reduce_out_23_c_U                                    |hls_dummy_fifo_w4_d2_S_72                                                                                             |    23|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_340                                                                                   |    14|
|153   |  sparse_arr_hash_reduce_out_24_c36_channel_U                          |hls_dummy_fifo_w4_d2_S_73                                                                                             |   242|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_339                                                                                   |   233|
|155   |  sparse_arr_hash_reduce_out_24_c_U                                    |hls_dummy_fifo_w4_d2_S_74                                                                                             |    22|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_338                                                                                   |    13|
|157   |  sparse_arr_hash_reduce_out_25_c37_channel_U                          |hls_dummy_fifo_w4_d2_S_75                                                                                             |   197|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_337                                                                                   |   188|
|159   |  sparse_arr_hash_reduce_out_25_c_U                                    |hls_dummy_fifo_w4_d2_S_76                                                                                             |    22|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_336                                                                                   |    13|
|161   |  sparse_arr_hash_reduce_out_26_c38_channel_U                          |hls_dummy_fifo_w4_d2_S_77                                                                                             |   224|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_335                                                                                   |   215|
|163   |  sparse_arr_hash_reduce_out_26_c_U                                    |hls_dummy_fifo_w4_d2_S_78                                                                                             |    22|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_334                                                                                   |    13|
|165   |  sparse_arr_hash_reduce_out_27_c39_channel_U                          |hls_dummy_fifo_w4_d2_S_79                                                                                             |   183|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_333                                                                                   |   174|
|167   |  sparse_arr_hash_reduce_out_27_c_U                                    |hls_dummy_fifo_w4_d2_S_80                                                                                             |    22|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_332                                                                                   |    13|
|169   |  sparse_arr_hash_reduce_out_28_c40_channel_U                          |hls_dummy_fifo_w4_d2_S_81                                                                                             |   284|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_331                                                                                   |   275|
|171   |  sparse_arr_hash_reduce_out_28_c_U                                    |hls_dummy_fifo_w4_d2_S_82                                                                                             |    22|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_330                                                                                   |    13|
|173   |  sparse_arr_hash_reduce_out_29_c41_channel_U                          |hls_dummy_fifo_w4_d2_S_83                                                                                             |   225|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_329                                                                                   |   216|
|175   |  sparse_arr_hash_reduce_out_29_c_U                                    |hls_dummy_fifo_w4_d2_S_84                                                                                             |    25|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_328                                                                                   |    14|
|177   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_85                                                                                             |   337|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_327                                                                                   |   328|
|179   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_86                                                                                             |    32|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_326                                                                                   |    22|
|181   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_87                                                                                             |   211|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_325                                                                                   |   202|
|183   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_88                                                                                             |    31|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_324                                                                                   |    21|
|185   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_89                                                                                             |   379|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_323                                                                                   |   369|
|187   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_90                                                                                             |    31|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_322                                                                                   |    21|
|189   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_91                                                                                             |   234|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_321                                                                                   |   225|
|191   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_92                                                                                             |    31|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_320                                                                                   |    21|
|193   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_93                                                                                             |   266|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_319                                                                                   |   257|
|195   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_94                                                                                             |    31|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_318                                                                                   |    21|
|197   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_95                                                                                             |   138|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_317                                                                                   |   129|
|199   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_96                                                                                             |    31|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_316                                                                                   |    21|
|201   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_97                                                                                             |   305|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_315                                                                                   |   295|
|203   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_98                                                                                             |    31|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_314                                                                                   |    21|
|205   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_99                                                                                             |   210|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_313                                                                                   |   201|
|207   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_100                                                                                            |    32|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_312                                                                                   |    21|
|209   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_101                                                                                            |   279|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_311                                                                                   |   269|
|211   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_102                                                                                            |    31|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                       |    21|
|213   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s                                          | 10481|
|214   |    select_ln134_72_reg_33979_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__9          |     8|
|215   |    select_ln134_34_reg_33854_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__8          |     8|
|216   |    select_ln134_37_reg_33859_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__6          |     8|
|217   |    select_ln134_79_reg_33994_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__10         |     8|
|218   |    select_ln134_76_reg_33989_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__4          |     8|
|219   |    select_ln134_30_reg_33844_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__12         |     8|
|220   |    select_ln134_2_reg_33754_reg                                       |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__1          |     8|
|221   |    select_ln134_191_reg_34354_reg                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__13         |     8|
|222   |    select_ln134_48_reg_33899_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel             |     8|
|223   |    select_ln134_51_reg_33904_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__7          |     8|
|224   |    select_ln134_177_reg_34309_reg                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__5          |     8|
|225   |    select_ln134_62_reg_33944_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__3          |     8|
|226   |    select_ln134_65_reg_33949_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__2          |     8|
|227   |    select_ln134_58_reg_33934_reg                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_48_reg_33899_reg_funnel__11         |     8|
|228   |    select_ln134_5_reg_33759_reg                                       |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/select_ln134_5_reg_33759_reg_funnel              |     8|
|229   |    mul_16s_11ns_26_1_1_U10                                            |hls_dummy_mul_16s_11ns_26_1_1                                                                                         |    10|
|230   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__17  |     8|
|231   |    mul_16s_11ns_26_1_1_U106                                           |hls_dummy_mul_16s_11ns_26_1_1_103                                                                                     |    19|
|232   |    mul_16s_11ns_26_1_1_U122                                           |hls_dummy_mul_16s_11ns_26_1_1_104                                                                                     |     3|
|233   |    mul_16s_11ns_26_1_1_U138                                           |hls_dummy_mul_16s_11ns_26_1_1_105                                                                                     |    26|
|234   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__61  |     8|
|235   |    mul_16s_11ns_26_1_1_U154                                           |hls_dummy_mul_16s_11ns_26_1_1_106                                                                                     |    26|
|236   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel      |     8|
|237   |    mul_16s_11ns_26_1_1_U170                                           |hls_dummy_mul_16s_11ns_26_1_1_107                                                                                     |    26|
|238   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__49  |     8|
|239   |    mul_16s_11ns_26_1_1_U186                                           |hls_dummy_mul_16s_11ns_26_1_1_108                                                                                     |     3|
|240   |    mul_16s_11ns_26_1_1_U202                                           |hls_dummy_mul_16s_11ns_26_1_1_109                                                                                     |     3|
|241   |    mul_16s_11ns_26_1_1_U218                                           |hls_dummy_mul_16s_11ns_26_1_1_110                                                                                     |    10|
|242   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__8   |     8|
|243   |    mul_16s_11ns_26_1_1_U234                                           |hls_dummy_mul_16s_11ns_26_1_1_111                                                                                     |    10|
|244   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel      |     8|
|245   |    mul_16s_11ns_26_1_1_U26                                            |hls_dummy_mul_16s_11ns_26_1_1_112                                                                                     |    10|
|246   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__14  |     8|
|247   |    mul_16s_11ns_26_1_1_U42                                            |hls_dummy_mul_16s_11ns_26_1_1_113                                                                                     |     3|
|248   |    mul_16s_11ns_26_1_1_U58                                            |hls_dummy_mul_16s_11ns_26_1_1_114                                                                                     |    26|
|249   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__63  |     8|
|250   |    mul_16s_11ns_26_1_1_U74                                            |hls_dummy_mul_16s_11ns_26_1_1_115                                                                                     |    10|
|251   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__4   |     8|
|252   |    mul_16s_11ns_26_1_1_U90                                            |hls_dummy_mul_16s_11ns_26_1_1_116                                                                                     |    10|
|253   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__7   |     8|
|254   |    mul_16s_15s_26_1_1_U100                                            |hls_dummy_mul_16s_15s_26_1_1                                                                                          |    41|
|255   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__2   |     8|
|256   |    mul_16s_15s_26_1_1_U101                                            |hls_dummy_mul_16s_15s_26_1_1_117                                                                                      |     8|
|257   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__21  |     8|
|258   |    mul_16s_15s_26_1_1_U102                                            |hls_dummy_mul_16s_15s_26_1_1_118                                                                                      |    34|
|259   |    mul_16s_15s_26_1_1_U103                                            |hls_dummy_mul_16s_15s_26_1_1_119                                                                                      |     1|
|260   |    mul_16s_15s_26_1_1_U104                                            |hls_dummy_mul_16s_15s_26_1_1_120                                                                                      |    41|
|261   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__9   |     8|
|262   |    mul_16s_15s_26_1_1_U105                                            |hls_dummy_mul_16s_15s_26_1_1_121                                                                                      |    17|
|263   |    mul_16s_15s_26_1_1_U107                                            |hls_dummy_mul_16s_15s_26_1_1_122                                                                                      |    61|
|264   |    mul_16s_15s_26_1_1_U108                                            |hls_dummy_mul_16s_15s_26_1_1_123                                                                                      |     1|
|265   |    mul_16s_15s_26_1_1_U109                                            |hls_dummy_mul_16s_15s_26_1_1_124                                                                                      |    34|
|266   |    mul_16s_15s_26_1_1_U11                                             |hls_dummy_mul_16s_15s_26_1_1_125                                                                                      |    34|
|267   |    mul_16s_15s_26_1_1_U110                                            |hls_dummy_mul_16s_15s_26_1_1_126                                                                                      |    25|
|268   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__6     |     8|
|269   |    mul_16s_15s_26_1_1_U111                                            |hls_dummy_mul_16s_15s_26_1_1_127                                                                                      |    31|
|270   |    mul_16s_15s_26_1_1_U112                                            |hls_dummy_mul_16s_15s_26_1_1_128                                                                                      |     1|
|271   |    mul_16s_15s_26_1_1_U113                                            |hls_dummy_mul_16s_15s_26_1_1_129                                                                                      |    18|
|272   |    mul_16s_15s_26_1_1_U114                                            |hls_dummy_mul_16s_15s_26_1_1_130                                                                                      |     8|
|273   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__22  |     8|
|274   |    mul_16s_15s_26_1_1_U115                                            |hls_dummy_mul_16s_15s_26_1_1_131                                                                                      |    34|
|275   |    mul_16s_15s_26_1_1_U116                                            |hls_dummy_mul_16s_15s_26_1_1_132                                                                                      |     1|
|276   |    mul_16s_15s_26_1_1_U117                                            |hls_dummy_mul_16s_15s_26_1_1_133                                                                                      |    34|
|277   |    mul_16s_15s_26_1_1_U118                                            |hls_dummy_mul_16s_15s_26_1_1_134                                                                                      |    24|
|278   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__47  |     8|
|279   |    mul_16s_15s_26_1_1_U119                                            |hls_dummy_mul_16s_15s_26_1_1_135                                                                                      |    34|
|280   |    mul_16s_15s_26_1_1_U12                                             |hls_dummy_mul_16s_15s_26_1_1_136                                                                                      |     1|
|281   |    mul_16s_15s_26_1_1_U120                                            |hls_dummy_mul_16s_15s_26_1_1_137                                                                                      |    17|
|282   |    mul_16s_15s_26_1_1_U121                                            |hls_dummy_mul_16s_15s_26_1_1_138                                                                                      |    61|
|283   |    mul_16s_15s_26_1_1_U123                                            |hls_dummy_mul_16s_15s_26_1_1_139                                                                                      |     8|
|284   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__21  |     8|
|285   |    mul_16s_15s_26_1_1_U124                                            |hls_dummy_mul_16s_15s_26_1_1_140                                                                                      |    41|
|286   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__3   |     8|
|287   |    mul_16s_15s_26_1_1_U125                                            |hls_dummy_mul_16s_15s_26_1_1_141                                                                                      |    25|
|288   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__5     |     8|
|289   |    mul_16s_15s_26_1_1_U126                                            |hls_dummy_mul_16s_15s_26_1_1_142                                                                                      |    52|
|290   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__6   |     8|
|291   |    mul_16s_15s_26_1_1_U127                                            |hls_dummy_mul_16s_15s_26_1_1_143                                                                                      |     9|
|292   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__71  |     8|
|293   |    mul_16s_15s_26_1_1_U128                                            |hls_dummy_mul_16s_15s_26_1_1_144                                                                                      |    11|
|294   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__69  |     8|
|295   |    mul_16s_15s_26_1_1_U129                                            |hls_dummy_mul_16s_15s_26_1_1_145                                                                                      |     1|
|296   |    mul_16s_15s_26_1_1_U130                                            |hls_dummy_mul_16s_15s_26_1_1_146                                                                                      |    34|
|297   |    mul_16s_15s_26_1_1_U131                                            |hls_dummy_mul_16s_15s_26_1_1_147                                                                                      |     1|
|298   |    mul_16s_15s_26_1_1_U132                                            |hls_dummy_mul_16s_15s_26_1_1_148                                                                                      |    34|
|299   |    mul_16s_15s_26_1_1_U133                                            |hls_dummy_mul_16s_15s_26_1_1_149                                                                                      |     8|
|300   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__26  |     8|
|301   |    mul_16s_15s_26_1_1_U134                                            |hls_dummy_mul_16s_15s_26_1_1_150                                                                                      |    34|
|302   |    mul_16s_15s_26_1_1_U135                                            |hls_dummy_mul_16s_15s_26_1_1_151                                                                                      |    17|
|303   |    mul_16s_15s_26_1_1_U136                                            |hls_dummy_mul_16s_15s_26_1_1_152                                                                                      |    61|
|304   |    mul_16s_15s_26_1_1_U137                                            |hls_dummy_mul_16s_15s_26_1_1_153                                                                                      |     8|
|305   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__67  |     8|
|306   |    mul_16s_15s_26_1_1_U139                                            |hls_dummy_mul_16s_15s_26_1_1_154                                                                                      |    41|
|307   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__73  |     8|
|308   |    mul_16s_15s_26_1_1_U14                                             |hls_dummy_mul_16s_15s_26_1_1_155                                                                                      |    24|
|309   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__28  |     8|
|310   |    mul_16s_15s_26_1_1_U140                                            |hls_dummy_mul_16s_15s_26_1_1_156                                                                                      |    25|
|311   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__4     |     8|
|312   |    mul_16s_15s_26_1_1_U141                                            |hls_dummy_mul_16s_15s_26_1_1_157                                                                                      |    45|
|313   |    mul_16s_15s_26_1_1_U142                                            |hls_dummy_mul_16s_15s_26_1_1_158                                                                                      |     2|
|314   |    mul_16s_15s_26_1_1_U143                                            |hls_dummy_mul_16s_15s_26_1_1_159                                                                                      |     4|
|315   |    mul_16s_15s_26_1_1_U144                                            |hls_dummy_mul_16s_15s_26_1_1_160                                                                                      |     1|
|316   |    mul_16s_15s_26_1_1_U145                                            |hls_dummy_mul_16s_15s_26_1_1_161                                                                                      |    34|
|317   |    mul_16s_15s_26_1_1_U146                                            |hls_dummy_mul_16s_15s_26_1_1_162                                                                                      |     1|
|318   |    mul_16s_15s_26_1_1_U147                                            |hls_dummy_mul_16s_15s_26_1_1_163                                                                                      |    34|
|319   |    mul_16s_15s_26_1_1_U148                                            |hls_dummy_mul_16s_15s_26_1_1_164                                                                                      |     8|
|320   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__1   |     8|
|321   |    mul_16s_15s_26_1_1_U149                                            |hls_dummy_mul_16s_15s_26_1_1_165                                                                                      |    34|
|322   |    mul_16s_15s_26_1_1_U15                                             |hls_dummy_mul_16s_15s_26_1_1_166                                                                                      |    34|
|323   |    mul_16s_15s_26_1_1_U150                                            |hls_dummy_mul_16s_15s_26_1_1_167                                                                                      |    17|
|324   |    mul_16s_15s_26_1_1_U151                                            |hls_dummy_mul_16s_15s_26_1_1_168                                                                                      |    61|
|325   |    mul_16s_15s_26_1_1_U152                                            |hls_dummy_mul_16s_15s_26_1_1_169                                                                                      |     8|
|326   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__68  |     8|
|327   |    mul_16s_15s_26_1_1_U153                                            |hls_dummy_mul_16s_15s_26_1_1_170                                                                                      |    41|
|328   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__72  |     8|
|329   |    mul_16s_15s_26_1_1_U155                                            |hls_dummy_mul_16s_15s_26_1_1_171                                                                                      |    25|
|330   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__3     |     8|
|331   |    mul_16s_15s_26_1_1_U156                                            |hls_dummy_mul_16s_15s_26_1_1_172                                                                                      |    45|
|332   |    mul_16s_15s_26_1_1_U157                                            |hls_dummy_mul_16s_15s_26_1_1_173                                                                                      |     2|
|333   |    mul_16s_15s_26_1_1_U158                                            |hls_dummy_mul_16s_15s_26_1_1_174                                                                                      |     4|
|334   |    mul_16s_15s_26_1_1_U159                                            |hls_dummy_mul_16s_15s_26_1_1_175                                                                                      |     1|
|335   |    mul_16s_15s_26_1_1_U160                                            |hls_dummy_mul_16s_15s_26_1_1_176                                                                                      |    34|
|336   |    mul_16s_15s_26_1_1_U161                                            |hls_dummy_mul_16s_15s_26_1_1_177                                                                                      |     1|
|337   |    mul_16s_15s_26_1_1_U162                                            |hls_dummy_mul_16s_15s_26_1_1_178                                                                                      |    35|
|338   |    mul_16s_15s_26_1_1_U163                                            |hls_dummy_mul_16s_15s_26_1_1_179                                                                                      |     8|
|339   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__15  |     8|
|340   |    mul_16s_15s_26_1_1_U164                                            |hls_dummy_mul_16s_15s_26_1_1_180                                                                                      |    34|
|341   |    mul_16s_15s_26_1_1_U165                                            |hls_dummy_mul_16s_15s_26_1_1_181                                                                                      |    17|
|342   |    mul_16s_15s_26_1_1_U166                                            |hls_dummy_mul_16s_15s_26_1_1_182                                                                                      |    61|
|343   |    mul_16s_15s_26_1_1_U167                                            |hls_dummy_mul_16s_15s_26_1_1_183                                                                                      |     8|
|344   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__58  |     8|
|345   |    mul_16s_15s_26_1_1_U168                                            |hls_dummy_mul_16s_15s_26_1_1_184                                                                                      |    41|
|346   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__14  |     8|
|347   |    mul_16s_15s_26_1_1_U169                                            |hls_dummy_mul_16s_15s_26_1_1_185                                                                                      |    17|
|348   |    mul_16s_15s_26_1_1_U17                                             |hls_dummy_mul_16s_15s_26_1_1_186                                                                                      |    76|
|349   |    mul_16s_15s_26_1_1_U171                                            |hls_dummy_mul_16s_15s_26_1_1_187                                                                                      |    45|
|350   |    mul_16s_15s_26_1_1_U172                                            |hls_dummy_mul_16s_15s_26_1_1_188                                                                                      |     2|
|351   |    mul_16s_15s_26_1_1_U173                                            |hls_dummy_mul_16s_15s_26_1_1_189                                                                                      |     4|
|352   |    mul_16s_15s_26_1_1_U174                                            |hls_dummy_mul_16s_15s_26_1_1_190                                                                                      |     1|
|353   |    mul_16s_15s_26_1_1_U175                                            |hls_dummy_mul_16s_15s_26_1_1_191                                                                                      |    34|
|354   |    mul_16s_15s_26_1_1_U176                                            |hls_dummy_mul_16s_15s_26_1_1_192                                                                                      |     1|
|355   |    mul_16s_15s_26_1_1_U177                                            |hls_dummy_mul_16s_15s_26_1_1_193                                                                                      |    35|
|356   |    mul_16s_15s_26_1_1_U178                                            |hls_dummy_mul_16s_15s_26_1_1_194                                                                                      |    24|
|357   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__54  |     8|
|358   |    mul_16s_15s_26_1_1_U179                                            |hls_dummy_mul_16s_15s_26_1_1_195                                                                                      |    34|
|359   |    mul_16s_15s_26_1_1_U18                                             |hls_dummy_mul_16s_15s_26_1_1_196                                                                                      |     1|
|360   |    mul_16s_15s_26_1_1_U180                                            |hls_dummy_mul_16s_15s_26_1_1_197                                                                                      |    17|
|361   |    mul_16s_15s_26_1_1_U181                                            |hls_dummy_mul_16s_15s_26_1_1_198                                                                                      |    61|
|362   |    mul_16s_15s_26_1_1_U182                                            |hls_dummy_mul_16s_15s_26_1_1_199                                                                                      |     8|
|363   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__16  |     8|
|364   |    mul_16s_15s_26_1_1_U183                                            |hls_dummy_mul_16s_15s_26_1_1_200                                                                                      |    41|
|365   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__13  |     8|
|366   |    mul_16s_15s_26_1_1_U184                                            |hls_dummy_mul_16s_15s_26_1_1_201                                                                                      |    17|
|367   |    mul_16s_15s_26_1_1_U185                                            |hls_dummy_mul_16s_15s_26_1_1_202                                                                                      |    54|
|368   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__52  |     8|
|369   |    mul_16s_15s_26_1_1_U187                                            |hls_dummy_mul_16s_15s_26_1_1_203                                                                                      |     1|
|370   |    mul_16s_15s_26_1_1_U188                                            |hls_dummy_mul_16s_15s_26_1_1_204                                                                                      |     4|
|371   |    mul_16s_15s_26_1_1_U189                                            |hls_dummy_mul_16s_15s_26_1_1_205                                                                                      |     1|
|372   |    mul_16s_15s_26_1_1_U19                                             |hls_dummy_mul_16s_15s_26_1_1_206                                                                                      |    34|
|373   |    mul_16s_15s_26_1_1_U190                                            |hls_dummy_mul_16s_15s_26_1_1_207                                                                                      |    34|
|374   |    mul_16s_15s_26_1_1_U191                                            |hls_dummy_mul_16s_15s_26_1_1_208                                                                                      |     1|
|375   |    mul_16s_15s_26_1_1_U192                                            |hls_dummy_mul_16s_15s_26_1_1_209                                                                                      |    34|
|376   |    mul_16s_15s_26_1_1_U193                                            |hls_dummy_mul_16s_15s_26_1_1_210                                                                                      |    24|
|377   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__31  |     8|
|378   |    mul_16s_15s_26_1_1_U194                                            |hls_dummy_mul_16s_15s_26_1_1_211                                                                                      |    34|
|379   |    mul_16s_15s_26_1_1_U195                                            |hls_dummy_mul_16s_15s_26_1_1_212                                                                                      |    17|
|380   |    mul_16s_15s_26_1_1_U196                                            |hls_dummy_mul_16s_15s_26_1_1_213                                                                                      |    77|
|381   |    mul_16s_15s_26_1_1_U197                                            |hls_dummy_mul_16s_15s_26_1_1_214                                                                                      |     8|
|382   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__11  |     8|
|383   |    mul_16s_15s_26_1_1_U198                                            |hls_dummy_mul_16s_15s_26_1_1_215                                                                                      |    41|
|384   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__9   |     8|
|385   |    mul_16s_15s_26_1_1_U20                                             |hls_dummy_mul_16s_15s_26_1_1_216                                                                                      |    25|
|386   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__7     |     8|
|387   |    mul_16s_15s_26_1_1_U200                                            |hls_dummy_mul_16s_15s_26_1_1_217                                                                                      |    52|
|388   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__23  |     8|
|389   |    mul_16s_15s_26_1_1_U201                                            |hls_dummy_mul_16s_15s_26_1_1_218                                                                                      |     9|
|390   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__22  |     8|
|391   |    mul_16s_15s_26_1_1_U203                                            |hls_dummy_mul_16s_15s_26_1_1_219                                                                                      |    11|
|392   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__24  |     8|
|393   |    mul_16s_15s_26_1_1_U204                                            |hls_dummy_mul_16s_15s_26_1_1_220                                                                                      |     1|
|394   |    mul_16s_15s_26_1_1_U205                                            |hls_dummy_mul_16s_15s_26_1_1_221                                                                                      |    41|
|395   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__8   |     8|
|396   |    mul_16s_15s_26_1_1_U206                                            |hls_dummy_mul_16s_15s_26_1_1_222                                                                                      |     8|
|397   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__10  |     8|
|398   |    mul_16s_15s_26_1_1_U207                                            |hls_dummy_mul_16s_15s_26_1_1_223                                                                                      |    41|
|399   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__2    |     8|
|400   |    mul_16s_15s_26_1_1_U208                                            |hls_dummy_mul_16s_15s_26_1_1_224                                                                                      |    24|
|401   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__12  |     8|
|402   |    mul_16s_15s_26_1_1_U209                                            |hls_dummy_mul_16s_15s_26_1_1_225                                                                                      |    41|
|403   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__15  |     8|
|404   |    mul_16s_15s_26_1_1_U21                                             |hls_dummy_mul_16s_15s_26_1_1_226                                                                                      |    29|
|405   |    mul_16s_15s_26_1_1_U210                                            |hls_dummy_mul_16s_15s_26_1_1_227                                                                                      |    24|
|406   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__3    |     8|
|407   |    mul_16s_15s_26_1_1_U211                                            |hls_dummy_mul_16s_15s_26_1_1_228                                                                                      |    84|
|408   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__2     |     8|
|409   |    mul_16s_15s_26_1_1_U212                                            |hls_dummy_mul_16s_15s_26_1_1_229                                                                                      |     8|
|410   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__62  |     8|
|411   |    mul_16s_15s_26_1_1_U213                                            |hls_dummy_mul_16s_15s_26_1_1_230                                                                                      |    41|
|412   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__35  |     8|
|413   |    mul_16s_15s_26_1_1_U215                                            |hls_dummy_mul_16s_15s_26_1_1_231                                                                                      |    52|
|414   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__37  |     8|
|415   |    mul_16s_15s_26_1_1_U216                                            |hls_dummy_mul_16s_15s_26_1_1_232                                                                                      |     9|
|416   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__7   |     8|
|417   |    mul_16s_15s_26_1_1_U217                                            |hls_dummy_mul_16s_15s_26_1_1_233                                                                                      |    11|
|418   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__46  |     8|
|419   |    mul_16s_15s_26_1_1_U219                                            |hls_dummy_mul_16s_15s_26_1_1_234                                                                                      |     8|
|420   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__12  |     8|
|421   |    mul_16s_15s_26_1_1_U22                                             |hls_dummy_mul_16s_15s_26_1_1_235                                                                                      |     1|
|422   |    mul_16s_15s_26_1_1_U220                                            |hls_dummy_mul_16s_15s_26_1_1_236                                                                                      |    41|
|423   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__5   |     8|
|424   |    mul_16s_15s_26_1_1_U221                                            |hls_dummy_mul_16s_15s_26_1_1_237                                                                                      |     8|
|425   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__24  |     8|
|426   |    mul_16s_15s_26_1_1_U222                                            |hls_dummy_mul_16s_15s_26_1_1_238                                                                                      |    10|
|427   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel       |     8|
|428   |    mul_16s_15s_26_1_1_U223                                            |hls_dummy_mul_16s_15s_26_1_1_239                                                                                      |    17|
|429   |    mul_16s_15s_26_1_1_U224                                            |hls_dummy_mul_16s_15s_26_1_1_240                                                                                      |    41|
|430   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__20  |     8|
|431   |    mul_16s_15s_26_1_1_U225                                            |hls_dummy_mul_16s_15s_26_1_1_241                                                                                      |    41|
|432   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__1    |     8|
|433   |    mul_16s_15s_26_1_1_U226                                            |hls_dummy_mul_16s_15s_26_1_1_242                                                                                      |    97|
|434   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__4    |     8|
|435   |    mul_16s_15s_26_1_1_U227                                            |hls_dummy_mul_16s_15s_26_1_1_243                                                                                      |    17|
|436   |    mul_16s_15s_26_1_1_U228                                            |hls_dummy_mul_16s_15s_26_1_1_244                                                                                      |    18|
|437   |    mul_16s_15s_26_1_1_U229                                            |hls_dummy_mul_16s_15s_26_1_1_245                                                                                      |    10|
|438   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__6    |     8|
|439   |    mul_16s_15s_26_1_1_U23                                             |hls_dummy_mul_16s_15s_26_1_1_246                                                                                      |    27|
|440   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__32  |     8|
|441   |    mul_16s_15s_26_1_1_U230                                            |hls_dummy_mul_16s_15s_26_1_1_247                                                                                      |    45|
|442   |    mul_16s_15s_26_1_1_U231                                            |hls_dummy_mul_16s_15s_26_1_1_248                                                                                      |     2|
|443   |    mul_16s_15s_26_1_1_U232                                            |hls_dummy_mul_16s_15s_26_1_1_249                                                                                      |     4|
|444   |    mul_16s_15s_26_1_1_U233                                            |hls_dummy_mul_16s_15s_26_1_1_250                                                                                      |     8|
|445   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__18  |     8|
|446   |    mul_16s_15s_26_1_1_U24                                             |hls_dummy_mul_16s_15s_26_1_1_251                                                                                      |     1|
|447   |    mul_16s_15s_26_1_1_U25                                             |hls_dummy_mul_16s_15s_26_1_1_252                                                                                      |    41|
|448   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__43  |     8|
|449   |    mul_16s_15s_26_1_1_U27                                             |hls_dummy_mul_16s_15s_26_1_1_253                                                                                      |     8|
|450   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__44  |     8|
|451   |    mul_16s_15s_26_1_1_U28                                             |hls_dummy_mul_16s_15s_26_1_1_254                                                                                      |    41|
|452   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U28/tmp_product_funnel        |     8|
|453   |    mul_16s_15s_26_1_1_U29                                             |hls_dummy_mul_16s_15s_26_1_1_255                                                                                      |    17|
|454   |    mul_16s_15s_26_1_1_U30                                             |hls_dummy_mul_16s_15s_26_1_1_256                                                                                      |    41|
|455   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__60  |     8|
|456   |    mul_16s_15s_26_1_1_U31                                             |hls_dummy_mul_16s_15s_26_1_1_257                                                                                      |    25|
|457   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel        |     8|
|458   |    mul_16s_15s_26_1_1_U32                                             |hls_dummy_mul_16s_15s_26_1_1_258                                                                                      |    68|
|459   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U28/tmp_product_funnel__2     |     8|
|460   |    mul_16s_15s_26_1_1_U33                                             |hls_dummy_mul_16s_15s_26_1_1_259                                                                                      |     8|
|461   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__17  |     8|
|462   |    mul_16s_15s_26_1_1_U34                                             |hls_dummy_mul_16s_15s_26_1_1_260                                                                                      |    41|
|463   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__48  |     8|
|464   |    mul_16s_15s_26_1_1_U35                                             |hls_dummy_mul_16s_15s_26_1_1_261                                                                                      |    24|
|465   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U28/tmp_product_funnel__1     |     8|
|466   |    mul_16s_15s_26_1_1_U36                                             |hls_dummy_mul_16s_15s_26_1_1_262                                                                                      |    52|
|467   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__30  |     8|
|468   |    mul_16s_15s_26_1_1_U37                                             |hls_dummy_mul_16s_15s_26_1_1_263                                                                                      |     9|
|469   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__59  |     8|
|470   |    mul_16s_15s_26_1_1_U38                                             |hls_dummy_mul_16s_15s_26_1_1_264                                                                                      |    11|
|471   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__74  |     8|
|472   |    mul_16s_15s_26_1_1_U39                                             |hls_dummy_mul_16s_15s_26_1_1_265                                                                                      |     8|
|473   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__2   |     8|
|474   |    mul_16s_15s_26_1_1_U40                                             |hls_dummy_mul_16s_15s_26_1_1_266                                                                                      |    41|
|475   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__50  |     8|
|476   |    mul_16s_15s_26_1_1_U41                                             |hls_dummy_mul_16s_15s_26_1_1_267                                                                                      |     8|
|477   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__45  |     8|
|478   |    mul_16s_15s_26_1_1_U44                                             |hls_dummy_mul_16s_15s_26_1_1_268                                                                                      |    24|
|479   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__51  |     8|
|480   |    mul_16s_15s_26_1_1_U45                                             |hls_dummy_mul_16s_15s_26_1_1_269                                                                                      |    41|
|481   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__66  |     8|
|482   |    mul_16s_15s_26_1_1_U46                                             |hls_dummy_mul_16s_15s_26_1_1_270                                                                                      |   101|
|483   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U31/tmp_product_funnel__1     |     8|
|484   |    mul_16s_15s_26_1_1_U48                                             |hls_dummy_mul_16s_15s_26_1_1_271                                                                                      |     8|
|485   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__65  |     8|
|486   |    mul_16s_15s_26_1_1_U49                                             |hls_dummy_mul_16s_15s_26_1_1_272                                                                                      |    41|
|487   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__55  |     8|
|488   |    mul_16s_15s_26_1_1_U51                                             |hls_dummy_mul_16s_15s_26_1_1_273                                                                                      |    52|
|489   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__34  |     8|
|490   |    mul_16s_15s_26_1_1_U52                                             |hls_dummy_mul_16s_15s_26_1_1_274                                                                                      |     9|
|491   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__33  |     8|
|492   |    mul_16s_15s_26_1_1_U53                                             |hls_dummy_mul_16s_15s_26_1_1_275                                                                                      |    11|
|493   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__29  |     8|
|494   |    mul_16s_15s_26_1_1_U54                                             |hls_dummy_mul_16s_15s_26_1_1_276                                                                                      |     8|
|495   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__57  |     8|
|496   |    mul_16s_15s_26_1_1_U55                                             |hls_dummy_mul_16s_15s_26_1_1_277                                                                                      |    34|
|497   |    mul_16s_15s_26_1_1_U56                                             |hls_dummy_mul_16s_15s_26_1_1_278                                                                                      |     1|
|498   |    mul_16s_15s_26_1_1_U57                                             |hls_dummy_mul_16s_15s_26_1_1_279                                                                                      |    77|
|499   |    mul_16s_15s_26_1_1_U59                                             |hls_dummy_mul_16s_15s_26_1_1_280                                                                                      |     8|
|500   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__18  |     8|
|501   |    mul_16s_15s_26_1_1_U60                                             |hls_dummy_mul_16s_15s_26_1_1_281                                                                                      |    41|
|502   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__75  |     8|
|503   |    mul_16s_15s_26_1_1_U61                                             |hls_dummy_mul_16s_15s_26_1_1_282                                                                                      |    17|
|504   |    mul_16s_15s_26_1_1_U63                                             |hls_dummy_mul_16s_15s_26_1_1_283                                                                                      |     8|
|505   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__25  |     8|
|506   |    mul_16s_15s_26_1_1_U64                                             |hls_dummy_mul_16s_15s_26_1_1_284                                                                                      |    41|
|507   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__39  |     8|
|508   |    mul_16s_15s_26_1_1_U66                                             |hls_dummy_mul_16s_15s_26_1_1_285                                                                                      |    45|
|509   |    mul_16s_15s_26_1_1_U67                                             |hls_dummy_mul_16s_15s_26_1_1_286                                                                                      |     2|
|510   |    mul_16s_15s_26_1_1_U68                                             |hls_dummy_mul_16s_15s_26_1_1_287                                                                                      |     4|
|511   |    mul_16s_15s_26_1_1_U69                                             |hls_dummy_mul_16s_15s_26_1_1_288                                                                                      |     8|
|512   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__19  |     8|
|513   |    mul_16s_15s_26_1_1_U70                                             |hls_dummy_mul_16s_15s_26_1_1_289                                                                                      |    41|
|514   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__4   |     8|
|515   |    mul_16s_15s_26_1_1_U71                                             |hls_dummy_mul_16s_15s_26_1_1_290                                                                                      |     8|
|516   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__11  |     8|
|517   |    mul_16s_15s_26_1_1_U73                                             |hls_dummy_mul_16s_15s_26_1_1_291                                                                                      |    24|
|518   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__20  |     8|
|519   |    mul_16s_15s_26_1_1_U75                                             |hls_dummy_mul_16s_15s_26_1_1_292                                                                                      |    41|
|520   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__23  |     8|
|521   |    mul_16s_15s_26_1_1_U76                                             |hls_dummy_mul_16s_15s_26_1_1_293                                                                                      |    99|
|522   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__7    |     8|
|523   |    mul_16s_15s_26_1_1_U78                                             |hls_dummy_mul_16s_15s_26_1_1_294                                                                                      |     8|
|524   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__70  |     8|
|525   |    mul_16s_15s_26_1_1_U79                                             |hls_dummy_mul_16s_15s_26_1_1_295                                                                                      |    41|
|526   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__5   |     8|
|527   |    mul_16s_15s_26_1_1_U81                                             |hls_dummy_mul_16s_15s_26_1_1_296                                                                                      |    52|
|528   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__53  |     8|
|529   |    mul_16s_15s_26_1_1_U82                                             |hls_dummy_mul_16s_15s_26_1_1_297                                                                                      |     9|
|530   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__56  |     8|
|531   |    mul_16s_15s_26_1_1_U83                                             |hls_dummy_mul_16s_15s_26_1_1_298                                                                                      |    11|
|532   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__64  |     8|
|533   |    mul_16s_15s_26_1_1_U84                                             |hls_dummy_mul_16s_15s_26_1_1_299                                                                                      |     8|
|534   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__6   |     8|
|535   |    mul_16s_15s_26_1_1_U85                                             |hls_dummy_mul_16s_15s_26_1_1_300                                                                                      |    41|
|536   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__13  |     8|
|537   |    mul_16s_15s_26_1_1_U86                                             |hls_dummy_mul_16s_15s_26_1_1_301                                                                                      |     8|
|538   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__3   |     8|
|539   |    mul_16s_15s_26_1_1_U88                                             |hls_dummy_mul_16s_15s_26_1_1_302                                                                                      |    17|
|540   |    mul_16s_15s_26_1_1_U89                                             |hls_dummy_mul_16s_15s_26_1_1_303                                                                                      |    34|
|541   |    mul_16s_15s_26_1_1_U91                                             |hls_dummy_mul_16s_15s_26_1_1_304                                                                                      |    99|
|542   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_15s_26_1_1_U222/tmp_product_funnel__5    |     8|
|543   |    mul_16s_15s_26_1_1_U93                                             |hls_dummy_mul_16s_15s_26_1_1_305                                                                                      |    34|
|544   |    mul_16s_15s_26_1_1_U94                                             |hls_dummy_mul_16s_15s_26_1_1_306                                                                                      |     8|
|545   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U234/tmp_product_funnel__1   |     8|
|546   |    mul_16s_15s_26_1_1_U96                                             |hls_dummy_mul_16s_15s_26_1_1_307                                                                                      |    52|
|547   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__27  |     8|
|548   |    mul_16s_15s_26_1_1_U97                                             |hls_dummy_mul_16s_15s_26_1_1_308                                                                                      |     9|
|549   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__40  |     8|
|550   |    mul_16s_15s_26_1_1_U98                                             |hls_dummy_mul_16s_15s_26_1_1_309                                                                                      |    11|
|551   |      tmp_product                                                      |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0/mul_16s_11ns_26_1_1_U154/tmp_product_funnel__38  |     8|
|552   |    mul_16s_15s_26_1_1_U99                                             |hls_dummy_mul_16s_15s_26_1_1_310                                                                                      |     1|
|553   |    w2_U                                                               |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb                            |  2940|
|554   |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4                                             |  9011|
|555   |  sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_16_6_5_3_0_ap_uint_10_15_1_2_s                                         |  5299|
+------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:02:02 . Memory (MB): peak = 4082.832 ; gain = 1650.961 ; free physical = 228219 ; free virtual = 410808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 404 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:02:07 . Memory (MB): peak = 4086.742 ; gain = 1654.871 ; free physical = 246576 ; free virtual = 429165
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:02:07 . Memory (MB): peak = 4086.742 ; gain = 1654.871 ; free physical = 246583 ; free virtual = 429163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4093.801 ; gain = 0.000 ; free physical = 246574 ; free virtual = 429155
INFO: [Netlist 29-17] Analyzing 2388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4346.770 ; gain = 0.000 ; free physical = 243090 ; free virtual = 425671
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1830 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 225 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 6bee2afb
INFO: [Common 17-83] Releasing license: Synthesis
305 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:24 . Memory (MB): peak = 4346.770 ; gain = 1937.750 ; free physical = 242231 ; free virtual = 424812
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17132.956; main = 3631.609; forked = 13936.040
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22170.547; main = 4346.773; forked = 18087.711
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4410.801 ; gain = 64.031 ; free physical = 242600 ; free virtual = 425181

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11800a421

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.191 ; gain = 136.391 ; free physical = 246317 ; free virtual = 428898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1066ea969

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246098 ; free virtual = 428679
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f2597724

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246092 ; free virtual = 428673
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 165 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11456be0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246088 ; free virtual = 428669
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 127cbd8c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246121 ; free virtual = 428702
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 127cbd8c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246126 ; free virtual = 428707
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |              65  |             165  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 127cbd8c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246126 ; free virtual = 428707

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 127cbd8c7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246108 ; free virtual = 428689

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127cbd8c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246108 ; free virtual = 428689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246108 ; free virtual = 428689
Ending Netlist Obfuscation Task | Checksum: 127cbd8c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4731.129 ; gain = 0.000 ; free physical = 246108 ; free virtual = 428689
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4731.129 ; gain = 384.359 ; free physical = 246108 ; free virtual = 428689
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 18:53:25 2025...
