$date
	Sun Feb 23 18:34:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! led_digit [7:0] $end
$var reg 8 " code [7:0] $end
$var reg 1 # en $end
$scope module gen $end
$var wire 8 $ code [7:0] $end
$var wire 1 # en $end
$var parameter 32 % WIDTH $end
$var reg 8 & led_digit [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
$end
#0
$dumpvars
b0 &
b0 $
0#
b0 "
b0 !
$end
#10
b1 "
b1 $
#20
b10 "
b10 $
#30
b11 "
b11 $
#40
b100 "
b100 $
#50
b101 "
b101 $
#60
b110 "
b110 $
#70
b111 "
b111 $
#80
b1000 "
b1000 $
#90
b1001 "
b1001 $
#100
b1010 "
b1010 $
#110
b1011 "
b1011 $
#120
b1100 "
b1100 $
#130
b1101 "
b1101 $
#140
b1110 "
b1110 $
#150
b1111 "
b1111 $
#160
bz !
bz &
b0 "
b0 $
1#
#170
bz !
bz &
b1 "
b1 $
#180
bz !
bz &
b10 "
b10 $
#190
bz !
bz &
b11 "
b11 $
#200
bz !
bz &
b100 "
b100 $
#210
bz !
bz &
b101 "
b101 $
#220
bz !
bz &
b110 "
b110 $
#230
bz !
bz &
b111 "
b111 $
#240
bz !
bz &
b1000 "
b1000 $
#250
bz !
bz &
b1001 "
b1001 $
#260
bz !
bz &
b1010 "
b1010 $
#270
bz !
bz &
b1011 "
b1011 $
#280
bz !
bz &
b1100 "
b1100 $
#290
bz !
bz &
b1101 "
b1101 $
#300
bz !
bz &
b1110 "
b1110 $
#310
bz !
bz &
b1111 "
b1111 $
#360
