git clone --depth 1 --no-tags https://github.com/The-Osk/MIPS-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310445931
git clone --depth 1 --no-tags https://github.com/esteban11519/Digital_ii_proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310650926
git clone --depth 1 --no-tags https://github.com/AbrahamSteenhoek/EE465-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311169322
git clone --depth 1 --no-tags https://github.com/ko120/FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304059499
git clone --depth 1 --no-tags https://github.com/Dongyeonglee/CNNv1-for-graduation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306231561
git clone --depth 1 --no-tags https://github.com/ANWESH009/TiburonInduction_Task3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306919692
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306922773
git clone --depth 1 --no-tags https://github.com/leus8/P2dig-PCIe-QoS-tcvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306983266
git clone --depth 1 --no-tags https://github.com/sgdelia/EC311_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311378112
git clone --depth 1 --no-tags https://github.com/OnurDz/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311911799
git clone --depth 1 --no-tags https://github.com/Icychiller/2020_T1-2_ALU16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310342617
git clone --depth 1 --no-tags https://github.com/JustinCalma/CECS-341-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310162138
git clone --depth 1 --no-tags https://github.com/VinayKanakeri/CompArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307995413
git clone --depth 1 --no-tags https://github.com/bat19122/lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308819625
git clone --depth 1 --no-tags https://github.com/JoseRIvera07/clockBareMetal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309848033
git clone --depth 1 --no-tags https://github.com/victor4700/EE271_Alarmclock_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308163252
git clone --depth 1 --no-tags https://github.com/lexyaa/week4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308095372
git clone --depth 1 --no-tags https://github.com/lexyaa/week2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308759234
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308395863
git clone --depth 1 --no-tags https://github.com/KenetGaona115/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308785582
git clone --depth 1 --no-tags https://github.com/mertbilgic/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308900629
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Power_dissipation_analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308912285
git clone --depth 1 --no-tags https://github.com/yuru-liu2114/VE370-2020FA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309236497
git clone --depth 1 --no-tags https://github.com/captifs/Arhitectura-Calculatoarelor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309470853
git clone --depth 1 --no-tags https://github.com/nicholas-hartley/ECE-480.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310634394
git clone --depth 1 --no-tags https://github.com/tanmayaeron/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310709868
git clone --depth 1 --no-tags https://github.com/alaakhalil98/Distance-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311530551
git clone --depth 1 --no-tags https://github.com/lexyaa/week10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311540437
git clone --depth 1 --no-tags https://github.com/saurinshah96/Roots-of-non-linear-equation-using-Newton-Raphson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310869521
git clone --depth 1 --no-tags https://github.com/tjarker/Thunderbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302926561
git clone --depth 1 --no-tags https://github.com/JosiahMendes/Intelligently-Built-Microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303006431
git clone --depth 1 --no-tags https://github.com/chiplet/logic-chunks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303399192
git clone --depth 1 --no-tags https://github.com/fireLUFFY/TIBURON_TASK_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304689395
git clone --depth 1 --no-tags https://github.com/JacksonSmith-eng/CruiseControl_DigitalLogic_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304710199
git clone --depth 1 --no-tags https://github.com/pradeep1018/Digital-Logic-Design-CS-203-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308108702
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/Advanced-DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307983872
git clone --depth 1 --no-tags https://github.com/khodawan/ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305827087
git clone --depth 1 --no-tags https://github.com/ehw-fit/sagtree-seeds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306586434
git clone --depth 1 --no-tags https://github.com/alexfyh/arqui_tp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304213930
git clone --depth 1 --no-tags https://github.com/nicoleprem/Electronica_digital01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307033487
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2011_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306883196
git clone --depth 1 --no-tags https://github.com/men18023/Lab08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307003290
git clone --depth 1 --no-tags https://github.com/tongw-tw/Integrating-SRAM--VGA-and-UART-Interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308350972
git clone --depth 1 --no-tags https://github.com/Xx-oX/Single-Cycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308671316
git clone --depth 1 --no-tags https://github.com/Calerbucci/LD_Midterm-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308400382
git clone --depth 1 --no-tags https://github.com/Aman9000/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303908006
git clone --depth 1 --no-tags https://github.com/linux1299/cache_l1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304793766
git clone --depth 1 --no-tags https://github.com/MarcosXavier93/TP2_LAOC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304672400
git clone --depth 1 --no-tags https://github.com/SilentSage2/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304471886
git clone --depth 1 --no-tags https://github.com/KevinMathewEC/RV32IM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305254508
git clone --depth 1 --no-tags https://github.com/lexyaa/week9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309642492
git clone --depth 1 --no-tags https://github.com/jem2000/EC413Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311489839
git clone --depth 1 --no-tags https://github.com/davissemi/ARTIX7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311772134
git clone --depth 1 --no-tags https://github.com/fue19389/LAB9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308844464
git clone --depth 1 --no-tags https://github.com/lam19267/LAB9_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308844076
git clone --depth 1 --no-tags https://github.com/rishav510/lab_ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309156179
git clone --depth 1 --no-tags https://github.com/az419/Year2-Digital-Electronics-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309945581
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310368494
git clone --depth 1 --no-tags https://github.com/nambhine1/flow_control_lisnoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310551156
git clone --depth 1 --no-tags https://github.com/yyx543/50.002-1D-Project-16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310242712
git clone --depth 1 --no-tags https://github.com/kylemanke/EE354_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310162269
git clone --depth 1 --no-tags https://github.com/simon-staal/ISA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307499780
git clone --depth 1 --no-tags https://github.com/alex-nguyen18/IWLS2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307449168
git clone --depth 1 --no-tags https://github.com/mariatheresahqs/RISC-V_without_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311719916
git clone --depth 1 --no-tags https://github.com/shb8086/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302291432
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/odd_up_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303585523
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_INDUCTION_TASK1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302919557
git clone --depth 1 --no-tags https://github.com/MJoergen/de10-nano-old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302390861
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303809552
git clone --depth 1 --no-tags https://github.com/HaiyangboLU/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303882346
git clone --depth 1 --no-tags https://github.com/aknts/justaparkinglot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304428224
git clone --depth 1 --no-tags https://github.com/JuanGA12/Proyecto_Arqui_2019-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306516676
git clone --depth 1 --no-tags https://github.com/dar17320/Proyecto-maquinas-de-estado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304949347
git clone --depth 1 --no-tags https://github.com/Seonggyu-Bae/SoC_Design_and_Programing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306334788
git clone --depth 1 --no-tags https://github.com/nitishsameer/Practice-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306351768
git clone --depth 1 --no-tags https://github.com/janAntu/Processor-Design-Senior-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306536930
git clone --depth 1 --no-tags https://github.com/JDuchniewicz/FPGA-Synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306319037
git clone --depth 1 --no-tags https://github.com/samlli/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309786805
git clone --depth 1 --no-tags https://github.com/hamzaashraf781/DSD_Hamza.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325613
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/lab-04-caitlin-maeve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308363692
git clone --depth 1 --no-tags https://github.com/tongw-tw/Finite-State-Machine-Design-for-the-PS-2-and-LCD-Interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308342937
git clone --depth 1 --no-tags https://github.com/seyyedalialavi/shift-register1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307658688
git clone --depth 1 --no-tags https://github.com/seyyedalialavi/shiftreg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307643848
git clone --depth 1 --no-tags https://github.com/Calerbucci/Lab05-VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307761824
git clone --depth 1 --no-tags https://github.com/eliza1378/Sloth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310128649
git clone --depth 1 --no-tags https://github.com/art22m/F20-ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310410781
git clone --depth 1 --no-tags https://github.com/saurabh-ctrl/Asynchronus_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310056589
git clone --depth 1 --no-tags https://github.com/Qingsir/multi_layer_perceptron_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310259995
git clone --depth 1 --no-tags https://github.com/Jitesh17/risc_multicycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309110151
git clone --depth 1 --no-tags https://github.com/JereA00/TP2-ArquitecturaComputadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310031046
git clone --depth 1 --no-tags https://github.com/EliseoLux/hola.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308948030
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/oficial9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308948038
git clone --depth 1 --no-tags https://github.com/AoiSaito/SOFIST3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305959538
git clone --depth 1 --no-tags https://github.com/Premkumar-95/Alarm_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305703008
git clone --depth 1 --no-tags https://github.com/Noahbruns/Chisel-VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306030977
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305880544
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/conv_kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305989898
git clone --depth 1 --no-tags https://github.com/benjamin-young/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305990843
git clone --depth 1 --no-tags https://github.com/gauravkv1108/SV-class-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305992978
