$date
	Mon Nov  4 15:42:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 4 " a [3:0] $end
$scope module testee $end
$var wire 4 # a [3:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#1
1!
b1 "
b1 #
#2
b10 "
b10 #
#3
0!
b11 "
b11 #
#4
1!
b100 "
b100 #
#5
0!
b101 "
b101 #
#6
b110 "
b110 #
#7
1!
b111 "
b111 #
#8
b1000 "
b1000 #
#9
0!
b1001 "
b1001 #
#10
b1010 "
b1010 #
#11
1!
b1011 "
b1011 #
#12
0!
b1100 "
b1100 #
#13
1!
b1101 "
b1101 #
#14
b1110 "
b1110 #
#15
0!
b1111 "
b1111 #
#16
b0 "
b0 #
#17
1!
b1 "
b1 #
