$date
  Wed Sep 14 14:55:51 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and16 $end
$var reg 16 ! a[15:0] $end
$var reg 16 " b[15:0] $end
$var reg 16 # q[15:0] $end
$upscope $end
$enddefinitions $end
#0
b1111000011110000 !
b0000111100001111 "
b0000000000000000 #
#1000000
#2000000
b1010101010101010 !
b0000000000000000 "
#3000000
#4000000
b0101010101010101 !
#5000000
#6000000
b0000000000000000 !
b1010101010101010 "
#7000000
#8000000
b0101010101010101 "
#9000000
#10000000
b1111111111111111 !
b1111111111111111 "
b1111111111111111 #
#11000000
#12000000
b0101010101010101 !
b0101010101010101 "
b0101010101010101 #
#13000000
#14000000
b1010101010101010 !
b1010101010101010 "
b1010101010101010 #
#15000000
#16000000
