# é›»æºç®¡ç†ã®ä»•çµ„ã¿ (S3/Modern Standby)

ğŸ¯ **ã“ã®ç« ã§å­¦ã¶ã“ã¨**
- ACPI é›»æºçŠ¶æ…‹ã®åŸºç¤ï¼ˆS0/S3/S4/S5ï¼‰
- S3 (Suspend to RAM) ã®å®Ÿè£…
- Modern Standby ã®ä»•çµ„ã¿
- Resume ãƒ‘ã‚¹ã®è©³ç´°
- é›»æºç®¡ç†ã®ãƒ‡ãƒãƒƒã‚°æ‰‹æ³•

ğŸ“š **å‰æçŸ¥è­˜**
- [ACPI ã®åŸºç¤](../part3/06-acpi-tables.md)
- [ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ åˆæœŸåŒ–](../part3/01-platform-init.md)
- Cè¨€èªã¨ã‚¢ã‚»ãƒ³ãƒ–ãƒªã®åŸºæœ¬

---

## 1. ACPI é›»æºçŠ¶æ…‹ã®æ¦‚è¦

### 1.1 Sã‚¹ãƒ†ãƒ¼ãƒˆ (System States)

ACPI ã§ã¯ã€ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“ã®é›»æºçŠ¶æ…‹ã‚’ **Sã‚¹ãƒ†ãƒ¼ãƒˆ** ã§å®šç¾©ã—ã¦ã„ã¾ã™ï¼š

| çŠ¶æ…‹ | åç§° | èª¬æ˜ | æ¶ˆè²»é›»åŠ› | å¾©å¸°æ™‚é–“ |
|------|------|------|---------|---------|
| **S0** | Working | é€šå¸¸å‹•ä½œçŠ¶æ…‹ | æœ€å¤§ | - |
| **S1** | Standby | CPUåœæ­¢ã€RAMã‚¢ã‚¯ãƒ†ã‚£ãƒ– | ä¸­ | < 1ç§’ |
| **S2** | (æœªä½¿ç”¨) | - | - | - |
| **S3** | Suspend to RAM | RAMä»¥å¤–ã¯é›»æºOFF | å° | 1ï½3ç§’ |
| **S4** | Hibernate | ã™ã¹ã¦é›»æºOFFã€ãƒ‡ã‚£ã‚¹ã‚¯ä¿å­˜ | æœ€å° | 5ï½10ç§’ |
| **S5** | Soft Off | å®Œå…¨ã‚·ãƒ£ãƒƒãƒˆãƒ€ã‚¦ãƒ³ | 0 | é›»æºãƒœã‚¿ãƒ³ |

```mermaid
stateDiagram-v2
    [*] --> S5: é›»æºON
    S5 --> S0: ãƒ–ãƒ¼ãƒˆ
    S0 --> S1: ã‚¹ã‚¿ãƒ³ãƒã‚¤
    S0 --> S3: ã‚µã‚¹ãƒšãƒ³ãƒ‰
    S0 --> S4: ãƒã‚¤ãƒãƒãƒ¼ãƒˆ
    S0 --> S5: ã‚·ãƒ£ãƒƒãƒˆãƒ€ã‚¦ãƒ³
    S1 --> S0: å¾©å¸°
    S3 --> S0: Resume
    S4 --> S0: Resume
```

### 1.2 Cã‚¹ãƒ†ãƒ¼ãƒˆ (CPU States)

S0çŠ¶æ…‹å†…ã§ã®CPUã®çœé›»åŠ›çŠ¶æ…‹ï¼š

| çŠ¶æ…‹ | èª¬æ˜ | æ¶ˆè²»é›»åŠ› | å¾©å¸°æ™‚é–“ |
|------|------|---------|---------|
| **C0** | å®Ÿè¡Œä¸­ | 100% | - |
| **C1** | Halt | 50% | < 1Âµs |
| **C2** | Stop Clock | 30% | < 10Âµs |
| **C3** | Deep Sleep | 10% | < 100Âµs |
| **C6** | Package Sleep | 5% | < 1ms |

---

## 2. S3 (Suspend to RAM) ã®å®Ÿè£…

### 2.1 S3ã¸ã®é·ç§»

#### ACPI ãƒ¡ã‚½ãƒƒãƒ‰

```asl
// ACPI ASL ã‚³ãƒ¼ãƒ‰

DefinitionBlock ("DSDT.aml", "DSDT", 2, "MYOEM", "MYPLATF", 1)
{
    // S3ã‚µãƒãƒ¼ãƒˆã®å®£è¨€
    Name (\_S3, Package (0x04)
    {
        0x03,  // SLP_TYPa (PM1a_CNT.SLP_TYP)
        0x03,  // SLP_TYPb (PM1b_CNT.SLP_TYP)
        0x00,  // Reserved
        0x00   // Reserved
    })

    // _PTS: Prepare To Sleep
    Method (_PTS, 1, NotSerialized)
    {
        // Arg0 = Sstate (3 for S3)
        If (Arg0 == 3)
        {
            // S3æº–å‚™å‡¦ç†
            // - ãƒ‡ãƒã‚¤ã‚¹ã®é›»æºç®¡ç†
            // - ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚½ãƒ¼ã‚¹ã®è¨­å®š
        }
    }

    // _WAK: Wake
    Method (_WAK, 1, NotSerialized)
    {
        // Arg0 = Sstate from which waking
        If (Arg0 == 3)
        {
            // S3ã‹ã‚‰ã®å¾©å¸°å‡¦ç†
        }
        Return (Package (0x02) { 0, 0 })
    }
}
```

#### OS ã‹ã‚‰ã® S3 è¦æ±‚

```c
// Linux ã‚«ãƒ¼ãƒãƒ«ã®ä¾‹ï¼ˆç°¡ç•¥åŒ–ï¼‰

int enter_s3_state(void)
{
    // 1. ã™ã¹ã¦ã®ãƒ‡ãƒã‚¤ã‚¹ã‚’ã‚µã‚¹ãƒšãƒ³ãƒ‰
    device_suspend();

    // 2. CPUä»¥å¤–ã‚’åœæ­¢
    disable_nonboot_cpus();

    // 3. ACPI ã® _PTS ãƒ¡ã‚½ãƒƒãƒ‰ã‚’å®Ÿè¡Œ
    acpi_execute_method("\\_PTS", 3);

    // 4. PM1 Control Register ã« SLP_TYP + SLP_EN ã‚’æ›¸ãè¾¼ã¿
    outw(PM1_CNT, (0x03 << 10) | (1 << 13));

    // ã“ã“ã§ S3 ã«å…¥ã‚‹ï¼ˆCPUåœæ­¢ï¼‰
    // ...

    // Resumeå¾Œã€ã“ã“ã‹ã‚‰å†é–‹
    // 5. ACPI ã® _WAK ãƒ¡ã‚½ãƒƒãƒ‰ã‚’å®Ÿè¡Œ
    acpi_execute_method("\\_WAK", 3);

    // 6. ãƒ‡ãƒã‚¤ã‚¹ã‚’å†é–‹
    device_resume();

    return 0;
}
```

### 2.2 UEFI ã§ã® S3 æº–å‚™

#### S3 Boot Script ã®ä½œæˆ

```c
// DXE Phase ã§ S3 Boot Script ã‚’è¨˜éŒ²

#include <Library/S3BootScriptLib.h>

EFI_STATUS
EFIAPI
SaveDeviceStateForS3 (
  IN  PCI_DEVICE  *Device
  )
{
  EFI_STATUS  Status;
  UINT32      Value;

  // PCI Config Space ã®ä¿å­˜ã¨å¾©å…ƒã‚’ã‚¹ã‚¯ãƒªãƒ—ãƒˆã«è¨˜éŒ²

  // 1. Command Register ã®ä¿å­˜
  Value = PciRead32(Device->Bus, Device->Dev, Device->Func, PCI_COMMAND_OFFSET);

  Status = S3BootScriptSavePciCfgWrite(
             S3BootScriptWidthUint32,
             PCI_LIB_ADDRESS(Device->Bus, Device->Dev, Device->Func, PCI_COMMAND_OFFSET),
             1,
             &Value
           );

  // 2. BAR (Base Address Register) ã®ä¿å­˜
  for (UINTN i = 0; i < 6; i++) {
    Value = PciRead32(Device->Bus, Device->Dev, Device->Func, PCI_BAR_OFFSET + i * 4);

    Status = S3BootScriptSavePciCfgWrite(
               S3BootScriptWidthUint32,
               PCI_LIB_ADDRESS(Device->Bus, Device->Dev, Device->Func, PCI_BAR_OFFSET + i * 4),
               1,
               &Value
             );
  }

  // 3. ãƒ‡ãƒã‚¤ã‚¹å›ºæœ‰ã®ãƒ¬ã‚¸ã‚¹ã‚¿
  // ä¾‹: USB Controller ã®è¨­å®š
  if (Device->Class == PCI_CLASS_SERIAL_USB) {
    // MMIO ãƒ¬ã‚¸ã‚¹ã‚¿ã®ä¿å­˜
    UINT32  UsbCmdReg = MmioRead32(Device->BaseAddress + USB_CMD_OFFSET);

    Status = S3BootScriptSaveMemWrite(
               S3BootScriptWidthUint32,
               Device->BaseAddress + USB_CMD_OFFSET,
               1,
               &UsbCmdReg
             );
  }

  return EFI_SUCCESS;
}
```

#### S3 Boot Script ã®æ§‹é€ 

```c
// S3 Boot Script ã®ã‚¨ãƒ³ãƒˆãƒªæ§‹é€ 

typedef enum {
  EfiBootScriptWidthUint8,
  EfiBootScriptWidthUint16,
  EfiBootScriptWidthUint32,
  EfiBootScriptWidthUint64,
} EFI_BOOT_SCRIPT_WIDTH;

typedef struct {
  UINT16                  OpCode;    // æ“ä½œã‚³ãƒ¼ãƒ‰
  UINT8                   Length;    // ã‚¨ãƒ³ãƒˆãƒªé•·
  EFI_BOOT_SCRIPT_WIDTH   Width;     // ã‚¢ã‚¯ã‚»ã‚¹å¹…
  UINT64                  Address;   // å¯¾è±¡ã‚¢ãƒ‰ãƒ¬ã‚¹
  UINT32                  Count;     // ç¹°ã‚Šè¿”ã—å›æ•°
  UINT8                   Value[];   // æ›¸ãè¾¼ã‚€å€¤
} S3_BOOT_SCRIPT_ENTRY;

// OpCode ã®ç¨®é¡
#define S3_BOOT_SCRIPT_IO_WRITE          0x00
#define S3_BOOT_SCRIPT_IO_READ_WRITE     0x01
#define S3_BOOT_SCRIPT_MEM_WRITE         0x02
#define S3_BOOT_SCRIPT_MEM_READ_WRITE    0x03
#define S3_BOOT_SCRIPT_PCI_CFG_WRITE     0x04
#define S3_BOOT_SCRIPT_PCI_CFG_READ_WRITE 0x05
#define S3_BOOT_SCRIPT_DISPATCH          0x06  // é–¢æ•°å‘¼ã³å‡ºã—
#define S3_BOOT_SCRIPT_STALL             0x07  // å¾…æ©Ÿ
```

### 2.3 S3 Resume ãƒ‘ã‚¹

```mermaid
sequenceDiagram
    participant BIOS
    participant WAKING_VECTOR
    participant RESUME_LOADER
    participant OS

    BIOS->>BIOS: POST (æœ€å°é™)
    BIOS->>BIOS: ãƒ¡ãƒ¢ãƒªåˆæœŸåŒ– (SPDã®ã¿)
    Note over BIOS: S3åˆ¤å®š: ACPI WAK_STS ãƒ“ãƒƒãƒˆç¢ºèª
    BIOS->>WAKING_VECTOR: FACS.FirmwareWakingVector ã¸ã‚¸ãƒ£ãƒ³ãƒ—
    WAKING_VECTOR->>WAKING_VECTOR: S3 Boot Script å®Ÿè¡Œ
    Note over WAKING_VECTOR: PCI/MMIO ãƒ¬ã‚¸ã‚¹ã‚¿å¾©å…ƒ
    WAKING_VECTOR->>RESUME_LOADER: OS Resume ãƒ™ã‚¯ã‚¿ã¸ã‚¸ãƒ£ãƒ³ãƒ—
    RESUME_LOADER->>OS: OS ã‚«ãƒ¼ãƒãƒ«å†é–‹
    OS->>OS: ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒ Resume
    OS->>OS: ãƒ¦ãƒ¼ã‚¶ã‚»ãƒƒã‚·ãƒ§ãƒ³å¾©å…ƒ
```

#### S3 Resume ã®å®Ÿè£…

```c
// PEI Phase ã§ã® S3 åˆ¤å®š

#include <Ppi/BootScriptExecutor.h>

EFI_STATUS
EFIAPI
PeiS3ResumeCheck (
  IN CONST EFI_PEI_SERVICES  **PeiServices
  )
{
  EFI_ACPI_3_0_ROOT_SYSTEM_DESCRIPTION_POINTER  *Rsdp;
  EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE     *Fadt;
  UINT16                                        Pm1Sts;

  // 1. ACPI RSDP ã‚’æ¢ã™
  Rsdp = FindAcpiRsdp();

  // 2. FADT ã‚’å–å¾—
  Fadt = (EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE *)(UINTN)Rsdp->XsdtAddress;

  // 3. PM1_STS ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’èª­ã‚€
  Pm1Sts = IoRead16(Fadt->Pm1aEvtBlk);

  // 4. WAK_STS ãƒ“ãƒƒãƒˆ (bit 15) ã‚’ãƒã‚§ãƒƒã‚¯
  if ((Pm1Sts & BIT15) != 0) {
    // S3 Resume ãƒ‘ã‚¹
    DEBUG((DEBUG_INFO, "S3 Resume detected\n"));

    // S3 Boot Script Executor PPI ã‚’å–å¾—
    PEI_S3_RESUME_PPI  *S3ResumePpi;
    Status = PeiServicesLocatePpi(
               &gPeiS3ResumePpiGuid,
               0,
               NULL,
               (VOID **)&S3ResumePpi
             );

    if (!EFI_ERROR(Status)) {
      // S3 Boot Script ã‚’å®Ÿè¡Œ
      Status = S3ResumePpi->S3RestoreConfig(PeiServices);
    }

    // FACS ã® Firmware Waking Vector ã¸ã‚¸ãƒ£ãƒ³ãƒ—
    JumpToWakingVector(Facs->FirmwareWakingVector);

    // ã“ã“ã«ã¯æˆ»ã£ã¦ã“ãªã„
  }

  // é€šå¸¸ãƒ–ãƒ¼ãƒˆ
  return EFI_SUCCESS;
}
```

#### S3 Boot Script ã®å®Ÿè¡Œ

```c
// S3 Boot Script Executor ã®å®Ÿè£…

EFI_STATUS
EFIAPI
ExecuteS3BootScript (
  IN UINT8  *ScriptBase,
  IN UINTN  ScriptSize
  )
{
  UINT8   *Script = ScriptBase;
  UINT8   *ScriptEnd = ScriptBase + ScriptSize;

  while (Script < ScriptEnd) {
    S3_BOOT_SCRIPT_ENTRY  *Entry = (S3_BOOT_SCRIPT_ENTRY *)Script;

    switch (Entry->OpCode) {
      case S3_BOOT_SCRIPT_IO_WRITE:
        // I/O ãƒãƒ¼ãƒˆã¸æ›¸ãè¾¼ã¿
        IoWrite32((UINT16)Entry->Address, *(UINT32 *)Entry->Value);
        break;

      case S3_BOOT_SCRIPT_MEM_WRITE:
        // ãƒ¡ãƒ¢ãƒªã¸æ›¸ãè¾¼ã¿
        MmioWrite32(Entry->Address, *(UINT32 *)Entry->Value);
        break;

      case S3_BOOT_SCRIPT_PCI_CFG_WRITE:
        // PCI Config Space ã¸æ›¸ãè¾¼ã¿
        PciWrite32(Entry->Address, *(UINT32 *)Entry->Value);
        break;

      case S3_BOOT_SCRIPT_DISPATCH:
        // é–¢æ•°å‘¼ã³å‡ºã—
        DISPATCH_ENTRY  *DispatchEntry = (DISPATCH_ENTRY *)Entry;
        DispatchEntry->EntryPoint(DispatchEntry->Context);
        break;

      case S3_BOOT_SCRIPT_STALL:
        // å¾…æ©Ÿ
        gBS->Stall(*(UINT32 *)Entry->Value);
        break;

      default:
        DEBUG((DEBUG_ERROR, "Unknown S3 script opcode: 0x%x\n", Entry->OpCode));
        return EFI_INVALID_PARAMETER;
    }

    Script += Entry->Length;
  }

  return EFI_SUCCESS;
}
```

---

## 3. Modern Standby (Connected Standby)

### 3.1 Modern Standby ã®æ¦‚è¦

Modern Standbyï¼ˆæ—§ç§° Connected Standbyï¼‰ã¯ã€Windows 8 ä»¥é™ã§ã‚µãƒãƒ¼ãƒˆã•ã‚Œã‚‹æ–°ã—ã„çœé›»åŠ›ãƒ¢ãƒ¼ãƒ‰ï¼š

| é …ç›® | å¾“æ¥ã® S3 | Modern Standby |
|------|----------|---------------|
| **é›»æºçŠ¶æ…‹** | S3 | S0 (ä½é›»åŠ›ã‚¢ã‚¤ãƒ‰ãƒ«) |
| **ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯** | åˆ‡æ–­ | æ¥ç¶šç¶­æŒ |
| **é€šçŸ¥** | ä¸å¯ | ãƒ¡ãƒ¼ãƒ«ãƒ»SNSãªã©å—ä¿¡å¯ |
| **å¾©å¸°æ™‚é–“** | 1ï½3ç§’ | < 1ç§’ |
| **å®Ÿè£…** | BIOSä¸»å° | OSä¸»å° |

```mermaid
graph TD
    A[S0: é€šå¸¸å‹•ä½œ] --> B{ã‚¢ã‚¤ãƒ‰ãƒ«?}
    B -->|No| A
    B -->|Yes| C[ç”»é¢OFF]
    C --> D[CPU C-State: C6ä»¥ä¸Š]
    D --> E[ãƒ‡ãƒã‚¤ã‚¹ D-State: D3]
    E --> F{ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚¤ãƒ™ãƒ³ãƒˆ?}
    F -->|No| E
    F -->|Yes| G[ãƒ‡ãƒã‚¤ã‚¹å¾©å¸°]
    G --> H[CPU å¾©å¸°]
    H --> A
```

### 3.2 BIOS ã®è¦ä»¶

#### Low Power S0 Idle (LPSS) ã®ã‚µãƒãƒ¼ãƒˆ

```asl
// ACPI FADT ã® Flags

DefinitionBlock ("FACP.aml", "FACP", 5, "MYOEM", "MYPLATF", 1)
{
    // Low Power S0 Idle Capable ãƒ•ãƒ©ã‚°ã‚’è¨­å®š
    [0x70] DWORD Flags = 0x000480B5
    //                           â†‘ Bit 21: Low Power S0 Idle Capable
}
```

#### _LPI (Low Power Idle States) ãƒ¡ã‚½ãƒƒãƒ‰

```asl
// ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«ã®ä½é›»åŠ›çŠ¶æ…‹ã‚’å®šç¾©

Device (\_SB)
{
    // _LPI: Low Power Idle States
    Method (_LPI, 0, NotSerialized)
    {
        Return (Package (0x03)
        {
            0,  // Revision
            1,  // LPI State Count
            Package (0x0A)  // LPI State 0
            {
                2500,  // Min Residency (us)
                10,    // Wake Latency (us)
                1,     // Flags
                0,     // Arch Context Lost Flags
                0,     // Residency Counter Frequency
                0,     // Enabled Parent State
                ResourceTemplate () { Register (SystemIO, 8, 0, 0x1840) },  // Entry Method
                ResourceTemplate () { Register (SystemMemory, 0, 0, 0) },  // Residency Counter
                ResourceTemplate () { Register (SystemMemory, 0, 0, 0) },  // Usage Counter
                "C10"  // State Name
            }
        })
    }
}
```

### 3.3 ãƒ‡ãƒã‚¤ã‚¹ã®é›»æºç®¡ç†

#### D-State (Device Power States)

| çŠ¶æ…‹ | èª¬æ˜ | æ¶ˆè²»é›»åŠ› |
|------|------|---------|
| **D0** | Fully On | 100% |
| **D1** | Low Power | 50% |
| **D2** | Lower Power | 20% |
| **D3hot** | Off (é›»æºä¾›çµ¦ã‚ã‚Š) | 5% |
| **D3cold** | Off (é›»æºä¾›çµ¦ãªã—) | 0% |

```asl
// USB Controller ã®é›»æºç®¡ç†

Device (USB0)
{
    Name (_ADR, 0x00140000)  // Bus 0, Dev 20, Func 0

    // _PS0: Power State 0 (D0)
    Method (_PS0, 0, Serialized)
    {
        // ãƒ‡ãƒã‚¤ã‚¹ã‚’ D0 (Full Power) ã«é·ç§»
        Store (0x00, \_SB.PCI0.USB0.PWRG)  // Power Gate OFF
    }

    // _PS3: Power State 3 (D3)
    Method (_PS3, 0, Serialized)
    {
        // ãƒ‡ãƒã‚¤ã‚¹ã‚’ D3 (Off) ã«é·ç§»
        Store (0x01, \_SB.PCI0.USB0.PWRG)  // Power Gate ON
    }

    // _PR0: Power Resources for D0
    Name (_PR0, Package (0x01) { UPWR })

    // _PR3: Power Resources for D3hot
    Name (_PR3, Package (0x01) { UPWR })

    PowerResource (UPWR, 0, 0)
    {
        Method (_STA, 0, NotSerialized)
        {
            // é›»æºçŠ¶æ…‹ã‚’è¿”ã™ (0=OFF, 1=ON)
            Return (\_SB.PCI0.USB0.PWRG ^ 1)
        }

        Method (_ON, 0, NotSerialized)
        {
            // é›»æºON
            Store (0x00, \_SB.PCI0.USB0.PWRG)
        }

        Method (_OFF, 0, NotSerialized)
        {
            // é›»æºOFF
            Store (0x01, \_SB.PCI0.USB0.PWRG)
        }
    }
}
```

---

## 4. Wake Sources (ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚½ãƒ¼ã‚¹)

### 4.1 ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚¤ãƒ™ãƒ³ãƒˆ

S3/Modern Standby ã‹ã‚‰ã®å¾©å¸°ãƒˆãƒªã‚¬ãƒ¼ï¼š

| ã‚½ãƒ¼ã‚¹ | èª¬æ˜ | ACPI GPE |
|-------|------|----------|
| **é›»æºãƒœã‚¿ãƒ³** | ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãƒœã‚¿ãƒ³ | GPE0 |
| **RTC ã‚¢ãƒ©ãƒ¼ãƒ ** | ã‚¿ã‚¤ãƒãƒ¼ | GPE0 Bit 8 |
| **LAN (Wake-on-LAN)** | ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ‘ã‚±ãƒƒãƒˆ | GPE0 Bit 13 |
| **USB ãƒ‡ãƒã‚¤ã‚¹** | ã‚­ãƒ¼ãƒœãƒ¼ãƒ‰ãƒ»ãƒã‚¦ã‚¹ | GPE0 Bit 14 |
| **PCIE** | PCIe PME | GPE0 Bit 9 |

#### GPE (General Purpose Event) ã®è¨­å®š

```asl
// ACPI GPE Block

Scope (\_GPE)
{
    // _L0D: GPE13 Level-Triggered Event Handler (LAN Wake)
    Method (_L0D, 0, NotSerialized)
    {
        Notify (\_SB.PCI0.LAN0, 0x02)  // Device Wake
    }

    // _L0E: GPE14 Level-Triggered Event Handler (USB Wake)
    Method (_L0E, 0, NotSerialized)
    {
        Notify (\_SB.PCI0.USB0, 0x02)  // Device Wake
    }

    // _L08: GPE8 Level-Triggered Event Handler (RTC)
    Method (_L08, 0, NotSerialized)
    {
        // RTC Alarm ã«ã‚ˆã‚‹ Wake
        Notify (\_SB.PCI0.RTC, 0x02)
    }
}
```

#### Wake-on-LAN ã®è¨­å®š

```c
// UEFI Setup ã§ã® Wake-on-LAN è¨­å®š

#include <Library/PcdLib.h>

EFI_STATUS
EFIAPI
ConfigureWakeOnLan (
  IN BOOLEAN  Enable
  )
{
  UINT32  PmcBase;
  UINT32  GpeSts, GpeEn;

  // PMC (Power Management Controller) Base Address
  PmcBase = PciRead32(PCI_LIB_ADDRESS(0, 31, 2, 0x48));

  if (Enable) {
    // GPE0_EN ãƒ¬ã‚¸ã‚¹ã‚¿ã§ LAN Wake ã‚’æœ‰åŠ¹åŒ–
    GpeEn = MmioRead32(PmcBase + R_PMC_GEN_PMCON_A);
    GpeEn |= B_PMC_GPE0_EN_LAN_WAKE;  // Bit 13
    MmioWrite32(PmcBase + R_PMC_GEN_PMCON_A, GpeEn);

    // LAN Controller ã« WOL Magic Packet ã‚’è¨­å®š
    ConfigureLanWolMagicPacket();

    DEBUG((DEBUG_INFO, "Wake-on-LAN enabled\n"));
  } else {
    // ç„¡åŠ¹åŒ–
    GpeEn = MmioRead32(PmcBase + R_PMC_GEN_PMCON_A);
    GpeEn &= ~B_PMC_GPE0_EN_LAN_WAKE;
    MmioWrite32(PmcBase + R_PMC_GEN_PMCON_A, GpeEn);

    DEBUG((DEBUG_INFO, "Wake-on-LAN disabled\n"));
  }

  return EFI_SUCCESS;
}
```

---

## 5. é›»æºç®¡ç†ã®ãƒ‡ãƒãƒƒã‚°

### 5.1 S3 Resume ã®å¤±æ•—ãƒ‘ã‚¿ãƒ¼ãƒ³

| ç—‡çŠ¶ | åŸå›  | å¯¾ç­– |
|------|------|------|
| Resume ã›ãšå†èµ·å‹• | S3 Boot Script ä¸è‰¯ | Script ãƒ­ã‚°ç¢ºèª |
| ç”»é¢ãŒçœŸã£é»’ | GOP æœªå¾©å…ƒ | GOPå¾©å…ƒ Script è¿½åŠ  |
| ãƒ‡ãƒã‚¤ã‚¹ãŒèªè­˜ã•ã‚Œãªã„ | PCI BAR æœªå¾©å…ƒ | BAR å¾©å…ƒ Script è¿½åŠ  |
| Hang | ãƒ‡ãƒƒãƒ‰ãƒ­ãƒƒã‚¯ | TPLãƒ»å‰²ã‚Šè¾¼ã¿ç¢ºèª |

#### S3 Boot Script ã®ãƒ€ãƒ³ãƒ—

```c
// S3 Boot Script ã®å†…å®¹ã‚’ãƒ€ãƒ³ãƒ—

VOID DumpS3BootScript (
  IN UINT8  *ScriptBase,
  IN UINTN  ScriptSize
  )
{
  UINT8  *Script = ScriptBase;

  DEBUG((DEBUG_INFO, "=== S3 Boot Script Dump ===\n"));
  DEBUG((DEBUG_INFO, "Base: 0x%p, Size: 0x%x\n", ScriptBase, ScriptSize));

  while (Script < ScriptBase + ScriptSize) {
    S3_BOOT_SCRIPT_ENTRY  *Entry = (S3_BOOT_SCRIPT_ENTRY *)Script;

    switch (Entry->OpCode) {
      case S3_BOOT_SCRIPT_IO_WRITE:
        DEBUG((DEBUG_INFO, "[IO_WRITE] Port=0x%04x Value=0x%08x\n",
               (UINT16)Entry->Address, *(UINT32 *)Entry->Value));
        break;

      case S3_BOOT_SCRIPT_MEM_WRITE:
        DEBUG((DEBUG_INFO, "[MEM_WRITE] Addr=0x%016lx Value=0x%08x\n",
               Entry->Address, *(UINT32 *)Entry->Value));
        break;

      case S3_BOOT_SCRIPT_PCI_CFG_WRITE:
        DEBUG((DEBUG_INFO, "[PCI_WRITE] Addr=0x%016lx Value=0x%08x\n",
               Entry->Address, *(UINT32 *)Entry->Value));
        break;

      default:
        DEBUG((DEBUG_INFO, "[UNKNOWN] OpCode=0x%02x\n", Entry->OpCode));
        break;
    }

    Script += Entry->Length;
  }

  DEBUG((DEBUG_INFO, "=== End of Script ===\n"));
}
```

### 5.2 Modern Standby ã®ãƒ‡ãƒãƒƒã‚°

#### SleepStudy ãƒ¬ãƒãƒ¼ãƒˆ (Windows)

```powershell
# Windows ã® SleepStudy ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ
powercfg /sleepstudy

# ãƒ¬ãƒãƒ¼ãƒˆä¾‹:
# - å„ Modern Standby ã‚»ãƒƒã‚·ãƒ§ãƒ³ã®æ™‚é–“
# - ãƒ‡ãƒã‚¤ã‚¹ã”ã¨ã®é›»åŠ›æ¶ˆè²»
# - ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚¤ãƒ™ãƒ³ãƒˆ
```

#### ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ãƒ­ã‚°

```c
// Modern Standby ã‚¤ãƒ™ãƒ³ãƒˆã®ãƒ­ã‚°è¨˜éŒ²

VOID LogModernStandbyEvent (
  IN CHAR8  *EventName,
  IN UINT64 Timestamp
  )
{
  // ãƒ­ã‚°ã‚’ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ•ã‚¡ã«è¨˜éŒ²
  MODERN_STANDBY_LOG_ENTRY  *Entry;

  Entry = AllocateLogEntry();
  if (Entry == NULL) {
    return;
  }

  AsciiStrCpyS(Entry->EventName, sizeof(Entry->EventName), EventName);
  Entry->Timestamp = Timestamp;
  Entry->PowerState = GetCurrentPowerState();

  // S3 Resume å¾Œã‚‚ä¿æŒã•ã‚Œã‚‹ ACPI NVS é ˜åŸŸã«ä¿å­˜
  SaveToAcpiNvs(Entry);
}

// ä½¿ç”¨ä¾‹
LogModernStandbyEvent("ScreenOff", GetTimestamp());
LogModernStandbyEvent("DeviceD3", GetTimestamp());
LogModernStandbyEvent("PackageC10", GetTimestamp());
```

---

## ğŸ’» æ¼”ç¿’

### æ¼”ç¿’1: S3 Boot Script ã®è¨˜éŒ²

**èª²é¡Œ**: PCI ãƒ‡ãƒã‚¤ã‚¹ã®è¨­å®šã‚’ S3 Boot Script ã«è¨˜éŒ²ã—ã¦ãã ã•ã„ã€‚

```c
// è¦ä»¶:
// - PCI Command Register ã®ä¿å­˜
// - PCI BAR0ï½BAR5 ã®ä¿å­˜
// - S3 Resume æ™‚ã«è‡ªå‹•å¾©å…ƒã•ã‚Œã‚‹

EFI_STATUS SavePciDeviceForS3 (
  IN UINT8  Bus,
  IN UINT8  Dev,
  IN UINT8  Func
  )
{
  // TODO: å®Ÿè£…
}
```

<details>
<summary>è§£ç­”ä¾‹</summary>

å‰è¿°ã®ã€Œ2.2 UEFI ã§ã® S3 æº–å‚™ã€ã® `SaveDeviceStateForS3()` ã‚’å‚ç…§ã€‚

</details>

### æ¼”ç¿’2: Wake-on-LAN ã®å®Ÿè£…

**èª²é¡Œ**: Wake-on-LAN ã‚’æœ‰åŠ¹åŒ–ã™ã‚‹é–¢æ•°ã‚’å®Ÿè£…ã—ã¦ãã ã•ã„ã€‚

```c
// è¦ä»¶:
// - PMC ã® GPE0_EN ãƒ¬ã‚¸ã‚¹ã‚¿ã§ LAN Wake (Bit 13) ã‚’æœ‰åŠ¹åŒ–
// - LAN Controller ã® PME (Power Management Event) ã‚’è¨­å®š
// - Magic Packet ã§ Wake å¯èƒ½ã«ã™ã‚‹

EFI_STATUS EnableWakeOnLan (VOID)
{
  // TODO: å®Ÿè£…
}
```

<details>
<summary>è§£ç­”ä¾‹</summary>

å‰è¿°ã®ã€Œ4.1 ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—ã‚¤ãƒ™ãƒ³ãƒˆã€ã® `ConfigureWakeOnLan()` ã‚’å‚ç…§ã€‚

</details>

### æ¼”ç¿’3: S3 Resume ãƒ‡ãƒãƒƒã‚°ãƒ„ãƒ¼ãƒ«

**èª²é¡Œ**: S3 Resume ã®å„ã‚¹ãƒ†ãƒ¼ã‚¸ã§æ™‚é–“ã‚’æ¸¬å®šã™ã‚‹ãƒ„ãƒ¼ãƒ«ã‚’ä½œæˆã—ã¦ãã ã•ã„ã€‚

```c
// è¦ä»¶:
// - PEI S3 Resume é–‹å§‹æ™‚åˆ»
// - S3 Boot Script å®Ÿè¡Œæ™‚é–“
// - OS Waking Vector ã‚¸ãƒ£ãƒ³ãƒ—æ™‚åˆ»
// - åˆè¨ˆ Resume æ™‚é–“

typedef struct {
  UINT64  PeiS3Start;
  UINT64  ScriptStart;
  UINT64  ScriptEnd;
  UINT64  WakingVectorJump;
} S3_RESUME_PROFILE;

VOID ProfileS3Resume (VOID)
{
  // TODO: å®Ÿè£…
}
```

<details>
<summary>è§£ç­”ä¾‹</summary>

```c
#include <Library/TimerLib.h>

STATIC S3_RESUME_PROFILE  gS3Profile;

VOID ProfileS3Resume (VOID)
{
  gS3Profile.PeiS3Start = GetPerformanceCounter();

  // S3 Boot Script å®Ÿè¡Œ
  gS3Profile.ScriptStart = GetPerformanceCounter();
  ExecuteS3BootScript(ScriptBase, ScriptSize);
  gS3Profile.ScriptEnd = GetPerformanceCounter();

  // Waking Vector ã¸ã‚¸ãƒ£ãƒ³ãƒ—å‰
  gS3Profile.WakingVectorJump = GetPerformanceCounter();

  // ãƒ¬ãƒãƒ¼ãƒˆå‡ºåŠ›ï¼ˆæ¬¡å›ãƒ–ãƒ¼ãƒˆæ™‚ã«è¡¨ç¤ºï¼‰
  SaveS3ProfileToNvs(&gS3Profile);

  // Waking Vector ã¸ã‚¸ãƒ£ãƒ³ãƒ—
  JumpToWakingVector(WakingVector);
}

VOID PrintS3ResumeProfile (VOID)
{
  S3_RESUME_PROFILE  *Profile;
  UINT64             Freq;

  Profile = LoadS3ProfileFromNvs();
  if (Profile == NULL) {
    return;
  }

  Freq = GetPerformanceCounterProperties(NULL, NULL);

  DEBUG((DEBUG_INFO, "=== S3 Resume Profile ===\n"));
  DEBUG((DEBUG_INFO, "Script Execution: %lu ms\n",
         DivU64x64Remainder(
           MultU64x32(Profile->ScriptEnd - Profile->ScriptStart, 1000),
           Freq,
           NULL
         )));
  DEBUG((DEBUG_INFO, "Total Resume Time: %lu ms\n",
         DivU64x64Remainder(
           MultU64x32(Profile->WakingVectorJump - Profile->PeiS3Start, 1000),
           Freq,
           NULL
         )));
}
```

</details>

---

## ã¾ã¨ã‚

ã“ã®ç« ã§ã¯ã€ACPI é›»æºç®¡ç†ã®ä»•çµ„ã¿ã«ã¤ã„ã¦å­¦ã³ã¾ã—ãŸï¼š

| ãƒˆãƒ”ãƒƒã‚¯ | é‡è¦ãƒã‚¤ãƒ³ãƒˆ |
|---------|------------|
| **Sã‚¹ãƒ†ãƒ¼ãƒˆ** | S0/S3/S4/S5 ã®é•ã„ã¨ç”¨é€” |
| **S3 å®Ÿè£…** | Boot Script ã«ã‚ˆã‚‹çŠ¶æ…‹ä¿å­˜ãƒ»å¾©å…ƒ |
| **Modern Standby** | S0ã‚¢ã‚¤ãƒ‰ãƒ«çŠ¶æ…‹ã§ã®çœé›»åŠ› |
| **Wake Sources** | GPE ã«ã‚ˆã‚‹ã‚¦ã‚§ã‚¤ã‚¯ã‚¢ãƒƒãƒ—åˆ¶å¾¡ |
| **ãƒ‡ãƒãƒƒã‚°** | Script ãƒ€ãƒ³ãƒ—ãƒ»ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«æ¸¬å®š |

æ¬¡ç« ã§ã¯ã€ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢æ›´æ–°ã®ä»•çµ„ã¿ã«ã¤ã„ã¦è©³ã—ãå­¦ã³ã¾ã™ã€‚

---

ğŸ“š **å‚è€ƒè³‡æ–™**
- [ACPI Specification Version 6.5](https://uefi.org/specifications) - Chapter 7: Power and Performance Management
- [IntelÂ® Low Power S0 Idle](https://www.intel.com/content/www/us/en/developer/articles/technical/modern-standby.html)
- [S3 Boot Script Specification](https://tianocore-docs.github.io/edk2-UefiDriverWritersGuide/draft/20_s3_support/)
- [Windows Modern Standby](https://docs.microsoft.com/en-us/windows-hardware/design/device-experiences/modern-standby)
- [Linux Suspend and Resume](https://www.kernel.org/doc/html/latest/power/suspend-and-resume.html)
