#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Jun 21 21:03:01 2015
# Process ID: 8792
# Log file: C:/Users/Dan/Desktop/Ahmed/FFT/vivado.log
# Journal file: C:/Users/Dan/Desktop/Ahmed/FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dan/Desktop/Ahmed/FFT/FFT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 765.004 ; gain = 179.445
open_bd_design {C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd}
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:SineWave_Rom:1.0 - SineWave_Rom_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <System> from BD file <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 909.625 ; gain = 99.156
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_intf_nets xfft_0_M_AXIS_DATA]
delete_bd_objs [get_bd_intf_nets SineWave_Rom_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins SineWave_Rom_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
generate_target all [get_files  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid
/xfft_0/s_axis_data_tdata
/xfft_0/s_axis_data_tvalid
/xfft_0/s_axis_data_tlast

INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Exporting to file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'System_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'System_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_xfft_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] System_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'System_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_SineWave_Rom_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_SineWave_Rom_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block SineWave_Rom_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1012.313 ; gain = 84.750
ipx::edit_ip_in_project -upgrade true -name SineWave_Rom_v1_0_project -directory C:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0/SineWave_Rom_v1_0_project c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.328 ; gain = 15.016
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/users/dan/desktop/ahmed/sinewave_rom_1.0/hdl/SineWave_Rom_v1_0.vhd" into library xil_defaultlib [c:/users/dan/desktop/ahmed/sinewave_rom_1.0/hdl/SineWave_Rom_v1_0.vhd:1]
[Sun Jun 21 21:52:33 2015] Launched synth_1...
Run output will be captured here: c:/users/dan/desktop/ahmed/sinewave_rom_1.0/sinewave_rom_v1_0_project/SineWave_Rom_v1_0_project.runs/synth_1/runme.log
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0'.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.965 ; gain = 9.645
INFO: [IP_Flow 19-3422] Upgraded System_SineWave_Rom_0_0 (SineWave_Rom_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_SineWave_Rom_0_0/System_SineWave_Rom_0_0.upgrade_log'.
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1068.965 ; gain = 9.645
generate_target all [get_files  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd]
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid
/xfft_0/s_axis_data_tdata
/xfft_0/s_axis_data_tvalid
/xfft_0/s_axis_data_tlast

INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Exporting to file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_SineWave_Rom_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_SineWave_Rom_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_SineWave_Rom_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block SineWave_Rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1072.332 ; gain = 3.367
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Jun 21 21:55:08 2015] Launched synth_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/runme.log
[Sun Jun 21 21:55:08 2015] Launched impl_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/.Xil/Vivado-8792-Dan-PC/dcp/System_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/.Xil/Vivado-8792-Dan-PC/dcp/System_wrapper_early.xdc]
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/.Xil/Vivado-8792-Dan-PC/dcp/System_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/.Xil/Vivado-8792-Dan-PC/dcp/System_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1296.770 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1296.770 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.016 ; gain = 325.684
file copy -force C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/System_wrapper.sysdef C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf

launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd}
delete_bd_objs [get_bd_intf_nets SineWave_Rom_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins SineWave_Rom_0/M00_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {15}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
generate_target all [get_files  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd]
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Exporting to file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SineWave_Rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'System_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'System_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1805.117 ; gain = 38.262
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jun 22 00:38:55 2015] Launched synth_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/runme.log
[Mon Jun 22 00:38:55 2015] Launched impl_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/runme.log
file copy -force C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/System_wrapper.sysdef C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf

launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0'.
update_ip_catalog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1839.055 ; gain = 0.000
open_bd_design {C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd}
open_bd_design {C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Jun 22 13:50:33 2015] Launched impl_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/runme.log
validate_bd_design
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1926.809 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Exporting to file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xfft_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'System_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_SineWave_Rom_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SineWave_Rom_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Exporting to file C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hw_handoff/System.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xfft_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'System_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'System_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_SineWave_Rom_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SineWave_Rom_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_pc_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_pc_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_auto_us_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_auto_us_1' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
[Mon Jun 22 13:54:47 2015] Launched synth_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/runme.log
[Mon Jun 22 13:54:47 2015] Launched impl_1...
Run output will be captured here: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.641 ; gain = 25.730
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk -hwspec C:/Users/Dan/Desktop/Ahmed/FFT/FFT.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 14:14:10 2015...
