#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 23:28:09 2019
# Process ID: 43532
# Current directory: C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/byronxu/Documents/Xilinx/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/byronxu/Documents/6.S193/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 354.094 ; gain = 47.938
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 495.660 ; gain = 139.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:135]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:211]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:232]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:233]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_blinky_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_blinky_0_0/synth/design_1_blinky_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'blinky' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/blinky.v:29]
INFO: [Synth 8-6155] done synthesizing module 'blinky' (1#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/blinky.v:29]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blinky_0_0' (2#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_blinky_0_0/synth/design_1_blinky_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.667000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (6#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:178]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_1_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kEdidFileName bound to: dgl_1080p_cea.data - type: string 
	Parameter kDebug bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:111]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kEdidFileName bound to: dgl_1080p_cea.data - type: string 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:82]
	Parameter kClkRange bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (8#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (9#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:139]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:180]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:239]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:245]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (9#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (10#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Clocking.vhd:82]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Decoder.vhd:98]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (11#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (11#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (12#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (12#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (13#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (14#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (15#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TMDS_Decoder.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (16#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_1080p_cea.data - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (17#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (18#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (19#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (20#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/80ae/src/dvi2rgb.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_1_0' (21#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/synth/design_1_dvi2rgb_1_0.vhd:80]
INFO: [Synth 8-6157] synthesizing module 'design_1_hls_video_processor_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_hls_video_processor_0_0/synth/design_1_hls_video_processor_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_video_processor' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processor.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (22#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/AXIvideo2Mat.v:102]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (23#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc55' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc55.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc55.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc55' (24#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Block_proc55.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro_2' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_2.v:97]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro_2' (25#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro_1' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_bkb' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:70]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_bkb_rom' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:28]
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_bkb_rom.dat' is read successfully [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:31]
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_bkb_rom.dat' is read successfully [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_bkb_rom' (26#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_bkb' (27#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_bkb.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro_1' (28#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_scale' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state8 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:89]
INFO: [Synth 8-6157] synthesizing module 'video_scale_sums_cud' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale_sums_cud.v:59]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 60 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'video_scale_sums_cud_ram' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale_sums_cud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 60 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale_sums_cud.v:26]
INFO: [Synth 8-6155] done synthesizing module 'video_scale_sums_cud_ram' (29#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale_sums_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_scale_sums_cud' (30#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale_sums_cud.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:980]
INFO: [Synth 8-6155] done synthesizing module 'video_scale' (31#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:10]
INFO: [Synth 8-6157] synthesizing module 'brightness_color_adj' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:100]
INFO: [Synth 8-6157] synthesizing module 'brightness_color_fYi' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:42]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brightness_color_fYi_rom' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:21]
INFO: [Synth 8-3876] $readmem data file './brightness_color_fYi_rom.dat' is read successfully [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_fYi_rom' (32#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_fYi' (33#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_fYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'brightness_color_g8j' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:42]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brightness_color_g8j_rom' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:21]
INFO: [Synth 8-3876] $readmem data file './brightness_color_g8j_rom.dat' is read successfully [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_g8j_rom' (34#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_g8j' (35#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_g8j.v:42]
INFO: [Synth 8-6157] synthesizing module 'brightness_color_hbi' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:42]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brightness_color_hbi_rom' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:21]
INFO: [Synth 8-3876] $readmem data file './brightness_color_hbi_rom.dat' is read successfully [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_hbi_rom' (36#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_hbi' (37#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_hbi.v:42]
INFO: [Synth 8-6157] synthesizing module 'hls_video_processibs' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_video_processibs_MulnS_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_video_processibs_MulnS_0' (38#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_video_processibs' (39#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:643]
INFO: [Synth 8-6155] done synthesizing module 'brightness_color_adj' (40#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro' (41#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Loop_loop_height_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:256]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:282]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:308]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:370]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (42#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w12_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w12_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (43#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (44#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (45#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (46#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (47#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (48#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pjbC' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Block_pjbC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pjbC_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Block_pjbC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pjbC_shiftReg' (49#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Block_pjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pjbC' (50#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Block_pjbC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_lokbM' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_lokbM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_lokbM_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_lokbM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_lokbM_shiftReg' (51#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_lokbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_lokbM' (52#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_lokbM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_video_slbW' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_video_slbW.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_video_slbW_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_video_slbW.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_video_slbW_shiftReg' (53#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_video_slbW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_video_slbW' (54#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_video_slbW.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_brightnmb6' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_brightnmb6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_brightnmb6_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_brightnmb6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_brightnmb6_shiftReg' (55#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_brightnmb6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_brightnmb6' (56#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_brightnmb6.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_loncg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_loncg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_loncg_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_loncg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_loncg_shiftReg' (57#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_loncg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_loncg' (58#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Loop_loncg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIocq' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Mat2AXIocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIocq_shiftReg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Mat2AXIocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIocq_shiftReg' (59#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Mat2AXIocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIocq' (60#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/start_for_Mat2AXIocq.v:45]
INFO: [Synth 8-6155] done synthesizing module 'hls_video_processor' (61#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processor.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hls_video_processor_0_0' (62#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_hls_video_processor_0_0/synth/design_1_hls_video_processor_0_0.v:58]
WARNING: [Synth 8-350] instance 'hls_video_processor_0' of module 'design_1_hls_video_processor_0_0' requires 22 connections, but only 19 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:202]
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_controller_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_matrix_controller_0_0/synth/design_1_matrix_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/matrix_controller.v:11]
	Parameter WIDTH bound to: 60 - type: integer 
	Parameter HEIGHT bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller' (63#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/matrix_controller.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_controller_0_0' (64#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_matrix_controller_0_0/synth/design_1_matrix_controller_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (65#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (66#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (67#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (68#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (69#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (70#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (71#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:231]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (72#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (73#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (74#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:314]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (75#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 62 connections, but only 35 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:239]
INFO: [Synth 8-6157] synthesizing module 'design_1_triple_buffer_v1_0_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_triple_buffer_v1_0_0_0/synth/design_1_triple_buffer_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'triple_buffer_v1_0' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/triple_buffer.v:13]
	Parameter WIDTH bound to: 60 - type: integer 
	Parameter HEIGHT bound to: 30 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'triple_buffer_v1_0' (76#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/triple_buffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_triple_buffer_v1_0_0_0' (77#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_triple_buffer_v1_0_0_0/synth/design_1_triple_buffer_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_user_input_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_user_input_0_0/synth/design_1_user_input_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'user_input' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/user_input.v:30]
	Parameter BRIGHTNESS_DECREASE bound to: 0 - type: integer 
	Parameter BRIGHTNESS_INCREASE bound to: 1 - type: integer 
	Parameter COLOR_CORRECT_TOGGLE bound to: 2 - type: integer 
	Parameter SHOW_HIDE_IMAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/user_input.v:102]
	Parameter DEBOUNCE_CLKS bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (78#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/user_input.v:102]
INFO: [Synth 8-6155] done synthesizing module 'user_input' (79#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/user_input.v:30]
INFO: [Synth 8-6155] done synthesizing module 'design_1_user_input_0_0' (80#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_user_input_0_0/synth/design_1_user_input_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'v_vid_in_axi4s_v4_0_9' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1714]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_vid_in_axi4s_v4_0_9_cdc_single' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:207]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (81#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'v_vid_in_axi4s_v4_0_9_cdc_single' (82#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:207]
INFO: [Synth 8-6157] synthesizing module 'v_vid_in_axi4s_v4_0_9_formatter' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:520]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_vid_in_axi4s_v4_0_9_formatter' (83#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:520]
INFO: [Synth 8-6157] synthesizing module 'v_vid_in_axi4s_v4_0_9_coupler' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:293]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_vid_in_axi4s_v4_0_9_fifo_async' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 110592 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 110592 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (84#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (85#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (86#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (86#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
	Parameter REG_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (86#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1759]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (86#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (87#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (88#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (89#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (90#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (90#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (90#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (90#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (91#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (92#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016]
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_vid_in_axi4s_v4_0_9_fifo_async' (93#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_vid_in_axi4s_v4_0_9_coupler' (94#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:293]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v4_0_9 does not have driver. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1820]
INFO: [Synth 8-6155] done synthesizing module 'v_vid_in_axi4s_v4_0_9' (95#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1714]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (96#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 28 connections, but only 19 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6157] synthesizing module 'design_1_ws2812b_driver_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_ws2812b_driver_0_0/synth/design_1_ws2812b_driver_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_driver' [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/ws2812b_driver.v:23]
	Parameter PIXEL_CLKS bound to: 3456 - type: integer 
	Parameter BIT_CLKS bound to: 188 - type: integer 
	Parameter T0H_CLKS bound to: 60 - type: integer 
	Parameter T1H_CLKS bound to: 120 - type: integer 
	Parameter RESET_CLKS bound to: 7500 - type: integer 
	Parameter STATE_RESET bound to: 1'b0 
	Parameter STATE_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_driver' (97#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/new/ws2812b_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ws2812b_driver_0_0' (98#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_ws2812b_driver_0_0/synth/design_1_ws2812b_driver_0_0.v:58]
WARNING: [Synth 8-350] instance 'ws2812b_driver_0' of module 'design_1_ws2812b_driver_0_0' requires 7 connections, but only 5 given [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:319]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (99#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (100#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_1_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (100#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_1_0' (101#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (102#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (103#1) [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1' (104#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (105#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (106#1) [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9_coupler has unconnected port ARESETN
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9 has unconnected port drop_en
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9 has unconnected port remap_420_en
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port read_x[7]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port read_x[6]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port read_y[7]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port read_y[6]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design triple_buffer_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 702.805 ; gain = 346.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST:DAT_IN to constant 0 [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1946]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 702.805 ; gain = 346.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 702.805 ; gain = 346.613
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb_ooc.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb_ooc.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_hls_video_processor_0_0/constraints/hls_video_processor.xdc] for cell 'design_1_i/hls_video_processor_0/inst'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_hls_video_processor_0_0/constraints/hls_video_processor.xdc] for cell 'design_1_i/hls_video_processor_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 934.285 ; gain = 0.000
Parsing XDC File [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'hdmi_in_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_hpd[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[0]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[1]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[2]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[3]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[4]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[5]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[6]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[7]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[8]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[9]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[10]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[11]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[12]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[13]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[14]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[15]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[16]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[17]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[18]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[19]'. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/constrs_1/imports/6.S193/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 935.426 ; gain = 0.000
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:2]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_i/v_vid_in_axi4s_0/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 935.426 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 935.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 935.426 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 935.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 935.426 ; gain = 579.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 935.426 ; gain = 579.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0/U0. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_1/U0. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for design_1_i/hls_video_processor_0/inst. (constraint file  C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blinky_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hls_video_processor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/triple_buffer_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/matrix_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ws2812b_driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/user_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 935.426 ; gain = 579.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sState_reg' in module 'EEPROM_8b'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond113_i_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_storemerge2_reg_262_reg[31:0]' into 'ap_phi_reg_pp0_iter1_storemerge1_reg_274_reg[31:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:436]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_storemerge_reg_286_reg[31:0]' into 'ap_phi_reg_pp0_iter1_storemerge1_reg_274_reg[31:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:437]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_storemerge2_reg_262_reg[31:0]' into 'ap_phi_reg_pp0_iter2_storemerge1_reg_274_reg[31:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:444]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_storemerge_reg_286_reg[31:0]' into 'ap_phi_reg_pp0_iter2_storemerge1_reg_274_reg[31:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:445]
INFO: [Synth 8-4471] merging register 'sums_val_1_addr_1_reg_544_reg[5:0]' into 'sums_val_0_addr_1_reg_538_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:504]
INFO: [Synth 8-4471] merging register 'sums_val_2_addr_1_reg_550_reg[5:0]' into 'sums_val_0_addr_1_reg_538_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:505]
INFO: [Synth 8-4471] merging register 'sums_val_1_addr_1_reg_544_pp0_iter1_reg_reg[5:0]' into 'sums_val_0_addr_1_reg_538_pp0_iter1_reg_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:478]
INFO: [Synth 8-4471] merging register 'sums_val_2_addr_1_reg_550_pp0_iter1_reg_reg[5:0]' into 'sums_val_0_addr_1_reg_538_pp0_iter1_reg_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:479]
INFO: [Synth 8-4471] merging register 'sums_val_2_addr_1_reg_550_pp0_iter2_reg_reg[5:0]' into 'sums_val_1_addr_1_reg_544_pp0_iter2_reg_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:490]
INFO: [Synth 8-4471] merging register 'sums_val_0_addr_1_reg_538_pp0_iter2_reg_reg[5:0]' into 'sums_val_1_addr_1_reg_544_pp0_iter2_reg_reg[5:0]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/video_scale.v:488]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'scale_g2_cast_reg_343_reg[31:9]' into 'scale_r_cast_reg_338_reg[31:9]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:621]
INFO: [Synth 8-4471] merging register 'scale_b2_cast_reg_348_reg[31:9]' into 'scale_r_cast_reg_338_reg[31:9]' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/brightness_color_adj.v:623]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond113_i1_fu_133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 resetst |                      00000000001 |                      00000000001
                  idlest |                      00000000010 |                      00000000010
                 tokenst |                      00000000100 |                      00000000100
               eyeopenst |                      00000001000 |                      00000001000
               jtrzonest |                      00000010000 |                      00000010000
                dlydecst |                      00010000000 |                      00010000000
          dlytstcenterst |                      00100000000 |                      00100000000
               alignedst |                      01000000000 |                      01000000000
                dlyincst |                      00000100000 |                      00000100000
             dlytstovfst |                      00001000000 |                      00001000000
            alignerrorst |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'PhaseAlign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              011 |                              001
            stturnaround |                              110 |                              110
                  stsack |                              100 |                              100
                  stread |                              001 |                              010
                  stmack |                              010 |                              101
                 stwrite |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                               00
                  stread |                             0010 |                               01
            stregaddress |                             0100 |                               11
                 stwrite |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState_reg' using encoding 'one-hot' in module 'EEPROM_8b'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 935.426 ; gain = 579.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   4 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 35    
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 91    
+---Registers : 
	               32 Bit    Registers := 52    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 19    
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 320   
+---Multipliers : 
	                10x32  Multipliers := 3     
+---RAMs : 
	             384K Bit         RAMs := 1     
	             108K Bit         RAMs := 1     
	               1K Bit         RAMs := 3     
	              320 Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 10    
	   2 Input     12 Bit        Muxes := 8     
	  13 Input     12 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	   5 Input      8 Bit        Muxes := 3     
	 257 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 336   
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blinky 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TMDS_Clocking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PhaseAlign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ChannelBond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ResyncToBUFG 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TWI_SlaveCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module EEPROM_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module Block_proc55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Loop_loop_height_pro_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Loop_loop_height_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module Loop_loop_height_pro_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module video_scale_sums_cud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module video_scale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module brightness_color_fYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module brightness_color_g8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module brightness_color_hbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module hls_video_processibs_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Multipliers : 
	                10x32  Multipliers := 1     
Module brightness_color_adj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Loop_loop_height_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Block_pjbC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Block_pjbC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_lokbM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_lokbM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_video_slbW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_video_slbW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_brightnmb6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_brightnmb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_loncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_loncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIocq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module matrix_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module triple_buffer_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	             384K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module user_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module v_vid_in_axi4s_v4_0_9_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 16    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	             108K Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 5     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_vid_in_axi4s_v4_0_9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ws2812b_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond113_i_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.srcs/sources_1/bd/design_1/ipshared/b7c5/hdl/verilog/hls_video_processibs.v:24]
DSP Report: Generating DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register B is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register B is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register B is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register B is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register B is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: operator hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register B is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: register hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
DSP Report: operator hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/tmp_product is absorbed into DSP hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg.
INFO: [Synth 8-5546] ROM "exitcond113_i1_fu_133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal video_scale_U0/sums_val_2_U/video_scale_sums_cud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 12 RAM instances of RAM inst/buffer_reg to conserve power
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][24]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][25]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][27]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][28]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][29]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][30]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][31]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][24]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][25]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][27]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][28]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][29]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][30]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][31]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][24]' (FDE) to 'design_1_i/hls_video_processor_0/inst/img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\video_scale_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\brightness_color_adj_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Loop_loop_height_pro_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Loop_loop_height_pro_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Loop_loop_height_pro_2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_nogamma_data_str_2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_rows_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\video_scale_U0/tmp_19_reg_585_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\extLd_loc_channel_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\AXIvideo2Mat_U0/cols_V_reg_384_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\AXIvideo2Mat_U0/cols_V_reg_384_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\extLd_loc_channel_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\img_input_cols_V_c20_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/hls_video_processor_0/inst/\Loop_loop_height_pro_2_U0/cols_V_reg_197_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/hls_video_processor_0/inst/\Loop_loop_height_pro_2_U0/cols_V_reg_197_reg[31] )
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[11]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[10]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[9]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[8]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[7]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[6]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[5]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[4]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[3]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[2]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[1]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[0]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[11]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[10]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[9]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[8]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[7]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[6]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[5]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[4]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[3]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[2]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[1]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg[0]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module hls_video_processor.
WARNING: [Synth 8-3332] Sequential element (brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module hls_video_processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 935.426 ; gain = 579.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|brightness_color_fYi_rom | p_0_out    | 16x9          | LUT            | 
|brightness_color_g8j_rom | p_0_out    | 16x8          | LUT            | 
|brightness_color_hbi_rom | p_0_out    | 16x8          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|triple_buffer_v1_0:       | buffer_reg                       | 16 K x 24(READ_FIRST)  | W |   | 16 K x 24(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 27(NO_CHANGE)    | W |   | 4 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object                                      | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|design_1_i/dvi2rgb_1/U0 | DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|design_1_i/dvi2rgb_1/U0 | DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|design_1_i/dvi2rgb_1/U0 | DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|brightness_color_adj | A''*B''           | 18     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|brightness_color_adj | (PCIN>>17)+A2*B'' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|brightness_color_adj | A''*B''           | 18     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|brightness_color_adj | (PCIN>>17)+A2*B'' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|brightness_color_adj | A''*B''           | 18     | 10     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|brightness_color_adj | (PCIN>>17)+A2*B'' | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+---------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/hls_video_processor_0/inst/Loop_loop_height_bkb_rom_Ui_56/Loop_loop_height_pro_1_U0/lut_srgb_decode_U/Loop_loop_height_bkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/hls_video_processor_0/inst/Loop_loop_height_bkb_rom_Ui_57/Loop_loop_height_pro_1_U0/lut_srgb_decode_U/Loop_loop_height_bkb_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/hls_video_processor_0/inst/Loop_loop_height_bkb_rom_Ui_58/Loop_loop_height_pro_1_U0/lut_srgb_decode_U/Loop_loop_height_bkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/insti_0/inst/buffer_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/inst/clk_in1' to pin 'design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_1/U0/RefClk' to pin 'design_1_i/clk_wiz_0/inst/clkout1_buf/O'
WARNING: [Synth 8-565] redefining clock 'hdmi_in_clk_p'
WARNING: [Synth 8-565] redefining clock 'PixelClk_int'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1106.512 ; gain = 750.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1128.977 ; gain = 772.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|video_scale_sums_cud_ram: | ram_reg                          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|triple_buffer_v1_0:       | buffer_reg                       | 16 K x 24(READ_FIRST)  | W |   | 16 K x 24(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 27(NO_CHANGE)    | W |   | 4 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object                                      | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|design_1_i/dvi2rgb_1/U0 | DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|design_1_i/dvi2rgb_1/U0 | DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|design_1_i/dvi2rgb_1/U0 | DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
+------------------------+-------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     4|
|3     |BUFIO       |     1|
|4     |BUFR        |     1|
|5     |CARRY4      |   233|
|6     |DSP48E1     |     3|
|7     |DSP48E1_2   |     3|
|8     |IDELAYCTRL  |     1|
|9     |IDELAYE2    |     3|
|10    |ISERDESE2   |     3|
|11    |ISERDESE2_1 |     3|
|12    |LUT1        |   206|
|13    |LUT2        |   318|
|14    |LUT3        |   538|
|15    |LUT4        |   592|
|16    |LUT5        |   335|
|17    |LUT6        |   467|
|18    |MMCME2_ADV  |     2|
|19    |MUXF7       |    19|
|20    |MUXF8       |     8|
|21    |PS7         |     1|
|22    |RAM32M      |     6|
|23    |RAMB18E1_1  |     1|
|24    |RAMB18E1_2  |     1|
|25    |RAMB36E1_1  |    12|
|26    |RAMB36E1_3  |     3|
|27    |RAMB36E1_4  |     3|
|28    |SRL16       |     1|
|29    |FDCE        |    10|
|30    |FDPE        |    20|
|31    |FDR         |     8|
|32    |FDRE        |  2934|
|33    |FDSE        |    99|
|34    |IBUF        |     7|
|35    |IBUFDS      |     4|
|36    |IOBUF       |     2|
|37    |OBUF        |    13|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+--------------------------------------------+------+
|      |Instance                                             |Module                                      |Cells |
+------+-----------------------------------------------------+--------------------------------------------+------+
|1     |top                                                  |                                            |  5995|
|2     |  design_1_i                                         |design_1                                    |  5974|
|3     |    blinky_0                                         |design_1_blinky_0_0                         |    49|
|4     |      inst                                           |blinky                                      |    49|
|5     |    clk_wiz_0                                        |design_1_clk_wiz_0_0                        |     4|
|6     |      inst                                           |design_1_clk_wiz_0_0_clk_wiz                |     4|
|7     |    dvi2rgb_1                                        |design_1_dvi2rgb_1_0                        |  1053|
|8     |      U0                                             |dvi2rgb                                     |  1053|
|9     |        \DataDecoders[0].DecoderX                    |TMDS_Decoder                                |   271|
|10    |          ChannelBondX                               |ChannelBond_71                              |    67|
|11    |          InputSERDES_X                              |InputSERDES_72                              |     4|
|12    |          PhaseAlignX                                |PhaseAlign_73                               |   137|
|13    |          SyncBaseOvf                                |SyncBase_74                                 |     9|
|14    |            SyncAsyncx                               |SyncAsync__parameterized1_77                |     2|
|15    |          SyncBaseRst                                |SyncBase__parameterized0_75                 |     3|
|16    |            SyncAsyncx                               |SyncAsync_76                                |     2|
|17    |        \DataDecoders[1].DecoderX                    |TMDS_Decoder_54                             |   259|
|18    |          ChannelBondX                               |ChannelBond_64                              |    59|
|19    |          InputSERDES_X                              |InputSERDES_65                              |     4|
|20    |          PhaseAlignX                                |PhaseAlign_66                               |   136|
|21    |          SyncBaseOvf                                |SyncBase_67                                 |     9|
|22    |            SyncAsyncx                               |SyncAsync__parameterized1_70                |     2|
|23    |          SyncBaseRst                                |SyncBase__parameterized0_68                 |     3|
|24    |            SyncAsyncx                               |SyncAsync_69                                |     2|
|25    |        \DataDecoders[2].DecoderX                    |TMDS_Decoder_55                             |   258|
|26    |          ChannelBondX                               |ChannelBond                                 |    59|
|27    |          InputSERDES_X                              |InputSERDES                                 |     4|
|28    |          PhaseAlignX                                |PhaseAlign                                  |   135|
|29    |          SyncBaseOvf                                |SyncBase                                    |     9|
|30    |            SyncAsyncx                               |SyncAsync__parameterized1                   |     2|
|31    |          SyncBaseRst                                |SyncBase__parameterized0                    |     3|
|32    |            SyncAsyncx                               |SyncAsync_63                                |     2|
|33    |        \GenerateBUFG.ResyncToBUFG_X                 |ResyncToBUFG                                |    28|
|34    |        \GenerateDDC.DDC_EEPROM                      |EEPROM_8b                                   |   197|
|35    |          I2C_SlaveController                        |TWI_SlaveCtl                                |   110|
|36    |            GlitchF_SCL                              |GlitchFilter                                |    12|
|37    |            GlitchF_SDA                              |GlitchFilter_60                             |    12|
|38    |            SyncSCL                                  |SyncAsync_61                                |     3|
|39    |            SyncSDA                                  |SyncAsync_62                                |     3|
|40    |        LockLostReset                                |ResetBridge                                 |     2|
|41    |          SyncAsyncx                                 |SyncAsync_59                                |     2|
|42    |        TMDS_ClockingX                               |TMDS_Clocking                               |    37|
|43    |          LockLostReset                              |ResetBridge_56                              |     4|
|44    |            SyncAsyncx                               |SyncAsync_58                                |     3|
|45    |          MMCM_LockSync                              |SyncAsync__parameterized0                   |     4|
|46    |          RdyLostReset                               |ResetBridge_57                              |     3|
|47    |            SyncAsyncx                               |SyncAsync                                   |     2|
|48    |    hls_video_processor_0                            |design_1_hls_video_processor_0_0            |  3092|
|49    |      inst                                           |hls_video_processor                         |  3092|
|50    |        AXIvideo2Mat_U0                              |AXIvideo2Mat                                |   579|
|51    |        Block_proc55_U0                              |Block_proc55                                |    11|
|52    |        Block_proc_U0                                |Block_proc                                  |     1|
|53    |        Loop_loop_height_pro_1_U0                    |Loop_loop_height_pro_1                      |   135|
|54    |          lut_srgb_decode_U                          |Loop_loop_height_bkb                        |     6|
|55    |            Loop_loop_height_bkb_rom_U               |Loop_loop_height_bkb_rom                    |     6|
|56    |        Loop_loop_height_pro_2_U0                    |Loop_loop_height_pro_2                      |   182|
|57    |        Loop_loop_height_pro_U0                      |Loop_loop_height_pro                        |    51|
|58    |        Mat2AXIvideo_U0                              |Mat2AXIvideo                                |   191|
|59    |        brightness_color_adj_U0                      |brightness_color_adj                        |   177|
|60    |          hls_video_processibs_U40                   |hls_video_processibs                        |     7|
|61    |            hls_video_processibs_MulnS_0_U           |hls_video_processibs_MulnS_0_53             |     7|
|62    |          hls_video_processibs_U41                   |hls_video_processibs_50                     |     7|
|63    |            hls_video_processibs_MulnS_0_U           |hls_video_processibs_MulnS_0_52             |     7|
|64    |          hls_video_processibs_U42                   |hls_video_processibs_51                     |     8|
|65    |            hls_video_processibs_MulnS_0_U           |hls_video_processibs_MulnS_0                |     8|
|66    |          lut_perceptual_brigh_1_U                   |brightness_color_fYi                        |    13|
|67    |            brightness_color_fYi_rom_U               |brightness_color_fYi_rom                    |    13|
|68    |          lut_perceptual_brigh_2_U                   |brightness_color_hbi                        |     8|
|69    |            brightness_color_hbi_rom_U               |brightness_color_hbi_rom                    |     8|
|70    |          lut_perceptual_brigh_U                     |brightness_color_g8j                        |     9|
|71    |            brightness_color_g8j_rom_U               |brightness_color_g8j_rom                    |     9|
|72    |        extLd_loc_channel_U                          |fifo_w12_d2_A                               |    22|
|73    |          U_fifo_w12_d2_A_ram                        |fifo_w12_d2_A_shiftReg                      |    13|
|74    |        img_adjusted_data_st_1_U                     |fifo_w32_d2_A                               |    32|
|75    |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_49                   |    24|
|76    |        img_adjusted_data_st_2_U                     |fifo_w32_d2_A_10                            |    32|
|77    |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_48                   |    24|
|78    |        img_adjusted_data_st_U                       |fifo_w32_d2_A_11                            |    34|
|79    |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_47                   |    24|
|80    |        img_crop_data_stream_1_U                     |fifo_w8_d2_A                                |    32|
|81    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_46                    |    24|
|82    |        img_crop_data_stream_2_U                     |fifo_w8_d2_A_12                             |    32|
|83    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_45                    |    24|
|84    |        img_crop_data_stream_U                       |fifo_w8_d2_A_13                             |    32|
|85    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_44                    |    24|
|86    |        img_input_cols_V_c20_U                       |fifo_w12_d2_A_14                            |     8|
|87    |        img_input_cols_V_c_U                         |fifo_w12_d2_A_15                            |     9|
|88    |        img_input_data_strea_1_U                     |fifo_w8_d2_A_16                             |    32|
|89    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_43                    |    24|
|90    |        img_input_data_strea_2_U                     |fifo_w8_d2_A_17                             |    32|
|91    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_42                    |    24|
|92    |        img_input_data_strea_U                       |fifo_w8_d2_A_18                             |    32|
|93    |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_41                    |    24|
|94    |        img_input_rows_V_c20_U                       |fifo_w12_d2_A_19                            |     7|
|95    |        img_input_rows_V_c_U                         |fifo_w12_d2_A_20                            |     9|
|96    |        img_nogamma_data_str_1_U                     |fifo_w32_d2_A_21                            |    44|
|97    |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_40                   |    36|
|98    |        img_nogamma_data_str_2_U                     |fifo_w32_d2_A_22                            |    44|
|99    |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_39                   |    36|
|100   |        img_nogamma_data_str_U                       |fifo_w32_d2_A_23                            |    44|
|101   |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_38                   |    36|
|102   |        img_out_data_stream_1_U                      |fifo_w8_d2_A_24                             |    32|
|103   |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_37                    |    24|
|104   |        img_out_data_stream_2_U                      |fifo_w8_d2_A_25                             |    32|
|105   |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg_36                    |    24|
|106   |        img_out_data_stream_s_U                      |fifo_w8_d2_A_26                             |    32|
|107   |          U_fifo_w8_d2_A_ram                         |fifo_w8_d2_A_shiftReg                       |    24|
|108   |        img_scaled_data_stre_1_U                     |fifo_w32_d2_A_27                            |    74|
|109   |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_35                   |    66|
|110   |        img_scaled_data_stre_2_U                     |fifo_w32_d2_A_28                            |    74|
|111   |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg_34                   |    66|
|112   |        img_scaled_data_stre_U                       |fifo_w32_d2_A_29                            |    75|
|113   |          U_fifo_w32_d2_A_ram                        |fifo_w32_d2_A_shiftReg                      |    66|
|114   |        start_for_Block_pjbC_U                       |start_for_Block_pjbC                        |    12|
|115   |        start_for_Loop_lokbM_U                       |start_for_Loop_lokbM                        |     9|
|116   |        start_for_Loop_loncg_U                       |start_for_Loop_loncg                        |    10|
|117   |        start_for_Mat2AXIocq_U                       |start_for_Mat2AXIocq                        |     9|
|118   |        start_for_brightnmb6_U                       |start_for_brightnmb6                        |    10|
|119   |        start_for_video_slbW_U                       |start_for_video_slbW                        |     9|
|120   |        video_scale_U0                               |video_scale                                 |   910|
|121   |          sums_val_0_U                               |video_scale_sums_cud                        |   128|
|122   |            video_scale_sums_cud_ram_U               |video_scale_sums_cud_ram_33                 |   128|
|123   |          sums_val_1_U                               |video_scale_sums_cud_30                     |   128|
|124   |            video_scale_sums_cud_ram_U               |video_scale_sums_cud_ram_32                 |   128|
|125   |          sums_val_2_U                               |video_scale_sums_cud_31                     |   142|
|126   |            video_scale_sums_cud_ram_U               |video_scale_sums_cud_ram                    |   142|
|127   |    matrix_controller_0                              |design_1_matrix_controller_0_0              |    56|
|128   |      inst                                           |matrix_controller                           |    56|
|129   |    proc_sys_reset_0                                 |design_1_proc_sys_reset_0_0                 |    66|
|130   |      U0                                             |proc_sys_reset                              |    66|
|131   |        EXT_LPF                                      |lpf                                         |    23|
|132   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                 |cdc_sync                                    |     6|
|133   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                 |cdc_sync_9                                  |     6|
|134   |        SEQ                                          |sequence_psr                                |    38|
|135   |          SEQ_COUNTER                                |upcnt_n                                     |    13|
|136   |    processing_system7_0                             |design_1_processing_system7_0_0             |   244|
|137   |      inst                                           |processing_system7_v5_5_processing_system7  |   244|
|138   |    triple_buffer_v1_0_0                             |design_1_triple_buffer_v1_0_0_0             |   100|
|139   |      inst                                           |triple_buffer_v1_0                          |   100|
|140   |    user_input_0                                     |design_1_user_input_0_0                     |   264|
|141   |      inst                                           |user_input                                  |   264|
|142   |        debounce_button_0                            |debounce                                    |    42|
|143   |        debounce_button_1                            |debounce_4                                  |    41|
|144   |        debounce_button_2                            |debounce_5                                  |    42|
|145   |        debounce_button_3                            |debounce_6                                  |    42|
|146   |        debounce_flip_even                           |debounce_7                                  |    41|
|147   |        debounce_flip_odd                            |debounce_8                                  |    41|
|148   |    v_vid_in_axi4s_0                                 |design_1_v_vid_in_axi4s_0_0                 |   875|
|149   |      inst                                           |v_vid_in_axi4s_v4_0_9                       |   875|
|150   |        CDC_SINGLE_REMAP_OVERFLOW_INST               |v_vid_in_axi4s_v4_0_9_cdc_single            |     4|
|151   |          xpm_cdc_single_inst                        |xpm_cdc_single                              |     4|
|152   |        CDC_SINGLE_RESET_PULSE_INST                  |v_vid_in_axi4s_v4_0_9_cdc_single__xdcDup__1 |     4|
|153   |          xpm_cdc_single_inst                        |xpm_cdc_single__2                           |     4|
|154   |        COUPLER_INST                                 |v_vid_in_axi4s_v4_0_9_coupler               |   754|
|155   |          \generate_async_fifo.FIFO_INST             |v_vid_in_axi4s_v4_0_9_fifo_async            |   753|
|156   |            XPM_FIFO_ASYNC_INST                      |xpm_fifo_async                              |   733|
|157   |              \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                               |   733|
|158   |                \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base                             |     3|
|159   |                \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__2                             |    82|
|160   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0                |   115|
|161   |                \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                                |    82|
|162   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1                |    89|
|163   |                \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                            |    23|
|164   |                \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0            |    13|
|165   |                \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_0                          |    26|
|166   |                \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_1          |    27|
|167   |                \gen_fwft.rdpp1_inst                 |xpm_counter_updn                            |     8|
|168   |                rdp_inst                             |xpm_counter_updn__parameterized0            |    59|
|169   |                rdpp1_inst                           |xpm_counter_updn__parameterized1            |    16|
|170   |                rst_d1_inst                          |xpm_fifo_reg_bit                            |     6|
|171   |                wrp_inst                             |xpm_counter_updn__parameterized0_2          |    34|
|172   |                wrpp1_inst                           |xpm_counter_updn__parameterized1_3          |    30|
|173   |                wrpp2_inst                           |xpm_counter_updn__parameterized2            |    15|
|174   |                xpm_fifo_rst_inst                    |xpm_fifo_rst                                |    38|
|175   |                  \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__2                         |     4|
|176   |                  \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                            |     4|
|177   |        FORMATTER_INST                               |v_vid_in_axi4s_v4_0_9_formatter             |    93|
|178   |    ws2812b_driver_0                                 |design_1_ws2812b_driver_0_0                 |   171|
|179   |      inst                                           |ws2812b_driver                              |   171|
|180   |    xlconcat_0                                       |design_1_xlconcat_0_0                       |     0|
|181   |    xlconcat_1                                       |design_1_xlconcat_1_0                       |     0|
|182   |    xlconstant_0                                     |design_1_xlconstant_0_0                     |     0|
+------+-----------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1156.195 ; gain = 800.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 341 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1156.195 ; gain = 567.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1156.195 ; gain = 800.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1156.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
660 Infos, 449 Warnings, 107 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1156.195 ; gain = 802.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1156.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/byronxu/Documents/6.S193/hdmi_led/hdmi_led.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 23:29:30 2019...
