  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=conv2d.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=conv2d_tb.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 5.643 seconds; current allocated memory: 134.312 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.54 seconds; current allocated memory: 136.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'CONV_KI' is marked as complete unroll implied by the pipeline pragma (conv2d.cpp:77:17)
INFO: [HLS 214-291] Loop 'CONV_KJ' is marked as complete unroll implied by the pipeline pragma (conv2d.cpp:79:21)
INFO: [HLS 214-186] Unrolling loop 'CONV_KI' (conv2d.cpp:77:17) in function 'conv2d' completely with a factor of 3 (conv2d.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'CONV_KJ' (conv2d.cpp:79:21) in function 'conv2d' completely with a factor of 3 (conv2d.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (conv2d.cpp:17:11)
INFO: [HLS 214-248] Applying array_partition to 'weight_buf': Cyclic partitioning with factor 9 on dimension 1. (conv2d.cpp:21:11)
INFO: [HLS 214-376] Pipelining loop< LOAD_BIAS> at conv2d.cpp:35:5 due to pipeline_loops threshold
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'linebuf_0' due to pipeline pragma (conv2d.cpp:71:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'linebuf_1' due to pipeline pragma (conv2d.cpp:71:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'linebuf_2' due to pipeline pragma (conv2d.cpp:71:1)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_0': Cyclic partitioning with factor 3 on dimension 1. (conv2d.cpp:17:11)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_1': Cyclic partitioning with factor 3 on dimension 1. (conv2d.cpp:17:11)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_2': Cyclic partitioning with factor 3 on dimension 1. (conv2d.cpp:17:11)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 32 in loop 'LOAD_WEIGHTS'(conv2d.cpp:29:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:29:5)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'LOAD_BIAS'(conv2d.cpp:35:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:35:5)
INFO: [HLS 214-115] Multiple burst writes of length 5408 and bit width 32 in loop 'CONV_OC'(conv2d.cpp:41:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:41:5)
INFO: [HLS 214-115] Multiple burst reads of length 84 and bit width 32 in loop 'INIT_LINEBUF_R'(conv2d.cpp:45:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:45:9)
INFO: [HLS 214-115] Multiple burst reads of length 700 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:55:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.529 seconds; current allocated memory: 139.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 139.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 144.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 146.594 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 168.785 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'INIT_LINEBUF_R'(conv2d.cpp:45:9) and 'INIT_LINEBUF_C'(conv2d.cpp:47:13) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_LINEBUF_R' (conv2d.cpp:45:9) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 207.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_LOAD_WEIGHTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_WEIGHTS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD_WEIGHTS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 211.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 212.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_LOAD_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOAD_BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.126 seconds; current allocated memory: 212.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 212.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_LINEBUF_R_INIT_LINEBUF_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'INIT_LINEBUF_R_INIT_LINEBUF_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 212.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 212.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_SHIFT_LINEBUF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT_LINEBUF'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'SHIFT_LINEBUF'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 213.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 213.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_CONV_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CONV_COL'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 53, loop 'CONV_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 214.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 214.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 215.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 216.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_LOAD_WEIGHTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_LOAD_WEIGHTS' pipeline 'LOAD_WEIGHTS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_WEIGHTS/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_LOAD_WEIGHTS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.255 seconds; current allocated memory: 218.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_LOAD_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_LOAD_BIAS' pipeline 'LOAD_BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_LOAD_BIAS/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_LOAD_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 220.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C' pipeline 'INIT_LINEBUF_R_INIT_LINEBUF_C' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_INIT_LINEBUF_R_INIT_LINEBUF_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 222.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_SHIFT_LINEBUF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_SHIFT_LINEBUF' pipeline 'SHIFT_LINEBUF' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_SHIFT_LINEBUF/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_SHIFT_LINEBUF'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 224.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_CONV_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_CONV_COL' pipeline 'CONV_COL' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_CONV_COL/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d_Pipeline_CONV_COL' is 6642 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001_grp1)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1_x': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_CONV_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.5 seconds; current allocated memory: 228.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weights', 'bias' and 'output_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_linebuf_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_weight_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 236.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.987 seconds; current allocated memory: 242.082 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-2225] Wrote inferred directives to file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.079 seconds; current allocated memory: 250.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 8 seconds. Total elapsed time: 39.289 seconds; peak allocated memory: 251.023 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 46s
