# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831201

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 6688  
				add                 sp, sp, t1
i0000000000:	li                  x20, 10   
i0000000001:	lw                  a0, 12(sp)          
i0000000002:	remw                s3, s7, zero
				la                  sp, begin_signature
				li                  t1, 9560  
				add                 sp, sp, t1
i0000000003:	sw                  s0, 24(sp)          
i0000000004:	mul                 s7, t6, s3
i0000000005:	addi                a1, sp, 172
i0000000006:	srli                a0, a0, 11
i0000000007:	sw                  a1, 20(sp)          
i0000000008:	and                 t4, a1, a1
i0000000009:	srliw               a0, s3, 28
i000000000a:	addi                a4, sp, 252
i000000000b:	sw                  a0, 1772(sp)        
i000000000c:	subw                a0, a7, s5
				la                  sp, begin_signature
				li                  t1, 13496 
				add                 sp, sp, t1
i000000000d:	lwu                 s6, -1040(sp)       
i000000000e:	addi                a4, sp, 240
i000000000f:	subw                a1, s6, s6
i0000000010:	addi                sp, sp, -16
i0000000011:	srai                a1, a1, 16
i0000000012:	fence.i                       
i0000000013:	srlw                s6, t3, s7
				la                  sp, begin_signature
				li                  t1, 7728  
				add                 sp, sp, t1
i0000000014:	ld                  s6, 1880(sp)        
i0000000015:	srai                a2, a2, 9 
i0000000016:	xor                 a1, a1, a0
i0000000017:	lw                  a5, 24(sp)          
i0000000018:	ld                  s3, 240(sp)         
i0000000019:	srai                a2, a2, 11
i000000001a:	rem                 t5, a3, t0
i000000001b:	remw                a0, a6, t5
i000000001c:	sraiw               s6, s2, 18
i000000001d:	lw                  s1, 32(sp)          
i000000001e:	sw                  s5, 704(sp)         
i000000001f:	mulhsu              s6, t2, a2
i0000000020:	addi                sp, sp, -112
i0000000021:	srai                a2, a2, 21
i0000000022:	srai                a1, a1, 4 
i0000000023:	and                 a1, a1, a4
i0000000024:	addi                a1, sp, 356
i0000000025:	fence.i                       
i0000000026:	rem                 a1, s6, a0
i0000000027:	auipc               a2, 183215
i0000000028:	or                  a4, a4, s0
				li                  x18, 11   
				addi                x20, x20, 1
				la                  sp, begin_signature
				li                  t1, 6432  
				add                 sp, sp, t1
				srai                s1, s1, 12
				fence.i                       
				fence                         
				sb                  s1, 1689(sp)        
				sraiw               t2, a4, 8 
				slli                s5, a4, 36
				lw                  gp, 72(sp)          
	
b0000000029:
				pre_branch_macro                        
				beq                 x20, x18, i0000000024
				post_branch_macro                       
	
				fence                         
				xori                tp, s11, -1921
				divu                a5, t3, gp
				srai                a5, a5, 6 
				fence                         
				sd                  s1, 72(sp)          
				sh                  a4, 604(sp)         
				li                  x20, 10   
i0000000029:	addi                a1, a1, -28
i000000002a:	lwu                 zero, 1956(sp)      
i000000002b:	addi                a0, sp, 356
i000000002c:	addiw               a4, a4, -15
i000000002d:	ld                  a3, -1880(sp)       
i000000002e:	sd                  a1, -1432(sp)       
i000000002f:	ld                  a0, 88(sp)          
i0000000030:	mul                 t6, a0, a1
i0000000031:	srai                a0, a0, 13
i0000000032:	mulhsu              a0, a1, a0
i0000000033:	fence                         
i0000000034:	fence.i                       
i0000000035:	sw                  a5, 32(sp)          
				la                  sp, begin_signature
				li                  t1, 3712  
				add                 sp, sp, t1
i0000000036:	ld                  a1, 128(sp)         
i0000000037:	addi                a4, sp, 488
i0000000038:	sb                  a0, 738(sp)         
i0000000039:	remw                s1, a4, a4
i000000003a:	remu                s11, a3, t5
i000000003b:	srai                s0, s0, 9 
i000000003c:	and                 s0, s0, a2
i000000003d:	srai                a3, a3, 11
i000000003e:	addi                a0, sp, 180
i000000003f:	sd                  a4, 72(sp)          
i0000000040:	slt                 a0, a6, s11
i0000000041:	sltu                s5, t5, s5
i0000000042:	addi                sp, sp, -480
i0000000043:	sd                  s1, 96(sp)          
i0000000044:	sd                  a3, 120(sp)         
i0000000045:	ld                  a1, 96(sp)          
i0000000046:	addi                sp, sp, -128
i0000000047:	or                  a4, a4, s0
i0000000048:	lw                  t1, 48(sp)          
i0000000049:	ld                  s1, 88(sp)          
i000000004a:	ld                  a1, 72(sp)          
i000000004b:	fence.i                       
i000000004c:	srl                 a4, t3, t4
i000000004d:	fence.i                       
i000000004e:	addiw               a2, a2, 3 
				la                  sp, begin_signature
				li                  t1, 5048  
				add                 sp, sp, t1
i000000004f:	lw                  s7, 124(sp)         
i0000000050:	sub                 a0, a4, a0
				la                  sp, begin_signature
				li                  t1, 9560  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 13720 
				add                 sp, sp, t1
				srai                s1, s1, 1 
				sd                  s6, 1744(sp)        
				ld                  s6, 232(sp)         
				fence.i                       
				srai                s1, s1, 13
				srai                a4, a4, 10
				remuw               zero, gp, s10
	
b0000000051:
				jal                 x10, i0000000056    
	
				srai                s1, s1, 6 
				andi                a5, a5, 15
				lw                  s3, -1816(sp)       
				lwu                 s0, -236(sp)        
				srai                s1, s1, 14
				sd                  s10, 32(sp)         
				fence                         
i0000000051:	addi                a4, sp, 48
i0000000052:	mul                 a1, s8, s10
i0000000053:	lh                  a0, -1980(sp)       
i0000000054:	srai                s0, s0, 4 
i0000000055:	sh                  t0, 1042(sp)        
i0000000056:	sd                  a4, 200(sp)         
i0000000057:	fence                         
i0000000058:	ld                  a1, 752(sp)         
i0000000059:	fence.i                       
i000000005a:	srli                s0, s0, 2 
i000000005b:	slli                a0, a0, 26
				la                  sp, begin_signature
				li                  t1, 9616  
				add                 sp, sp, t1
i000000005c:	sd                  a4, 128(sp)         
i000000005d:	remuw               a1, s5, s5
i000000005e:	slt                 zero, t6, s1
i000000005f:	divuw               s1, a1, a1
i0000000060:	mulhsu              a4, a4, a4
				la                  sp, begin_signature
				li                  t1, 10152 
				add                 sp, sp, t1
i0000000061:	sw                  s0, 44(sp)          
i0000000062:	add                 a4, a4, zero
i0000000063:	srlw                t0, a4, a1
i0000000064:	srli                a5, a5, 1 
i0000000065:	slli                a4, a4, 14
i0000000066:	fence.i                       
i0000000067:	sw                  s0, 36(sp)          
i0000000068:	fence                         
i0000000069:	addiw               s1, s1, -26
i000000006a:	sw                  a1, 44(sp)          
i000000006b:	div                 a1, a1, a4
i000000006c:	srli                s0, s0, 14
i000000006d:	sd                  a4, 984(sp)         
i000000006e:	srli                s0, s0, 9 
i000000006f:	sraiw               a1, a7, 5 
i0000000070:	addi                s0, sp, 420
i0000000071:	sltu                a1, t6, s0
i0000000072:	subw                s0, s0, s0
i0000000073:	ld                  t4, -920(sp)        
i0000000074:	and                 t0, tp, s10
i0000000075:	sd                  a0, -1664(sp)       
				la                  sp, begin_signature
				li                  t1, 4744  
				add                 sp, sp, t1
i0000000076:	lbu                 t3, 74(sp)          
i0000000077:	srli                a5, a5, 4 
i0000000078:	mulw                s0, a1, a1
				la                  sp, begin_signature
				li                  t1, 6264  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 13896 
				add                 sp, sp, t1
				fence.i                       
				addi                sp, sp, 16
				fence                         
				lw                  s0, 0(sp)           
				srai                s0, s0, 12
				or                  s1, s1, a4
				sw                  s5, 12(sp)          
	
b0000000079:
				jal                 x0, i0000000093     
	
				sw                  s1, 8(sp)           
				srlw                s1, t4, zero
				mulw                s7, t2, s9
				ld                  a4, 72(sp)          
				sd                  s5, 1120(sp)        
				srlw                s5, s8, s3
				slliw               s5, t4, 31
i0000000079:	mulhsu              a1, a0, a1
i000000007a:	lh                  a6, -282(sp)        
i000000007b:	addi                a2, sp, 416
i000000007c:	xor                 s1, s1, a2
i000000007d:	srli                a3, a3, 11
i000000007e:	lb                  a4, 765(sp)         
i000000007f:	remuw               s0, a0, a1
i0000000080:	mulw                s0, a1, a1
i0000000081:	addi                a1, sp, 492
i0000000082:	addi                a4, sp, 280
i0000000083:	lwu                 s0, -600(sp)        
i0000000084:	sd                  a4, 112(sp)         
i0000000085:	lb                  a1, 738(sp)         
i0000000086:	sd                  a1, 0(sp)           
i0000000087:	srli                a2, a2, 10
i0000000088:	addi                a1, sp, 472
i0000000089:	srli                s1, s1, 3 
i000000008a:	mulw                t3, s3, s1
i000000008b:	andi                a1, a1, -14
i000000008c:	mul                 t4, a7, tp
i000000008d:	fence.i                       
i000000008e:	subw                a1, a1, a1
i000000008f:	divw                s9, a1, a4
i0000000090:	lwu                 a1, 1244(sp)        
				la                  sp, begin_signature
				li                  t1, 8008  
				add                 sp, sp, t1
i0000000091:	sb                  a6, -1460(sp)       
i0000000092:	mulw                zero, a4, a0
i0000000093:	subw                a5, a5, a0
i0000000094:	subw                a1, a1, s1
i0000000095:	srli                a3, a3, 11
i0000000096:	addi                a2, sp, 92
i0000000097:	fence                         
i0000000098:	addi                a0, zero, -29
i0000000099:	fence                         
i000000009a:	addi                a2, sp, 136
i000000009b:	srli                a3, a3, 11
i000000009c:	lui                 t4, 27    
i000000009d:	srai                a4, a4, 9 
i000000009e:	rem                 a4, s2, a3
i000000009f:	sra                 t4, a1, a1
i00000000a0:	remuw               a3, a2, s9
				li                  x27, 10   
				srai                a5, a5, 3 
				sb                  s1, -1524(sp)       
				slli                a4, a4, 14
				slliw               a7, a5, 16
				lhu                 a5, -1574(sp)       
				div                 tp, s1, s1
				xor                 a5, a5, s1
	
b00000000a1:
				beq                 x20, x27, 1f        
				jal                 x10, i0000000080    
				1: li x20, 10                           
	
				srli                a6, s1, 2 
				addi                sp, sp, 0 
				ld                  t3, 1672(sp)        
				mulw                s0, a5, s0
				ld                  s1, 1720(sp)        
				sw                  a5, 64(sp)          
				auipc               s7, 353357
i00000000a1:	and                 a4, a4, a4
i00000000a2:	sw                  a0, 116(sp)         
i00000000a3:	fence                         
i00000000a4:	addiw               a4, a4, -13
i00000000a5:	srli                a0, a0, 14
i00000000a6:	sw                  a0, 36(sp)          
i00000000a7:	lhu                 a6, -872(sp)        
i00000000a8:	srli                a3, a3, 3 
i00000000a9:	sraw                s8, gp, t2
i00000000aa:	xor                 a1, a1, a2
i00000000ab:	add                 a4, zero, s5
i00000000ac:	subw                a2, a2, s0
i00000000ad:	ld                  a4, 104(sp)         
i00000000ae:	xor                 a5, a5, a4
i00000000af:	fence                         
i00000000b0:	divu                s9, gp, t0
i00000000b1:	ld                  s6, -696(sp)        
i00000000b2:	fence.i                       
i00000000b3:	sraw                t0, s1, a7
i00000000b4:	remw                s9, a4, a4
i00000000b5:	mulw                a1, t3, zero
i00000000b6:	sub                 a1, a1, a4
i00000000b7:	lwu                 a0, 288(sp)         
i00000000b8:	sw                  a4, 112(sp)         
i00000000b9:	lui                 a5, 480381
i00000000ba:	addiw               a4, a4, -1
i00000000bb:	srli                a1, a1, 4 
i00000000bc:	sd                  a4, -1064(sp)       
i00000000bd:	remw                t5, s3, s0
i00000000be:	sb                  s5, -549(sp)        
i00000000bf:	addi                a1, zero, -23
				la                  sp, begin_signature
				li                  t1, 10528 
				add                 sp, sp, t1
i00000000c0:	sd                  a4, 16(sp)          
i00000000c1:	lhu                 s2, 632(sp)         
i00000000c2:	andi                s1, s1, -8
i00000000c3:	srai                a2, a2, 5 
i00000000c4:	fence                         
i00000000c5:	sd                  s0, -128(sp)        
i00000000c6:	subw                gp, a4, a0
i00000000c7:	subw                a4, a4, a4
i00000000c8:	sw                  a7, 116(sp)         
				li                  x29, 12   
				addi                x20, x20, 1
				la                  sp, begin_signature
				li                  t1, 11520 
				add                 sp, sp, t1
				sd                  a5, 72(sp)          
				addi                sp, sp, -256
				sub                 a5, a5, s0
				sd                  t2, 240(sp)         
				lhu                 s5, 494(sp)         
				sd                  a4, -1992(sp)       
				addi                a5, sp, 140
	
b00000000c9:
				pre_branch_macro                        
				blt                 x20, x29, i00000000a8
				post_branch_macro                       
	
				addi                a5, a5, -29
				slli                s6, a4, 33
				remuw               s1, s9, t3
				divuw               a4, s1, s1
				sd                  gp, 1160(sp)        
				lw                  s0, -1964(sp)       
				sd                  a5, 112(sp)         
				li                  x20, 10   
i00000000c9:	srli                a4, a4, 11
i00000000ca:	addi                s1, sp, 292
i00000000cb:	ld                  a1, 168(sp)         
i00000000cc:	andi                a5, a5, -3
i00000000cd:	add                 a4, zero, a4
				la                  sp, begin_signature
				li                  t1, 8984  
				add                 sp, sp, t1
i00000000ce:	sd                  s2, 96(sp)          
i00000000cf:	lbu                 s9, 118(sp)         
i00000000d0:	fsrmi               x0, 1     
				la                  sp, begin_signature
				li                  t1, 6832  
				add                 sp, sp, t1
i00000000d1:	ld                  a4, 128(sp)         
i00000000d2:	addi                sp, sp, 224
				la                  sp, begin_signature
				li                  t1, 5808  
				add                 sp, sp, t1
i00000000d3:	sw                  a3, 8(sp)           
i00000000d4:	addi                sp, sp, 0 
i00000000d5:	ld                  t3, -440(sp)        
i00000000d6:	sd                  a5, 48(sp)          
i00000000d7:	fence                         
i00000000d8:	addi                a0, sp, 224
i00000000d9:	mulhu               a1, a2, zero
i00000000da:	lhu                 a0, -382(sp)        
i00000000db:	srli                a0, a0, 12
i00000000dc:	ld                  a5, 96(sp)          
i00000000dd:	srli                a3, a3, 7 
i00000000de:	fence.i                       
i00000000df:	srli                a2, a2, 2 
i00000000e0:	mulh                a1, a4, a1
i00000000e1:	srli                s5, a0, 7 
i00000000e2:	lw                  a6, 96(sp)          
i00000000e3:	lhu                 a1, 790(sp)         
i00000000e4:	srli                s0, s0, 10
i00000000e5:	slt                 a0, s10, s2
i00000000e6:	addi                s0, sp, 364
i00000000e7:	sd                  s3, 1600(sp)        
i00000000e8:	andi                a4, a2, -225
i00000000e9:	sw                  s1, 24(sp)          
i00000000ea:	sb                  a4, 1379(sp)        
i00000000eb:	lhu                 a5, 1632(sp)        
i00000000ec:	fence.i                       
i00000000ed:	add                 a1, a0, a4
i00000000ee:	sw                  a3, -1868(sp)       
i00000000ef:	ld                  a1, 144(sp)         
i00000000f0:	addi                sp, sp, -448
i00000000f1:	and                 s1, s1, a3
				li                  x18, 9    
				sll                 s5, a4, s1
				divw                s0, a4, a4
				mul                 s9, t6, t3
				srli                a5, a5, 6 
				addw                a5, a5, s1
				ld                  t4, 224(sp)         
				andi                a5, a5, -22
	
b00000000f2:
				pre_branch_macro                        
				bge                 x18, x20, i00000000d3
				post_branch_macro                       
	
				fence                         
				slliw               s1, a4, 10
				mul                 zero, a4, a5
				addi                a5, a5, -16
				divw                s1, a7, s3
				sllw                s10, a5, a4
				addi                sp, sp, -80
				li                  x20, 10   
i00000000f2:	slliw               s2, s6, 28
i00000000f3:	lwu                 a6, -912(sp)        
i00000000f4:	srli                s0, s0, 25
i00000000f5:	addw                a4, a3, t6
i00000000f6:	mulh                a0, s3, a3
i00000000f7:	srli                a0, a0, 13
i00000000f8:	slli                s1, s1, 31
i00000000f9:	srli                a3, a3, 3 
i00000000fa:	srli                a1, a1, 6 
i00000000fb:	lw                  a4, 920(sp)         
i00000000fc:	divw                tp, a1, a0
i00000000fd:	sb                  a1, 435(sp)         
i00000000fe:	lw                  zero, 84(sp)        
i00000000ff:	fence                         
				la                  sp, begin_signature
				li                  t1, 13184 
				add                 sp, sp, t1
i0000000100:	sw                  a5, 64(sp)          
i0000000101:	remw                a4, gp, s10
i0000000102:	ld                  a5, 200(sp)         
				la                  sp, begin_signature
				li                  t1, 13288 
				add                 sp, sp, t1
i0000000103:	lw                  a0, 8(sp)           
i0000000104:	addi                a4, sp, 388
i0000000105:	lw                  s5, 8(sp)           
i0000000106:	remw                t2, t1, s1
i0000000107:	lw                  a4, -1236(sp)       
i0000000108:	fence                         
i0000000109:	or                  a1, a1, s0
i000000010a:	srli                a1, a1, 24
i000000010b:	remw                s3, a4, a1
i000000010c:	divw                t3, s8, a2
i000000010d:	srli                a3, a3, 22
i000000010e:	srli                s1, s1, 13
i000000010f:	slliw               a1, a1, 22
i0000000110:	addi                a4, zero, 8
				la                  sp, begin_signature
				li                  t1, 3072  
				add                 sp, sp, t1
i0000000111:	sh                  t0, 468(sp)         
i0000000112:	addi                a3, a3, -19
i0000000113:	slt                 a1, a1, a4
i0000000114:	sd                  a1, 248(sp)         
i0000000115:	mulh                t2, a0, a4
i0000000116:	lwu                 s1, 800(sp)         
i0000000117:	srai                a4, a4, 1 
i0000000118:	mulhu               a3, a0, a0
i0000000119:	add                 tp, tp, a5
				li                  x24, 12   
				addi                x20, x20, 1
				subw                s1, a4, a4
				srai                s1, s1, 6 
				divuw               s0, a4, s1
				subw                a4, a4, a5
				srliw               t2, s1, 22
				addi                s0, sp, 256
				lwu                 a4, 1880(sp)        
	
b000000011a:
				beq                 x20, x24, 1f        
				jal                 x1, i0000000107     
				1: li x20, 10                           
	
				srai                s0, s0, 9 
				ld                  s0, 608(sp)         
				subw                a4, a4, s0
				remw                s2, s0, s0
				lw                  a5, 8(sp)           
				addi                a5, a5, -9
				mulhsu              s0, t3, s2
i000000011a:	ld                  a4, 8(sp)           
i000000011b:	mulhsu              a1, zero, t3
				la                  sp, begin_signature
				li                  t1, 3144  
				add                 sp, sp, t1
i000000011c:	sb                  a1, 738(sp)         
i000000011d:	ld                  s0, 88(sp)          
i000000011e:	div                 t6, s6, a5
i000000011f:	lui                 a0, 20    
i0000000120:	srli                a0, a0, 26
i0000000121:	srli                a0, a0, 13
i0000000122:	remuw               a1, a4, a1
i0000000123:	mulw                s0, a0, a4
i0000000124:	remuw               a4, a0, a1
i0000000125:	mulhu               a1, a4, a0
i0000000126:	srai                a4, a4, 21
i0000000127:	srli                a1, a1, 14
i0000000128:	addi                sp, sp, -304
i0000000129:	lwu                 s10, -1564(sp)      
i000000012a:	srli                s0, s0, 29
i000000012b:	lh                  s2, 1138(sp)        
i000000012c:	div                 s0, a4, a4
i000000012d:	lw                  a3, 60(sp)          
i000000012e:	addi                sp, sp, 32
				la                  sp, begin_signature
				li                  t1, 5696  
				add                 sp, sp, t1
