-- generated by newgenasym Tue Dec 20 14:09:38 2016

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mic_mt41kxxxmxhx is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	\a10/ap\:  INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	\a12/bc#\: INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       IN     STD_LOGIC;    
	A15:       IN     STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	BA0:       INOUT  STD_LOGIC;    
	BA1:       INOUT  STD_LOGIC;    
	BA2:       INOUT  STD_LOGIC;    
	\cas#\:    INOUT  STD_LOGIC;    
	CK:        INOUT  STD_LOGIC;    
	\ck#\:     INOUT  STD_LOGIC;    
	CKE:       INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	LDM:       INOUT  STD_LOGIC;    
	LDQS:      INOUT  STD_LOGIC;    
	\ldqs#\:   INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	ODT:       INOUT  STD_LOGIC;    
	\ras#\:    INOUT  STD_LOGIC;    
	\reset#\:  INOUT  STD_LOGIC;    
	UDM:       INOUT  STD_LOGIC;    
	UDQS:      INOUT  STD_LOGIC;    
	\udqs#\:   INOUT  STD_LOGIC;    
	VDD:       IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	VDDQ:      IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	VREFCA:    INOUT  STD_LOGIC;    
	VREFDQ:    INOUT  STD_LOGIC;    
	VSS:       IN     STD_LOGIC_VECTOR (11 DOWNTO 0);    
	VSSQ:      IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\we#\:     INOUT  STD_LOGIC;    
	ZQ:        INOUT  STD_LOGIC);
end mic_mt41kxxxmxhx;
