[INF:CM0023] Creating log file ../../build/regression/FuncDef/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<165> s<164> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<mulAddRecFNToRaw_preMul> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:31>
n<> u<4> t<Port> p<5> l<1:33> el<1:33>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:32> el<1:34>
n<> u<6> t<Module_nonansi_header> p<162> c<2> s<121> l<1:1> el<1:35>
n<> u<7> t<IntegerAtomType_Integer> p<8> l<3:10> el<3:17>
n<> u<8> t<Data_type> p<9> c<7> l<3:10> el<3:17>
n<> u<9> t<Function_data_type> p<10> c<8> l<3:10> el<3:17>
n<> u<10> t<Function_data_type_or_implicit> p<114> c<9> s<11> l<3:10> el<3:17>
n<clog2> u<11> t<StringConst> p<114> s<19> l<3:18> el<3:23>
n<> u<12> t<TfPortDir_Inp> p<18> s<15> l<4:5> el<4:10>
n<> u<13> t<IntegerAtomType_Integer> p<14> l<4:11> el<4:18>
n<> u<14> t<Data_type> p<15> c<13> l<4:11> el<4:18>
n<> u<15> t<Data_type_or_implicit> p<18> c<14> s<17> l<4:11> el<4:18>
n<a> u<16> t<StringConst> p<17> l<4:19> el<4:20>
n<> u<17> t<List_of_tf_variable_identifiers> p<18> c<16> l<4:19> el<4:20>
n<> u<18> t<Tf_port_declaration> p<19> c<12> l<4:5> el<4:21>
n<> u<19> t<Tf_item_declaration> p<114> c<18> s<112> l<4:5> el<4:21>
n<a> u<20> t<StringConst> p<21> l<7:9> el<7:10>
n<> u<21> t<Ps_or_hierarchical_identifier> p<24> c<20> s<23> l<7:9> el<7:10>
n<> u<22> t<Bit_select> p<23> l<7:11> el<7:11>
n<> u<23> t<Select> p<24> c<22> l<7:11> el<7:11>
n<> u<24> t<Variable_lvalue> p<36> c<21> s<25> l<7:9> el<7:10>
n<> u<25> t<AssignOp_Assign> p<36> s<35> l<7:11> el<7:12>
n<a> u<26> t<StringConst> p<27> l<7:13> el<7:14>
n<> u<27> t<Primary_literal> p<28> c<26> l<7:13> el<7:14>
n<> u<28> t<Primary> p<29> c<27> l<7:13> el<7:14>
n<> u<29> t<Expression> p<35> c<28> s<34> l<7:13> el<7:14>
n<1> u<30> t<IntConst> p<31> l<7:17> el<7:18>
n<> u<31> t<Primary_literal> p<32> c<30> l<7:17> el<7:18>
n<> u<32> t<Primary> p<33> c<31> l<7:17> el<7:18>
n<> u<33> t<Expression> p<35> c<32> l<7:17> el<7:18>
n<> u<34> t<BinOp_Minus> p<35> s<33> l<7:15> el<7:16>
n<> u<35> t<Expression> p<36> c<29> l<7:13> el<7:18>
n<> u<36> t<Operator_assignment> p<37> c<24> l<7:9> el<7:18>
n<> u<37> t<Blocking_assignment> p<38> c<36> l<7:9> el<7:18>
n<> u<38> t<Statement_item> p<39> c<37> l<7:9> el<7:19>
n<> u<39> t<Statement> p<40> c<38> l<7:9> el<7:19>
n<> u<40> t<Statement_or_null> p<109> c<39> s<107> l<7:9> el<7:19>
n<clog2> u<41> t<StringConst> p<42> l<8:14> el<8:19>
n<> u<42> t<Ps_or_hierarchical_identifier> p<45> c<41> s<44> l<8:14> el<8:19>
n<> u<43> t<Bit_select> p<44> l<8:20> el<8:20>
n<> u<44> t<Select> p<45> c<43> l<8:20> el<8:20>
n<> u<45> t<Variable_lvalue> p<50> c<42> s<49> l<8:14> el<8:19>
n<0> u<46> t<IntConst> p<47> l<8:22> el<8:23>
n<> u<47> t<Primary_literal> p<48> c<46> l<8:22> el<8:23>
n<> u<48> t<Primary> p<49> c<47> l<8:22> el<8:23>
n<> u<49> t<Expression> p<50> c<48> l<8:22> el<8:23>
n<> u<50> t<Variable_assignment> p<51> c<45> l<8:14> el<8:23>
n<> u<51> t<List_of_variable_assignments> p<52> c<50> l<8:14> el<8:23>
n<> u<52> t<For_initialization> p<104> c<51> s<62> l<8:14> el<8:23>
n<a> u<53> t<StringConst> p<54> l<8:25> el<8:26>
n<> u<54> t<Primary_literal> p<55> c<53> l<8:25> el<8:26>
n<> u<55> t<Primary> p<56> c<54> l<8:25> el<8:26>
n<> u<56> t<Expression> p<62> c<55> s<61> l<8:25> el<8:26>
n<0> u<57> t<IntConst> p<58> l<8:29> el<8:30>
n<> u<58> t<Primary_literal> p<59> c<57> l<8:29> el<8:30>
n<> u<59> t<Primary> p<60> c<58> l<8:29> el<8:30>
n<> u<60> t<Expression> p<62> c<59> l<8:29> el<8:30>
n<> u<61> t<BinOp_Great> p<62> s<60> l<8:27> el<8:28>
n<> u<62> t<Expression> p<104> c<56> s<81> l<8:25> el<8:30>
n<clog2> u<63> t<StringConst> p<64> l<8:32> el<8:37>
n<> u<64> t<Ps_or_hierarchical_identifier> p<67> c<63> s<66> l<8:32> el<8:37>
n<> u<65> t<Bit_select> p<66> l<8:38> el<8:38>
n<> u<66> t<Select> p<67> c<65> l<8:38> el<8:38>
n<> u<67> t<Variable_lvalue> p<79> c<64> s<68> l<8:32> el<8:37>
n<> u<68> t<AssignOp_Assign> p<79> s<78> l<8:38> el<8:39>
n<clog2> u<69> t<StringConst> p<70> l<8:40> el<8:45>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:40> el<8:45>
n<> u<71> t<Primary> p<72> c<70> l<8:40> el<8:45>
n<> u<72> t<Expression> p<78> c<71> s<77> l<8:40> el<8:45>
n<1> u<73> t<IntConst> p<74> l<8:48> el<8:49>
n<> u<74> t<Primary_literal> p<75> c<73> l<8:48> el<8:49>
n<> u<75> t<Primary> p<76> c<74> l<8:48> el<8:49>
n<> u<76> t<Expression> p<78> c<75> l<8:48> el<8:49>
n<> u<77> t<BinOp_Plus> p<78> s<76> l<8:46> el<8:47>
n<> u<78> t<Expression> p<79> c<72> l<8:40> el<8:49>
n<> u<79> t<Operator_assignment> p<80> c<67> l<8:32> el<8:49>
n<> u<80> t<For_step_assignment> p<81> c<79> l<8:32> el<8:49>
n<> u<81> t<For_step> p<104> c<80> s<102> l<8:32> el<8:49>
n<a> u<82> t<StringConst> p<83> l<8:51> el<8:52>
n<> u<83> t<Ps_or_hierarchical_identifier> p<86> c<82> s<85> l<8:51> el<8:52>
n<> u<84> t<Bit_select> p<85> l<8:53> el<8:53>
n<> u<85> t<Select> p<86> c<84> l<8:53> el<8:53>
n<> u<86> t<Variable_lvalue> p<98> c<83> s<87> l<8:51> el<8:52>
n<> u<87> t<AssignOp_Assign> p<98> s<97> l<8:53> el<8:54>
n<a> u<88> t<StringConst> p<89> l<8:55> el<8:56>
n<> u<89> t<Primary_literal> p<90> c<88> l<8:55> el<8:56>
n<> u<90> t<Primary> p<91> c<89> l<8:55> el<8:56>
n<> u<91> t<Expression> p<97> c<90> s<96> l<8:55> el<8:56>
n<1> u<92> t<IntConst> p<93> l<8:58> el<8:59>
n<> u<93> t<Primary_literal> p<94> c<92> l<8:58> el<8:59>
n<> u<94> t<Primary> p<95> c<93> l<8:58> el<8:59>
n<> u<95> t<Expression> p<97> c<94> l<8:58> el<8:59>
n<> u<96> t<BinOp_ShiftRight> p<97> s<95> l<8:56> el<8:58>
n<> u<97> t<Expression> p<98> c<91> l<8:55> el<8:59>
n<> u<98> t<Operator_assignment> p<99> c<86> l<8:51> el<8:59>
n<> u<99> t<Blocking_assignment> p<100> c<98> l<8:51> el<8:59>
n<> u<100> t<Statement_item> p<101> c<99> l<8:51> el<8:60>
n<> u<101> t<Statement> p<102> c<100> l<8:51> el<8:60>
n<> u<102> t<Statement_or_null> p<104> c<101> l<8:51> el<8:60>
n<> u<103> t<For> p<104> s<52> l<8:9> el<8:12>
n<> u<104> t<Loop_statement> p<105> c<103> l<8:9> el<8:60>
n<> u<105> t<Statement_item> p<106> c<104> l<8:9> el<8:60>
n<> u<106> t<Statement> p<107> c<105> l<8:9> el<8:60>
n<> u<107> t<Statement_or_null> p<109> c<106> s<108> l<8:9> el<8:60>
n<> u<108> t<End> p<109> l<9:5> el<9:8>
n<> u<109> t<Seq_block> p<110> c<40> l<6:5> el<9:8>
n<> u<110> t<Statement_item> p<111> c<109> l<6:5> el<9:8>
n<> u<111> t<Statement> p<112> c<110> l<6:5> el<9:8>
n<> u<112> t<Function_statement_or_null> p<114> c<111> s<113> l<6:5> el<9:8>
n<> u<113> t<Endfunction> p<114> l<11:1> el<11:12>
n<> u<114> t<Function_body_declaration> p<115> c<10> l<3:10> el<11:12>
n<> u<115> t<Function_declaration> p<116> c<114> l<3:1> el<11:12>
n<> u<116> t<Package_or_generate_item_declaration> p<117> c<115> l<3:1> el<11:12>
n<> u<117> t<Module_or_generate_item_declaration> p<118> c<116> l<3:1> el<11:12>
n<> u<118> t<Module_common_item> p<119> c<117> l<3:1> el<11:12>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<3:1> el<11:12>
n<> u<120> t<Non_port_module_item> p<121> c<119> l<3:1> el<11:12>
n<> u<121> t<Module_item> p<162> c<120> s<161> l<3:1> el<11:12>
n<countLeadingZeros> u<122> t<StringConst> p<158> s<145> l<13:5> el<13:22>
n<clog2> u<123> t<StringConst> p<135> s<134> l<13:24> el<13:29>
n<prodWidth> u<124> t<StringConst> p<125> l<13:30> el<13:39>
n<> u<125> t<Primary_literal> p<126> c<124> l<13:30> el<13:39>
n<> u<126> t<Primary> p<127> c<125> l<13:30> el<13:39>
n<> u<127> t<Expression> p<133> c<126> s<132> l<13:30> el<13:39>
n<4> u<128> t<IntConst> p<129> l<13:42> el<13:43>
n<> u<129> t<Primary_literal> p<130> c<128> l<13:42> el<13:43>
n<> u<130> t<Primary> p<131> c<129> l<13:42> el<13:43>
n<> u<131> t<Expression> p<133> c<130> l<13:42> el<13:43>
n<> u<132> t<BinOp_Plus> p<133> s<131> l<13:40> el<13:41>
n<> u<133> t<Expression> p<134> c<127> l<13:30> el<13:43>
n<> u<134> t<List_of_arguments> p<135> c<133> l<13:30> el<13:43>
n<> u<135> t<Complex_func_call> p<136> c<123> l<13:24> el<13:44>
n<> u<136> t<Primary> p<137> c<135> l<13:24> el<13:44>
n<> u<137> t<Expression> p<143> c<136> s<142> l<13:24> el<13:44>
n<1> u<138> t<IntConst> p<139> l<13:47> el<13:48>
n<> u<139> t<Primary_literal> p<140> c<138> l<13:47> el<13:48>
n<> u<140> t<Primary> p<141> c<139> l<13:47> el<13:48>
n<> u<141> t<Expression> p<143> c<140> l<13:47> el<13:48>
n<> u<142> t<BinOp_Minus> p<143> s<141> l<13:45> el<13:46>
n<> u<143> t<Expression> p<144> c<137> l<13:24> el<13:48>
n<> u<144> t<Mintypmax_expression> p<145> c<143> l<13:24> el<13:48>
n<> u<145> t<Delay2> p<158> c<144> s<157> l<13:22> el<13:49>
n<countLeadingZeros_notCDom> u<146> t<StringConst> p<147> l<14:9> el<14:34>
n<> u<147> t<Name_of_instance> p<157> c<146> s<152> l<14:9> el<14:34>
n<notCDom_reduced2AbsSigSum> u<148> t<StringConst> p<149> l<15:13> el<15:38>
n<> u<149> t<Ps_or_hierarchical_identifier> p<152> c<148> s<151> l<15:13> el<15:38>
n<> u<150> t<Constant_bit_select> p<151> l<15:38> el<15:38>
n<> u<151> t<Constant_select> p<152> c<150> l<15:38> el<15:38>
n<> u<152> t<Net_lvalue> p<157> c<149> s<156> l<15:13> el<15:38>
n<notCDom_normDistReduced2> u<153> t<StringConst> p<154> l<15:40> el<15:64>
n<> u<154> t<Primary_literal> p<155> c<153> l<15:40> el<15:64>
n<> u<155> t<Primary> p<156> c<154> l<15:40> el<15:64>
n<> u<156> t<Expression> p<157> c<155> l<15:40> el<15:64>
n<> u<157> t<Udp_instance> p<158> c<147> l<14:9> el<15:65>
n<> u<158> t<Udp_instantiation> p<159> c<122> l<13:5> el<15:66>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<13:5> el<15:66>
n<> u<160> t<Non_port_module_item> p<161> c<159> l<13:5> el<15:66>
n<> u<161> t<Module_item> p<162> c<160> l<13:5> el<15:66>
n<> u<162> t<Module_declaration> p<163> c<6> l<1:1> el<16:10>
n<> u<163> t<Description> p<164> c<162> l<1:1> el<16:10>
n<> u<164> t<Source_text> p<165> c<163> l<1:1> el<16:10>
n<> u<165> t<Top_level_rule> c<1> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "mulAddRecFNToRaw_preMul".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@mulAddRecFNToRaw_preMul".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@mulAddRecFNToRaw_preMul".

[WRN:EL0500] dut.sv:13:5: Cannot find a module definition for "work@mulAddRecFNToRaw_preMul::countLeadingZeros".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FuncDef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FuncDef/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FuncDef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@mulAddRecFNToRaw_preMul)
|vpiElaborated:1
|vpiName:work@mulAddRecFNToRaw_preMul
|uhdmallModules:
\_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_design: (work@mulAddRecFNToRaw_preMul)
  |vpiFullName:work@mulAddRecFNToRaw_preMul
  |vpiDefName:work@mulAddRecFNToRaw_preMul
  |vpiTaskFunc:
  \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
    |vpiParent:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
    |vpiName:clog2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
    |vpiVisibility:1
    |vpiReturn:
    \_integer_var: , line:3:10, endln:3:17
      |vpiTypespec:
      \_integer_typespec: , line:3:10, endln:3:17
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
    |vpiIODecl:
    \_io_decl: (a), line:4:19, endln:4:20
      |vpiParent:
      \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_integer_typespec: , line:4:11, endln:4:18
        |vpiSigned:1
    |vpiStmt:
    \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
      |vpiParent:
      \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_assignment: , line:7:9, endln:7:18
        |vpiParent:
        \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:7:13, endln:7:18
          |vpiParent:
          \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:13, endln:7:14
            |vpiParent:
            \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_constant: , line:7:17, endln:7:18
            |vpiParent:
            \_operation: , line:7:13, endln:7:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:9, endln:7:10
          |vpiParent:
          \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
          |vpiName:a
          |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
          |vpiActual:
          \_io_decl: (a), line:4:19, endln:4:20
      |vpiStmt:
      \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
        |vpiParent:
        \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
        |vpiForInitStmt:
        \_assign_stmt: , line:8:14, endln:8:23
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiRhs:
          \_constant: , line:8:22, endln:8:23
            |vpiParent:
            \_assign_stmt: , line:8:14, endln:8:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:14, endln:8:19
            |vpiParent:
            \_assign_stmt: , line:8:14, endln:8:23
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
        |vpiForIncStmt:
        \_assignment: , line:8:32, endln:8:49
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:40, endln:8:49
            |vpiParent:
            \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:40, endln:8:45
              |vpiParent:
              \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
              |vpiName:clog2
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
              |vpiActual:
              \_integer_var: (clog2), line:3:10, endln:3:17
                |vpiTypespec:
                \_integer_typespec: , line:3:10, endln:3:17
                  |vpiParent:
                  \_integer_var: (clog2), line:3:10, endln:3:17
                  |vpiSigned:1
                |vpiName:clog2
                |vpiSigned:1
            |vpiOperand:
            \_constant: , line:8:48, endln:8:49
              |vpiParent:
              \_operation: , line:8:40, endln:8:49
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:32, endln:8:37
            |vpiParent:
            \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: (clog2), line:3:10, endln:3:17
              |vpiTypespec:
              \_integer_typespec: , line:3:10, endln:3:17
                |vpiParent:
                \_integer_var: (clog2), line:3:10, endln:3:17
                |vpiSigned:1
              |vpiName:clog2
              |vpiSigned:1
        |vpiCondition:
        \_operation: , line:8:25, endln:8:30
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:25, endln:8:26
            |vpiParent:
            \_operation: , line:8:25, endln:8:30
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_constant: , line:8:29, endln:8:30
            |vpiParent:
            \_operation: , line:8:25, endln:8:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:8:51, endln:8:59
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:55, endln:8:59
            |vpiParent:
            \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
            |vpiOpType:23
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:55, endln:8:56
              |vpiParent:
              \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
              |vpiName:a
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
              |vpiActual:
              \_io_decl: (a), line:4:19, endln:4:20
            |vpiOperand:
            \_constant: , line:8:58, endln:8:59
              |vpiParent:
              \_operation: , line:8:55, endln:8:59
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:51, endln:8:52
            |vpiParent:
            \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
|uhdmtopModules:
\_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
  |vpiName:work@mulAddRecFNToRaw_preMul
  |vpiDefName:work@mulAddRecFNToRaw_preMul
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
    |vpiParent:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
    |vpiName:clog2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
    |vpiVisibility:1
    |vpiReturn:
    \_integer_var: , line:3:10, endln:3:17
    |vpiParent:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
    |vpiIODecl:
    \_io_decl: (a), line:4:19, endln:4:20
      |vpiParent:
      \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_integer_typespec: , line:4:11, endln:4:18
    |vpiStmt:
    \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
      |vpiParent:
      \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_assignment: , line:7:9, endln:7:18
        |vpiParent:
        \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:7:13, endln:7:18
          |vpiParent:
          \_assignment: , line:7:9, endln:7:18
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:13, endln:7:14
            |vpiParent:
            \_operation: , line:7:13, endln:7:18
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_constant: , line:7:17, endln:7:18
        |vpiLhs:
        \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:9, endln:7:10
          |vpiParent:
          \_assignment: , line:7:9, endln:7:18
          |vpiName:a
          |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
          |vpiActual:
          \_io_decl: (a), line:4:19, endln:4:20
      |vpiStmt:
      \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
        |vpiParent:
        \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
        |vpiForInitStmt:
        \_assign_stmt: , line:8:14, endln:8:23
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiRhs:
          \_constant: , line:8:22, endln:8:23
          |vpiLhs:
          \_ref_var: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:14, endln:8:19
            |vpiParent:
            \_assign_stmt: , line:8:14, endln:8:23
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: , line:3:10, endln:3:17
        |vpiForIncStmt:
        \_assignment: , line:8:32, endln:8:49
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:40, endln:8:49
            |vpiParent:
            \_assignment: , line:8:32, endln:8:49
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:40, endln:8:45
              |vpiParent:
              \_operation: , line:8:40, endln:8:49
              |vpiName:clog2
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
              |vpiActual:
              \_integer_var: , line:3:10, endln:3:17
            |vpiOperand:
            \_constant: , line:8:48, endln:8:49
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:32, endln:8:37
            |vpiParent:
            \_assignment: , line:8:32, endln:8:49
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: , line:3:10, endln:3:17
        |vpiCondition:
        \_operation: , line:8:25, endln:8:30
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:25, endln:8:26
            |vpiParent:
            \_operation: , line:8:25, endln:8:30
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
          |vpiOperand:
          \_constant: , line:8:29, endln:8:30
        |vpiStmt:
        \_assignment: , line:8:51, endln:8:59
          |vpiParent:
          \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:55, endln:8:59
            |vpiParent:
            \_assignment: , line:8:51, endln:8:59
            |vpiOpType:23
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:55, endln:8:56
              |vpiParent:
              \_operation: , line:8:55, endln:8:59
              |vpiName:a
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
              |vpiActual:
              \_io_decl: (a), line:4:19, endln:4:20
            |vpiOperand:
            \_constant: , line:8:58, endln:8:59
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:51, endln:8:52
            |vpiParent:
            \_assignment: , line:8:51, endln:8:59
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
  |vpiNet:
  \_logic_net: (prodWidth)
    |vpiName:prodWidth
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@mulAddRecFNToRaw_preMul::countLeadingZeros (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom), file:dut.sv, line:13:5, endln:15:66
    |vpiParent:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
    |vpiName:countLeadingZeros_notCDom
    |vpiFullName:work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom
    |vpiDefName:work@mulAddRecFNToRaw_preMul::countLeadingZeros
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul), file:dut.sv, line:1:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncDef/dut.sv | ${SURELOG_DIR}/build/regression/FuncDef/roundtrip/dut_000.sv | 6 | 16 | 

