cocci_test_suite() {
	struct mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 96 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 50 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 473 */;
	const struct dcn_mpc_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 472 */;
	const struct dcn_mpc_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 471 */;
	const struct dcn_mpc_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 470 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 469 */;
	struct dcn10_mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 468 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 468 */;
	const struct mpc_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 449 */;
	struct mpcc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 434 */;
	struct tg_color *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 41 */;
	struct mpcc_sm_cfg *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 180 */;
	struct mpcc_blnd_cfg *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 179 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 145 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 126 */;
	struct mpc_tree *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 114 */;
	struct mpcc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c 106 */;
}
