git clone --depth 1 --no-tags https://github.com/NYU-MLDA/OpenABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399573605
git clone --depth 1 --no-tags https://github.com/smunaut/iCE40linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398585426
git clone --depth 1 --no-tags https://github.com/OSCPU/ysyxSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400527244
git clone --depth 1 --no-tags https://github.com/SilenceX12138/MIPS-Microsystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403604431
git clone --depth 1 --no-tags https://github.com/NetFPGA/NetFPGA-PLUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397623267
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397100550
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398959900
git clone --depth 1 --no-tags https://github.com/michaelliao/learn-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404570193
git clone --depth 1 --no-tags https://github.com/jiegec/fpu-wrappers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401736617
git clone --depth 1 --no-tags https://github.com/fatheroflink/xiaohaizi_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400428781
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_SDRAM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396671481
git clone --depth 1 --no-tags https://github.com/natu4u/GSOC_TensorCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398955874
git clone --depth 1 --no-tags https://github.com/zeeshanrafique23/mdu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396613078
git clone --depth 1 --no-tags https://github.com/PaserTech-Hardware/PaskiSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403657458
git clone --depth 1 --no-tags https://github.com/hyf6661669/ARM_documents.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403176725
git clone --depth 1 --no-tags https://github.com/mnmhdanas/DA-Based-LMS-Adaptive-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400075053
git clone --depth 1 --no-tags https://github.com/sprout-uci/RATA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402229014
git clone --depth 1 --no-tags https://github.com/CompuSAR/Ben8Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405641836
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400061449
git clone --depth 1 --no-tags https://github.com/jamchamb/cojiro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397376730
git clone --depth 1 --no-tags https://github.com/liyu-ao/PE-array-for-LeNet-accelerator-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397530244
git clone --depth 1 --no-tags https://github.com/BrianHGinc/Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403214375
git clone --depth 1 --no-tags https://github.com/powgo377/NCTU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402043884
git clone --depth 1 --no-tags https://github.com/secworks/gift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399364494
git clone --depth 1 --no-tags https://github.com/explcre/21Summer-VE370-Intro-to-Computer-Organization-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399345087
git clone --depth 1 --no-tags https://github.com/observerw/USTB_verilog_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404927926
git clone --depth 1 --no-tags https://github.com/mnmhdanas/UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401389819
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/RDNA2-Compute-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399350126
git clone --depth 1 --no-tags https://github.com/liangsun97/basic_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403987658
git clone --depth 1 --no-tags https://github.com/zli87/Processor-and-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403189846
git clone --depth 1 --no-tags https://github.com/q60/verilog-kata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405479620
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Router-1-x-3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399692704
git clone --depth 1 --no-tags https://github.com/sinsanction/UCAS-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402391837
git clone --depth 1 --no-tags https://github.com/hustgl/verilog_basic_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403360468
git clone --depth 1 --no-tags https://github.com/thejpster/zube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404838991
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/datc-rdf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399566789
git clone --depth 1 --no-tags https://github.com/Frightwig/Handshake_protocol_of_AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400616184
git clone --depth 1 --no-tags https://github.com/L-I-M-I-T/CO_MIPS31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404352637
git clone --depth 1 --no-tags https://github.com/CMU-SAFARI/MIG-7-PHY-DDR3-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398898434
git clone --depth 1 --no-tags https://github.com/CompuSAR/6522.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397279124
git clone --depth 1 --no-tags https://github.com/DECAfpga/freedom-e300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403009077
git clone --depth 1 --no-tags https://github.com/CarloFable/risc-v-32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407891716
git clone --depth 1 --no-tags https://github.com/raviporna/HWSYNLAB2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406265835
git clone --depth 1 --no-tags https://github.com/L-I-M-I-T/CO_MIPS54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404352708
git clone --depth 1 --no-tags https://github.com/HsuChiChen/intro-vlsi-ncku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399571167
git clone --depth 1 --no-tags https://github.com/hamzahassan-lm/AXI4Lite_To_APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406259888
git clone --depth 1 --no-tags https://github.com/ASP-hellofriend/AHB-to-APB-bridge-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400184754
git clone --depth 1 --no-tags https://github.com/FoRTE-Research/RingRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404091490
git clone --depth 1 --no-tags https://github.com/hzume/seccamp_nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400986164
git clone --depth 1 --no-tags https://github.com/TripRichert/hdl_rosetta_stone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403761859
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Interact_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396563239
git clone --depth 1 --no-tags https://github.com/Arc3554/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402999677
git clone --depth 1 --no-tags https://github.com/HWSec-UNC/Sylvia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402882835
git clone --depth 1 --no-tags https://github.com/georgeyhere/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398703883
git clone --depth 1 --no-tags https://github.com/L-I-M-I-T/DL_Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404351337
git clone --depth 1 --no-tags https://github.com/patricab/cmos_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400505178
git clone --depth 1 --no-tags https://github.com/xaxiso/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404638868
git clone --depth 1 --no-tags https://github.com/no2fpga/no2hyperbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397703361
git clone --depth 1 --no-tags https://github.com/georgeyhere/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398372687
git clone --depth 1 --no-tags https://github.com/mmoldsvor/cmos-image-sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405596449
git clone --depth 1 --no-tags https://github.com/rayogunjimi/FPGA-HDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404376307
git clone --depth 1 --no-tags https://github.com/barrettotte/angstrom-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398104893
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Booths-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400398573
git clone --depth 1 --no-tags https://github.com/riscygeek/quartus-make.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403414913
git clone --depth 1 --no-tags https://github.com/kevinGit777/2021-A-Space-Odyssey-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402609497
git clone --depth 1 --no-tags https://github.com/lizhun1/cmos_pixel_sensor_verilog_pj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406282728
git clone --depth 1 --no-tags https://github.com/HaochiBai1998/ece550-Tetris-Game-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405949756
git clone --depth 1 --no-tags https://github.com/phuhavan/fft-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398796159
git clone --depth 1 --no-tags https://github.com/nisarg1631/COA_LAB_AUTUMN_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398501261
git clone --depth 1 --no-tags https://github.com/lgx98/ECE-550-Proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404906004
git clone --depth 1 --no-tags https://github.com/kprasadvnsi/mistral-CV96-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396665134
git clone --depth 1 --no-tags https://github.com/adps/adspacecnnlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397908135
git clone --depth 1 --no-tags https://github.com/CompuSAR/BenEater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399443164
git clone --depth 1 --no-tags https://github.com/Secure-Embedded-Systems/Open-Source-Threshold-Implementation-of-LED-Block-Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399239605
git clone --depth 1 --no-tags https://github.com/vision-vlsi/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399070693
git clone --depth 1 --no-tags https://github.com/sudhamshu091/Automation-of-HDL-Lab-evaluation-using-scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401133643
git clone --depth 1 --no-tags https://github.com/a-r-r-o-w/digital-design-lab-UE20CS206.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405181024
git clone --depth 1 --no-tags https://github.com/Onicc/Xcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397454251
git clone --depth 1 --no-tags https://github.com/vitoriapinheiro/comunicacaoUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399202696
git clone --depth 1 --no-tags https://github.com/phuhavan/qam-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398790985
git clone --depth 1 --no-tags https://github.com/Stray-Pyramid/NESE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403825986
git clone --depth 1 --no-tags https://github.com/Sai-Manish/Tomasulo-based-RV32I-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397864272
git clone --depth 1 --no-tags https://github.com/lgx98/ECE-550-Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407949666
git clone --depth 1 --no-tags https://github.com/vijayk10/Arbiter-for-RAM-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398325425
git clone --depth 1 --no-tags https://github.com/yvesemmanuel/microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398633134
git clone --depth 1 --no-tags https://github.com/Echo-b/Five-Stage-Pipeline-MipsCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400057660
git clone --depth 1 --no-tags https://github.com/geee3/computerScienceExperiment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404670694
git clone --depth 1 --no-tags https://github.com/AmitavMitra/FIFO_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399107079
git clone --depth 1 --no-tags https://github.com/artn-dev/FPGA-microwave-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397435029
git clone --depth 1 --no-tags https://github.com/dineshannayya/yifive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398827043
git clone --depth 1 --no-tags https://github.com/Frightwig/-64bit-Dual-Channel-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399659432
git clone --depth 1 --no-tags https://github.com/Centre-for-Hardware-Security/saber-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401963496
git clone --depth 1 --no-tags https://github.com/sfu-arch/HJ_solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401869901
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Automatic-washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403460324
git clone --depth 1 --no-tags https://github.com/tlucanti/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405889647
git clone --depth 1 --no-tags https://github.com/nagasuk/dgn_drone_hs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404372177
git clone --depth 1 --no-tags https://github.com/nagasuk/mBldcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403653859
git clone --depth 1 --no-tags https://github.com/MorryAnderson/JPEG-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401693898
