library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity SHIFT_LEFT_16 is
	port(i_VECTOR : in std_logic_vector(15 downto 0);
		  o_32VECTOR : out std_logic_vector(31 downto 0));
end entity SHIFT_LEFT_16;

architecture arch0 of SHIFT_LEFT_16 is
begin
	process(i_VECTOR)
	begin
	shift_left(unsigned(i_VECTOR), 16);
	end process;
end arch0;
	