//=====================================================================================================================
//All Rights Reserved.
//*** This file is auto generated by ISequenceSpec (http://www.agnisys.com) . Please do not edit this file. ***
//Created by        :
//Generated by      : Saurabh
//Generated from    : C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\sample_sequence.idsng
//IDesignSpec rev   : idsbatch v 6.16.4.7
//=====================================================================================================================

class uvm_shadow_eeprom_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));
    `uvm_object_utils(uvm_shadow_eeprom_seq)

    uvm_status_e status;

    TopC_block rm ;

    function new(string name = "uvm_shadow_eeprom_seq") ;
        super.new(name);
        this.init();
    endfunction

    int pack;
    int chik;

    function init(int pack=10, int chik=12);
        this.pack = pack;
        this.chik = chik;
    endfunction

    const int constant = 15 ;
    const int real_const = 13 ;
    int variable1 = 12 ;
    int variable2 = 9 ;

    task body;

        if(!$cast(rm, model)) begin
            `uvm_error("RegModel : TopC_block","cannot cast an object of type uvm_reg_sequence to rm");
        end

        if (rm == null)  begin
            `uvm_error("TopC_block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")
            return;
        end

        rm.PCIe_LINK0_CORE.rx_buffer0.es_rx_buffer0.write(status, pack, .parent(this));

        rm.PCIe_LINK0_CORE.rx_buffer0.es_rx_buffer1.write(status, chik, .parent(this));

        rm.PCIe_LINK0_CORE.rx_buffer1.es_rx_buffer0.write(status, constant, .parent(this));

        rm.PCIe_LINK0_CORE.rx_buffer1.es_rx_buffer1.write(status, real_const, .parent(this));

    endtask: body
endclass: uvm_shadow_eeprom_seq
