[{"name":"郭宏源","email":"hykuo@tsint.edu.tw","latestUpdate":"2009-09-09 17:02:00","objective":"最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CALD軟體工具介紹。","schedule":"1. Design Concepts\n2. Introduction to Logic Circuit\n3. Transistor Switches, Programmable Logic Devices\n4. Introduction to VHDL, Custom Chips, ASIC\n5. FPGA, MOSFET Fabrication &amp; Behavior\n6. Optimized Implementation of Logic Function\n7. Number Representation &amp; Arithmetic Circuits\n8. Combination-Circuit Building Blocks\n9. Midterm Examination\n10. Registers, Counters, and Simple Processor\n11. Synchronous Sequential Circuits\n12. Synthesis of VHDL Code\n13. Finite State Machine, Algorithmic State Machine\n14. Asynchronous Sequential Circuits\n15. State Assignment\n16. Digital System Design\n17. Testing of Logic Circuits\n18. Final Examination","scorePolicy":"平時: 40%\n期中考: 30%\n期末考: 30%\n\n","materials":"Fundamentals of Digital Logic with VHDL Design, Stephen Brown, Mc Graw Hill","foreignLanguageTextbooks":false}]
