(pcb D:\GoogleDrive\11_Coding\Embedded\PIC\PIC16F887_RTC\KiCAD_PIC16F887_RTC\PIC16F887_RTC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 30988 -69088 166624 -177800)
    )
    (plane GND (polygon B.Cu 0  166624 -177800  30988 -177800  30988 -69088  166624 -69088))
    (via "Via[0-1]_1200:800_um")
    (rule
      (width 500)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (place R20 102108 -124460 front 270 (PN 4k7))
      (place R1 90932 -137668 front 180 (PN R))
      (place R2 92964 -128524 front 180 (PN R))
      (place R3 113792 -88900 front 270 (PN 100))
      (place R4 92456 -88900 front 270 (PN 100))
      (place R5 104140 -88900 front 270 (PN 100))
      (place R6 43180 -104140 front 90 (PN 100))
      (place R7 53340 -104140 front 90 (PN 100))
      (place R8 61976 -104140 front 90 (PN 100))
      (place R9 53340 -138684 front 90 (PN 10k))
      (place R10 58420 -138684 front 90 (PN 100R))
      (place R11 81280 -88900 front 270 (PN 100))
      (place R12 71120 -88900 front 270 (PN 100))
      (place R13 48768 -138684 front 90 (PN 330))
      (place R14 120396 -141732 front 0 (PN 330))
      (place R15 120396 -137160 front 0 (PN 330))
      (place R16 120396 -132588 front 0 (PN 330))
      (place R17 64516 -172720 front 0 (PN 10k))
      (place R19 64516 -167640 front 0 (PN 10k))
      (place R27 122936 -146304 front 270 (PN 10k))
      (place R28 115824 -146304 front 270 (PN 10k))
    )
    (component "KiCAD_pml:7SEG-1.5inch-W30.6xL44.0-THO"
      (place AFF1 56515 -99695 front 0 (PN 7SEG1.5IN))
      (place AFF2 87630 -99695 front 0 (PN 7SEG1.5IN))
      (place AFF3 118872 -99568 front 180 (PN 7SEG1.5IN))
      (place AFF4 149860 -99695 front 0 (PN 7SEG1.5IN))
    )
    (component Capacitors_THT:CP_Radial_D8.0mm_P5.00mm
      (place C1 142875 -149860 front 270 (PN 10uF))
    )
    (component Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C2 142240 -160655 front 0 (PN 104))
      (place TH1 45212 -168656 front 90 (PN Thermistor_NTC))
    )
    (component Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C3 63500 -157480 front 90 (PN 100nF))
      (place C4 82804 -149352 front 270 (PN 22p))
      (place C5 99060 -149352 front 270 (PN 22p))
    )
    (component "free Elec:POWER_JACK_PTH"
      (place J1 164465 -157480 front 90 (PN BARREL_JACK))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place J2 42672 -145796 front 90 (PN ICD))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place J3 93980 -172212 front 270 (PN PIR))
    )
    (component "free Elec:1X01"
      (place J8 75184 -157480 front 0 (PN TEMP1))
    )
    (component "Buzzers_Beepers:MagneticBuzzer_ProSignal_ABI-009-RC"
      (place LS1 111760 -141224 front 90 (PN Buzzer))
    )
    (component "TO_SOT_Packages_THT:TO-92_Molded_Narrow"
      (place Q1 42672 -127000 front 0 (PN 2SA1013))
      (place Q2 121920 -125730 front 180 (PN 2SA1013))
      (place Q3 128270 -125730 front 180 (PN 2SA1013))
      (place Q4 134620 -125730 front 180 (PN 2SA1013))
      (place Q5 115316 -125476 front 180 (PN 2SC1815))
    )
    (component "Opto-Devices:Resistor_LDR_10x8.5_RM7.6"
      (place R18 51816 -170180 front 0 (PN LDR03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place SW1 46355 -155575 front 180 (PN SW_Push))
      (place SW2 65532 -127508 front 90 (PN SW_Push))
      (place SW6 65532 -136652 front 90 (PN SW_Push))
    )
    (component "Housings_DIP:DIP-18_W7.62mm"
      (place U1 75184 -132080 front 90 (PN ULN2803A))
    )
    (component "Housings_DIP:DIP-40_W15.24mm"
      (place U2 59372.5 -161608 front 90 (PN "PIC16F8874-PDIP"))
    )
    (component "KiCAD_pml:CMOS CR2032"
      (place U9 150495 -135890 front 90 (PN CMOS))
    )
    (component "Crystals:Crystal_C26-LF_d2.1mm_l6.5mm_Horizontal"
      (place Y1 131445 -148590 front 0 (PN 32.768kHz))
    )
    (component "free Elec:CRYSTAL_HC49_PTH"
      (place Y2 90932 -156972 front 0 (PN 16MHz))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place IC2 136525 -156210 front 180 (PN DS1307))
    )
  )
  (library
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (outline (path signal 100  3120 1600  3120 -1600))
      (outline (path signal 100  3120 -1600  12120 -1600))
      (outline (path signal 100  12120 -1600  12120 1600))
      (outline (path signal 100  12120 1600  3120 1600))
      (outline (path signal 100  0 0  3120 0))
      (outline (path signal 100  15240 0  12120 0))
      (outline (path signal 120  3060 1660  3060 -1660))
      (outline (path signal 120  3060 -1660  12180 -1660))
      (outline (path signal 120  12180 -1660  12180 1660))
      (outline (path signal 120  12180 1660  3060 1660))
      (outline (path signal 120  980 0  3060 0))
      (outline (path signal 120  14260 0  12180 0))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 50  -1050 -1950  16300 -1950))
      (outline (path signal 50  16300 -1950  16300 1950))
      (outline (path signal 50  16300 1950  -1050 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image "KiCAD_pml:7SEG-1.5inch-W30.6xL44.0-THO"
      (outline (path signal 300  12414.2 -16000  12345 -16437  12144.1 -16831.3  11831.3 -17144.1
            11437 -17345  11000 -17414.2  10563 -17345  10168.7 -17144.1
            9855.88 -16831.3  9655 -16437  9585.79 -16000  9655 -15563  9855.88 -15168.7
            10168.7 -14855.9  10563 -14655  11000 -14585.8  11437 -14655
            11831.3 -14855.9  12144.1 -15168.7  12345 -15563))
      (outline (path signal 300  10000 14000  4000 -14000))
      (outline (path signal 300  -4000 14000  -10000 -14000))
      (outline (path signal 300  -10000 -15000  3000 -15000))
      (outline (path signal 300  -3000 15000  10000 15000))
      (outline (path signal 300  6000 0  -6000 0))
      (outline (path signal 300  12000 16000  5000 -16000))
      (outline (path signal 300  5000 -16000  -12000 -16000))
      (outline (path signal 300  12000 16000  -5000 16000))
      (outline (path signal 300  -5000 16000  -12000 -16000))
      (outline (path signal 300  15300 -22000  15300 22000))
      (outline (path signal 300  -15300 22000  -15300 -22000))
      (outline (path signal 300  -15300 -22000  15300 -22000))
      (outline (path signal 300  -15300 22000  15300 22000))
      (pin Round[A]Pad_1524_um 10 -10000 20000)
      (pin Round[A]Pad_1524_um 9 -5000 20000)
      (pin Round[A]Pad_1524_um 8 0 20000)
      (pin Round[A]Pad_1524_um 7 5000 20000)
      (pin Round[A]Pad_1524_um 6 10000 20000)
      (pin Round[A]Pad_1524_um 1 -10000 -20000)
      (pin Round[A]Pad_1524_um 2 -5000 -20000)
      (pin Round[A]Pad_1524_um 3 0 -20000)
      (pin Round[A]Pad_1524_um 4 5000 -20000)
      (pin Round[A]Pad_1524_um 5 10000 -20000)
    )
    (image Capacitors_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  2500 4050  2500 -4050))
      (outline (path signal 120  2540 4050  2540 -4050))
      (outline (path signal 120  2580 4050  2580 -4050))
      (outline (path signal 120  2620 4049  2620 -4049))
      (outline (path signal 120  2660 4047  2660 -4047))
      (outline (path signal 120  2700 4046  2700 -4046))
      (outline (path signal 120  2740 4043  2740 -4043))
      (outline (path signal 120  2780 4041  2780 -4041))
      (outline (path signal 120  2820 4038  2820 -4038))
      (outline (path signal 120  2860 4035  2860 -4035))
      (outline (path signal 120  2900 4031  2900 -4031))
      (outline (path signal 120  2940 4027  2940 -4027))
      (outline (path signal 120  2980 4022  2980 -4022))
      (outline (path signal 120  3020 4017  3020 -4017))
      (outline (path signal 120  3060 4012  3060 -4012))
      (outline (path signal 120  3100 4006  3100 -4006))
      (outline (path signal 120  3140 4000  3140 -4000))
      (outline (path signal 120  3180 3994  3180 -3994))
      (outline (path signal 120  3221 3987  3221 -3987))
      (outline (path signal 120  3261 3979  3261 -3979))
      (outline (path signal 120  3301 3971  3301 -3971))
      (outline (path signal 120  3341 3963  3341 -3963))
      (outline (path signal 120  3381 3955  3381 -3955))
      (outline (path signal 120  3421 3946  3421 -3946))
      (outline (path signal 120  3461 3936  3461 -3936))
      (outline (path signal 120  3501 3926  3501 -3926))
      (outline (path signal 120  3541 3916  3541 -3916))
      (outline (path signal 120  3581 3905  3581 -3905))
      (outline (path signal 120  3621 3894  3621 -3894))
      (outline (path signal 120  3661 3883  3661 -3883))
      (outline (path signal 120  3701 3870  3701 -3870))
      (outline (path signal 120  3741 3858  3741 -3858))
      (outline (path signal 120  3781 3845  3781 -3845))
      (outline (path signal 120  3821 3832  3821 -3832))
      (outline (path signal 120  3861 3818  3861 -3818))
      (outline (path signal 120  3901 3803  3901 -3803))
      (outline (path signal 120  3941 3789  3941 -3789))
      (outline (path signal 120  3981 3773  3981 -3773))
      (outline (path signal 120  4021 3758  4021 980))
      (outline (path signal 120  4021 -980  4021 -3758))
      (outline (path signal 120  4061 3741  4061 980))
      (outline (path signal 120  4061 -980  4061 -3741))
      (outline (path signal 120  4101 3725  4101 980))
      (outline (path signal 120  4101 -980  4101 -3725))
      (outline (path signal 120  4141 3707  4141 980))
      (outline (path signal 120  4141 -980  4141 -3707))
      (outline (path signal 120  4181 3690  4181 980))
      (outline (path signal 120  4181 -980  4181 -3690))
      (outline (path signal 120  4221 3671  4221 980))
      (outline (path signal 120  4221 -980  4221 -3671))
      (outline (path signal 120  4261 3652  4261 980))
      (outline (path signal 120  4261 -980  4261 -3652))
      (outline (path signal 120  4301 3633  4301 980))
      (outline (path signal 120  4301 -980  4301 -3633))
      (outline (path signal 120  4341 3613  4341 980))
      (outline (path signal 120  4341 -980  4341 -3613))
      (outline (path signal 120  4381 3593  4381 980))
      (outline (path signal 120  4381 -980  4381 -3593))
      (outline (path signal 120  4421 3572  4421 980))
      (outline (path signal 120  4421 -980  4421 -3572))
      (outline (path signal 120  4461 3550  4461 980))
      (outline (path signal 120  4461 -980  4461 -3550))
      (outline (path signal 120  4501 3528  4501 980))
      (outline (path signal 120  4501 -980  4501 -3528))
      (outline (path signal 120  4541 3505  4541 980))
      (outline (path signal 120  4541 -980  4541 -3505))
      (outline (path signal 120  4581 3482  4581 980))
      (outline (path signal 120  4581 -980  4581 -3482))
      (outline (path signal 120  4621 3458  4621 980))
      (outline (path signal 120  4621 -980  4621 -3458))
      (outline (path signal 120  4661 3434  4661 980))
      (outline (path signal 120  4661 -980  4661 -3434))
      (outline (path signal 120  4701 3408  4701 980))
      (outline (path signal 120  4701 -980  4701 -3408))
      (outline (path signal 120  4741 3383  4741 980))
      (outline (path signal 120  4741 -980  4741 -3383))
      (outline (path signal 120  4781 3356  4781 980))
      (outline (path signal 120  4781 -980  4781 -3356))
      (outline (path signal 120  4821 3329  4821 980))
      (outline (path signal 120  4821 -980  4821 -3329))
      (outline (path signal 120  4861 3301  4861 980))
      (outline (path signal 120  4861 -980  4861 -3301))
      (outline (path signal 120  4901 3272  4901 980))
      (outline (path signal 120  4901 -980  4901 -3272))
      (outline (path signal 120  4941 3243  4941 980))
      (outline (path signal 120  4941 -980  4941 -3243))
      (outline (path signal 120  4981 3213  4981 980))
      (outline (path signal 120  4981 -980  4981 -3213))
      (outline (path signal 120  5021 3182  5021 980))
      (outline (path signal 120  5021 -980  5021 -3182))
      (outline (path signal 120  5061 3150  5061 980))
      (outline (path signal 120  5061 -980  5061 -3150))
      (outline (path signal 120  5101 3118  5101 980))
      (outline (path signal 120  5101 -980  5101 -3118))
      (outline (path signal 120  5141 3084  5141 980))
      (outline (path signal 120  5141 -980  5141 -3084))
      (outline (path signal 120  5181 3050  5181 980))
      (outline (path signal 120  5181 -980  5181 -3050))
      (outline (path signal 120  5221 3015  5221 980))
      (outline (path signal 120  5221 -980  5221 -3015))
      (outline (path signal 120  5261 2979  5261 980))
      (outline (path signal 120  5261 -980  5261 -2979))
      (outline (path signal 120  5301 2942  5301 980))
      (outline (path signal 120  5301 -980  5301 -2942))
      (outline (path signal 120  5341 2904  5341 980))
      (outline (path signal 120  5341 -980  5341 -2904))
      (outline (path signal 120  5381 2865  5381 980))
      (outline (path signal 120  5381 -980  5381 -2865))
      (outline (path signal 120  5421 2824  5421 980))
      (outline (path signal 120  5421 -980  5421 -2824))
      (outline (path signal 120  5461 2783  5461 980))
      (outline (path signal 120  5461 -980  5461 -2783))
      (outline (path signal 120  5501 2740  5501 980))
      (outline (path signal 120  5501 -980  5501 -2740))
      (outline (path signal 120  5541 2697  5541 980))
      (outline (path signal 120  5541 -980  5541 -2697))
      (outline (path signal 120  5581 2652  5581 980))
      (outline (path signal 120  5581 -980  5581 -2652))
      (outline (path signal 120  5621 2605  5621 980))
      (outline (path signal 120  5621 -980  5621 -2605))
      (outline (path signal 120  5661 2557  5661 980))
      (outline (path signal 120  5661 -980  5661 -2557))
      (outline (path signal 120  5701 2508  5701 980))
      (outline (path signal 120  5701 -980  5701 -2508))
      (outline (path signal 120  5741 2457  5741 980))
      (outline (path signal 120  5741 -980  5741 -2457))
      (outline (path signal 120  5781 2404  5781 980))
      (outline (path signal 120  5781 -980  5781 -2404))
      (outline (path signal 120  5821 2349  5821 980))
      (outline (path signal 120  5821 -980  5821 -2349))
      (outline (path signal 120  5861 2293  5861 980))
      (outline (path signal 120  5861 -980  5861 -2293))
      (outline (path signal 120  5901 2234  5901 980))
      (outline (path signal 120  5901 -980  5901 -2234))
      (outline (path signal 120  5941 2173  5941 980))
      (outline (path signal 120  5941 -980  5941 -2173))
      (outline (path signal 120  5981 2109  5981 -2109))
      (outline (path signal 120  6021 2043  6021 -2043))
      (outline (path signal 120  6061 1974  6061 -1974))
      (outline (path signal 120  6101 1902  6101 -1902))
      (outline (path signal 120  6141 1826  6141 -1826))
      (outline (path signal 120  6181 1745  6181 -1745))
      (outline (path signal 120  6221 1660  6221 -1660))
      (outline (path signal 120  6261 1570  6261 -1570))
      (outline (path signal 120  6301 1473  6301 -1473))
      (outline (path signal 120  6341 1369  6341 -1369))
      (outline (path signal 120  6381 1254  6381 -1254))
      (outline (path signal 120  6421 1127  6421 -1127))
      (outline (path signal 120  6461 983  6461 -983))
      (outline (path signal 120  6501 814  6501 -814))
      (outline (path signal 120  6541 598  6541 -598))
      (outline (path signal 120  6581 246  6581 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 4350  -1850 -4350))
      (outline (path signal 50  -1850 -4350  6850 -4350))
      (outline (path signal 50  6850 -4350  6850 4350))
      (outline (path signal 50  6850 4350  -1850 4350))
      (outline (path signal 100  6500 0  6304.23 -1236.07  5736.07 -2351.14  4851.14 -3236.07
            3736.07 -3804.23  2500 -4000  1263.93 -3804.23  148.859 -3236.07
            -736.068 -2351.14  -1304.23 -1236.07  -1500 0  -1304.23 1236.07
            -736.068 2351.14  148.859 3236.07  1263.93 3804.23  2500 4000
            3736.07 3804.23  4851.14 3236.07  5736.07 2351.14  6304.23 1236.07))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 120  663 861  1837 861))
      (outline (path signal 120  663 -861  1837 -861))
      (outline (path signal 50  -1050 1150  -1050 -1150))
      (outline (path signal 50  -1050 -1150  3550 -1150))
      (outline (path signal 50  3550 -1150  3550 1150))
      (outline (path signal 50  3550 1150  -1050 1150))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 120  1790 1360  1790 -1360))
      (outline (path signal 120  1790 -1360  5710 -1360))
      (outline (path signal 120  5710 -1360  5710 1360))
      (outline (path signal 120  5710 1360  1790 1360))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  6520 0  5710 0))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 50  -1050 -1650  8550 -1650))
      (outline (path signal 50  8550 -1650  8550 1650))
      (outline (path signal 50  8550 1650  -1050 1650))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image "free Elec:POWER_JACK_PTH"
      (outline (path signal 203.2  4498.34 13698.2  2397.76 13698.2))
      (outline (path signal 203.2  -4498.34 2999.74  -4498.34 99.06))
      (outline (path signal 203.2  4498.34 99.06  4498.34 2999.74))
      (outline (path signal 203.2  4498.34 99.06  -4498.34 99.06))
      (outline (path signal 203.2  4498.34 2999.74  4498.34 8298.18))
      (outline (path signal 203.2  4498.34 13698.2  4498.34 12999.7))
      (outline (path signal 203.2  -4498.34 2999.74  -4498.34 13698.2))
      (outline (path signal 203.2  -4498.34 13698.2  -2397.76 13698.2))
      (outline (path signal 203.2  -4498.34 2999.74  4498.34 2999.74))
      (pin Oval[A]Pad_4495.8x4495.8_um 2 0 13698.2)
      (pin Oval[A]Pad_4495.8x4495.8_um 1 0 7698.74)
      (pin Oval[A]Pad_4495.8x4495.8_um (rotate 90) 3 4699 10698.5)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "free Elec:1X01"
      (outline (path signal 203.2  1270 635  635 1270))
      (outline (path signal 203.2  635 1270  -635 1270))
      (outline (path signal 203.2  -635 1270  -1270 635))
      (outline (path signal 203.2  -1270 635  -1270 -635))
      (outline (path signal 203.2  -1270 -635  -635 -1270))
      (outline (path signal 203.2  -635 -1270  635 -1270))
      (outline (path signal 203.2  635 -1270  1270 -635))
      (outline (path signal 203.2  1270 -635  1270 635))
      (pin Oval[A]Pad_1524x1524_um (rotate 90) 1 0 0)
    )
    (image "Buzzers_Beepers:MagneticBuzzer_ProSignal_ABI-009-RC"
      (outline (path signal 120  9900 0  9601.44 -1885  8735 -3585.49  7385.49 -4935  5685 -5801.44
            3800 -6100  1915 -5801.44  214.51 -4935  -1135 -3585.49  -2001.44 -1885
            -2300 0  -2001.44 1885  -1135 3585.49  214.51 4935  1915 5801.44
            3800 6100  5685 5801.44  7385.49 4935  8735 3585.49  9601.44 1885))
      (outline (path signal 100  9800 0  9506.34 -1854.1  8654.1 -3526.71  7326.71 -4854.1
            5654.1 -5706.34  3800 -6000  1945.9 -5706.34  273.288 -4854.1
            -1054.1 -3526.71  -1906.34 -1854.1  -2200 0  -1906.34 1854.1
            -1054.1 3526.71  273.288 4854.1  1945.9 5706.34  3800 6000  5654.1 5706.34
            7326.71 4854.1  8654.1 3526.71  9506.34 1854.1))
      (outline (path signal 100  5100 0  5036.37 -401.722  4851.72 -764.121  4564.12 -1051.72
            4201.72 -1236.37  3800 -1300  3398.28 -1236.37  3035.88 -1051.72
            2748.28 -764.121  2563.63 -401.722  2500 0  2563.63 401.722
            2748.28 764.121  3035.88 1051.72  3398.28 1236.37  3800 1300
            4201.72 1236.37  4564.12 1051.72  4851.72 764.121  5036.37 401.722))
      (outline (path signal 50  10050 0  9744.1 -1931.36  8856.36 -3673.66  7473.66 -5056.36
            5731.36 -5944.1  3800 -6250  1868.64 -5944.1  126.342 -5056.36
            -1256.36 -3673.66  -2144.1 -1931.36  -2450 0  -2144.1 1931.36
            -1256.36 3673.66  126.342 5056.36  1868.64 5944.1  3800 6250
            5731.36 5944.1  7473.66 5056.36  8856.36 3673.66  9744.1 1931.36))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 7600 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Molded_Narrow"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1000_um (rotate 90) 2 1270 1270)
      (pin Round[A]Pad_1000_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1000x1000_um (rotate 90) 1 0 0)
    )
    (image "Opto-Devices:Resistor_LDR_10x8.5_RM7.6"
      (outline (path signal 120  800 -4400  6800 -4400))
      (outline (path signal 120  800 4400  6800 4400))
      (outline (path signal 100  2900 1800  4700 1800))
      (outline (path signal 100  4700 1800  4700 1200))
      (outline (path signal 100  4700 1200  2900 1200))
      (outline (path signal 100  2900 1200  2900 600))
      (outline (path signal 100  2900 600  4700 600))
      (outline (path signal 100  4700 600  4700 0))
      (outline (path signal 100  4700 0  2900 0))
      (outline (path signal 100  2900 0  2900 -600))
      (outline (path signal 100  2900 -600  4700 -600))
      (outline (path signal 100  4700 -600  4700 -1200))
      (outline (path signal 100  4700 -1200  2900 -1200))
      (outline (path signal 100  2900 -1200  2900 -1800))
      (outline (path signal 100  2900 -1800  4700 -1800))
      (outline (path signal 100  6800 -4250  800 -4250))
      (outline (path signal 100  800 4250  6800 4250))
      (outline (path signal 50  -1650 4500  9250 4500))
      (outline (path signal 50  -1650 4500  -1650 -4500))
      (outline (path signal 50  9250 -4500  9250 4500))
      (outline (path signal 50  9250 -4500  -1650 -4500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 7600 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image "Housings_DIP:DIP-18_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -21710))
      (outline (path signal 120  1040 -21710  6580 -21710))
      (outline (path signal 120  6580 -21710  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -21900))
      (outline (path signal 50  -1100 -21900  8700 -21900))
      (outline (path signal 50  8700 -21900  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -49650))
      (outline (path signal 120  1040 -49650  14200 -49650))
      (outline (path signal 120  14200 -49650  14200 1390))
      (outline (path signal 120  14200 1390  8620 1390))
      (outline (path signal 50  -1100 1600  -1100 -49800))
      (outline (path signal 50  -1100 -49800  16300 -49800))
      (outline (path signal 50  16300 -49800  16300 1600))
      (outline (path signal 50  16300 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "KiCAD_pml:CMOS CR2032"
      (outline (path signal 150  3810 -11430  3810 -14605))
      (outline (path signal 150  3810 -14605  -3810 -14605))
      (outline (path signal 150  -3810 -14605  -3810 -11430))
      (outline (path signal 150  12065 0  11474.5 -3728.29  9760.79 -7091.63  7091.63 -9760.79
            3728.29 -11474.5  0 -12065  -3728.29 -11474.5  -7091.63 -9760.79
            -9760.79 -7091.63  -11474.5 -3728.29  -12065 0  -11474.5 3728.29
            -9760.79 7091.63  -7091.63 9760.79  -3728.29 11474.5  0 12065
            3728.29 11474.5  7091.63 9760.79  9760.79 7091.63  11474.5 3728.29))
      (pin Round[A]Pad_2540_um 2 0 10160)
      (pin Round[A]Pad_2540_um 1 0 -9525)
    )
    (image "Crystals:Crystal_C26-LF_d2.1mm_l6.5mm_Horizontal"
      (outline (path signal 100  -80 -2000  -80 -8500))
      (outline (path signal 100  -80 -8500  1980 -8500))
      (outline (path signal 100  1980 -8500  1980 -2000))
      (outline (path signal 100  1980 -2000  -80 -2000))
      (outline (path signal 100  600 -2000  0 -1000))
      (outline (path signal 100  0 -1000  0 0))
      (outline (path signal 100  1300 -2000  1900 -1000))
      (outline (path signal 100  1900 -1000  1900 0))
      (outline (path signal 120  -280 -1800  -280 -8700))
      (outline (path signal 120  -280 -8700  2180 -8700))
      (outline (path signal 120  2180 -8700  2180 -1800))
      (outline (path signal 120  2180 -1800  -280 -1800))
      (outline (path signal 120  600 -1800  0 -900))
      (outline (path signal 120  0 -900  0 -700))
      (outline (path signal 120  1300 -1800  1900 -900))
      (outline (path signal 120  1900 -900  1900 -700))
      (outline (path signal 50  -900 800  -900 -9300))
      (outline (path signal 50  -900 -9300  2800 -9300))
      (outline (path signal 50  2800 -9300  2800 800))
      (outline (path signal 50  2800 800  -900 800))
      (pin Round[A]Pad_1000_um 1 0 0)
      (pin Round[A]Pad_1000_um 2 1900 0)
    )
    (image "free Elec:CRYSTAL_HC49_PTH"
      (outline (path signal 248.92  3200.4 -2250.44  -3200.4 -2250.44))
      (outline (path signal 248.92  -3200.4 2250.44  3200.4 2250.44))
      (outline (path signal 200.66  949.96 0  1300.48 0))
      (outline (path signal 200.66  -949.96 0  -1300.48 0))
      (outline (path signal 200.66  -949.96 800.1  -949.96 -800.1))
      (outline (path signal 200.66  949.96 800.1  949.96 -800.1))
      (outline (path signal 398.78  -350.52 -800.1  350.52 -800.1))
      (outline (path signal 398.78  -350.52 800.1  350.52 800.1))
      (outline (path signal 398.78  350.52 800.1  350.52 -800.1))
      (outline (path signal 398.78  -350.52 -800.1  -350.52 800.1))
      (pin Round[A]Pad_1399.54_um 1 -2440.94 0)
      (pin Round[A]Pad_1399.54_um 2 2440.94 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -9010))
      (outline (path signal 120  1040 -9010  6580 -9010))
      (outline (path signal 120  6580 -9010  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -9200))
      (outline (path signal 50  -1100 -9200  8700 -9200))
      (outline (path signal 50  8700 -9200  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1399.54_um
      (shape (circle F.Cu 1399.54))
      (shape (circle B.Cu 1399.54))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Oval[A]Pad_1524x1524_um
      (shape (path F.Cu 1524  0 0  0 0))
      (shape (path B.Cu 1524  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_4495.8x4495.8_um
      (shape (path F.Cu 4495.8  0 0  0 0))
      (shape (path B.Cu 4495.8  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (shape (rect B.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_1200:800_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net /g
      (pins AFF1-10 AFF2-10 AFF3-10 AFF4-10 R4-1)
    )
    (net /f
      (pins AFF1-9 AFF2-9 AFF3-9 AFF4-9 R5-1)
    )
    (net /DP
      (pins AFF1-8 AFF2-8 AFF3-8 AFF4-8 R3-1)
    )
    (net /a
      (pins AFF1-7 AFF2-7 AFF3-7 AFF4-7 R12-1)
    )
    (net /b
      (pins AFF1-6 AFF2-6 AFF3-6 AFF4-6 R11-1)
    )
    (net "Net-(AFF1-Pad1)"
      (pins AFF1-1 AFF1-5 Q1-2)
    )
    (net /e
      (pins AFF1-2 AFF2-2 AFF3-2 AFF4-2 R6-1)
    )
    (net /d
      (pins AFF1-3 AFF2-3 AFF3-3 AFF4-3 R7-1)
    )
    (net /c
      (pins AFF1-4 AFF2-4 AFF3-4 AFF4-4 R8-1)
    )
    (net "Net-(AFF2-Pad1)"
      (pins AFF2-1 AFF2-5 Q2-2)
    )
    (net "Net-(AFF3-Pad1)"
      (pins AFF3-1 AFF3-5 Q3-2)
    )
    (net "Net-(AFF4-Pad1)"
      (pins AFF4-1 AFF4-5 Q4-2)
    )
    (net +5V
      (pins C1-1 C2-1 J1-1 J2-2 J3-1 LS1-1 Q1-1 Q2-1 Q3-1 Q4-1 R1-1 R2-1 R9-1 R18-1
        R27-1 R28-1 TH1-1 U1-10 U2-11 U2-32 IC2-8)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-1 C5-1 J1-2 J1-3 J2-3 J3-3 Q5-1 R17-2 R19-2 SW1-2 SW2-1
        SW6-1 U1-9 U2-31 U2-12 U9-2 IC2-4)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 R9-2 R10-2 SW1-1)
    )
    (net /OSC1
      (pins C4-2 U2-13 Y2-1)
    )
    (net /OSC2
      (pins C5-2 U2-14 Y2-2)
    )
    (net "Net-(IC2-Pad1)"
      (pins Y1-1 IC2-1)
    )
    (net /SDA
      (pins R28-2 U2-23 IC2-5)
    )
    (net "Net-(IC2-Pad2)"
      (pins Y1-2 IC2-2)
    )
    (net /SCL
      (pins R27-2 U2-18 IC2-6)
    )
    (net "Net-(IC2-Pad3)"
      (pins U9-1 IC2-3)
    )
    (net "Net-(IC2-Pad7)"
      (pins IC2-7)
    )
    (net /RESET
      (pins J2-1 R10-1 U2-1)
    )
    (net /ICSPDAT
      (pins J2-4 U2-40)
    )
    (net /ICSPCLK
      (pins J2-5 U2-39)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net /PIR
      (pins J3-2 U2-4)
    )
    (net /TEMP1
      (pins J8-1 U2-9)
    )
    (net "Net-(LS1-Pad2)"
      (pins LS1-2 Q5-2)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q1-3 R13-2)
    )
    (net "Net-(Q2-Pad3)"
      (pins Q2-3 R14-2)
    )
    (net "Net-(Q3-Pad3)"
      (pins Q3-3 R15-2)
    )
    (net "Net-(Q4-Pad3)"
      (pins Q4-3 R16-2)
    )
    (net "Net-(Q5-Pad3)"
      (pins R20-1 Q5-3)
    )
    (net /RB0
      (pins R1-2 SW6-2 U2-33)
    )
    (net /RB1
      (pins R2-2 SW2-2 U2-34)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 U1-11)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 U1-12)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U1-13)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 U1-14)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 U1-15)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 U1-16)
    )
    (net "Net-(R11-Pad2)"
      (pins R11-2 U1-17)
    )
    (net "Net-(R12-Pad2)"
      (pins R12-2 U1-18)
    )
    (net /RB2
      (pins R13-1 U2-35)
    )
    (net /RB3
      (pins R14-1 U2-36)
    )
    (net /RB4
      (pins R15-1 U2-37)
    )
    (net /RB5
      (pins R16-1 U2-38)
    )
    (net /AN0
      (pins R17-1 TH1-2 U2-2)
    )
    (net /AN1
      (pins R18-2 R19-1 U2-3)
    )
    (net /BUZZER
      (pins R20-2 U2-8)
    )
    (net /RD7
      (pins U1-1 U2-30)
    )
    (net /RD6
      (pins U1-2 U2-29)
    )
    (net /RD5
      (pins U1-3 U2-28)
    )
    (net /RD4
      (pins U1-4 U2-27)
    )
    (net /RD3
      (pins U1-5 U2-22)
    )
    (net /RD2
      (pins U1-6 U2-21)
    )
    (net /RD1
      (pins U1-7 U2-20)
    )
    (net /RD0
      (pins U1-8 U2-19)
    )
    (net "Net-(U2-Pad24)"
      (pins U2-24)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad25)"
      (pins U2-25)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad26)"
      (pins U2-26)
    )
    (net "Net-(U2-Pad7)"
      (pins U2-7)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad15)"
      (pins U2-15)
    )
    (net "Net-(U2-Pad16)"
      (pins U2-16)
    )
    (net "Net-(U2-Pad17)"
      (pins U2-17)
    )
    (class kicad_default "" +5V /AN0 /AN1 /BUZZER /DP /ICSPCLK /ICSPDAT /OSC1
      /OSC2 /PIR /RB0 /RB1 /RB2 /RB3 /RB4 /RB5 /RD0 /RD1 /RD2 /RD3 /RD4 /RD5
      /RD6 /RD7 /RESET /SCL /SDA /TEMP1 /a /b /c /d /e /f /g GND "Net-(AFF1-Pad1)"
      "Net-(AFF2-Pad1)" "Net-(AFF3-Pad1)" "Net-(AFF4-Pad1)" "Net-(C3-Pad1)"
      "Net-(IC2-Pad1)" "Net-(IC2-Pad2)" "Net-(IC2-Pad3)" "Net-(IC2-Pad7)"
      "Net-(J2-Pad6)" "Net-(LS1-Pad2)" "Net-(Q1-Pad3)" "Net-(Q2-Pad3)" "Net-(Q3-Pad3)"
      "Net-(Q4-Pad3)" "Net-(Q5-Pad3)" "Net-(R11-Pad2)" "Net-(R12-Pad2)" "Net-(R3-Pad2)"
      "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R7-Pad2)" "Net-(R8-Pad2)"
      "Net-(U2-Pad10)" "Net-(U2-Pad15)" "Net-(U2-Pad16)" "Net-(U2-Pad17)"
      "Net-(U2-Pad24)" "Net-(U2-Pad25)" "Net-(U2-Pad26)" "Net-(U2-Pad5)" "Net-(U2-Pad6)"
      "Net-(U2-Pad7)"
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 500)
        (clearance 250.1)
      )
    )
    (class DigitalSignal
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 1000)
        (clearance 400.1)
      )
    )
    (class Power
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 1000)
        (clearance 400.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 1000  46515 -79695  46515 -77437)(net /g)(type protect))
    (wire (path B.Cu 1000  74229 -79695  77630 -79695)(net /g)(type protect))
    (wire (path B.Cu 1000  74168 -79756  74229 -79695)(net /g)(type protect))
    (wire (path F.Cu 1000  74168 -73152  74168 -79756)(net /g)(type protect))
    (wire (path F.Cu 1000  73660 -72644  74168 -73152)(net /g)(type protect))
    (wire (path B.Cu 1000  51308 -72644  73660 -72644)(net /g)(type protect))
    (wire (path B.Cu 1000  46515 -77437  51308 -72644)(net /g)(type protect))
    (wire (path B.Cu 1000  51515 -79695  51515 -80471)(net /f)(type protect))
    (wire (path B.Cu 1000  82630 -81454  82630 -79695)(net /f)(type protect))
    (wire (path B.Cu 1000  81788 -82296  82630 -81454)(net /f)(type protect))
    (wire (path B.Cu 1000  76200 -82296  81788 -82296)(net /f)(type protect))
    (wire (path F.Cu 1000  76200 -86360  76200 -82296)(net /f)(type protect))
    (wire (path B.Cu 1000  57404 -86360  76200 -86360)(net /f)(type protect))
    (wire (path B.Cu 1000  51515 -80471  57404 -86360)(net /f)(type protect))
    (wire (path B.Cu 1000  56515 -79695  56515 -81407)(net /DP)(type protect))
    (wire (path B.Cu 1000  87630 -78486  87630 -79695)(net /DP)(type protect))
    (wire (path B.Cu 1000  86360 -77216  87630 -78486)(net /DP)(type protect))
    (wire (path B.Cu 1000  65024 -77216  86360 -77216)(net /DP)(type protect))
    (wire (path B.Cu 1000  64008 -78232  65024 -77216)(net /DP)(type protect))
    (wire (path B.Cu 1000  64008 -81788  64008 -78232)(net /DP)(type protect))
    (wire (path B.Cu 1000  63500 -82296  64008 -81788)(net /DP)(type protect))
    (wire (path B.Cu 1000  57404 -82296  63500 -82296)(net /DP)(type protect))
    (wire (path B.Cu 1000  56515 -81407  57404 -82296)(net /DP)(type protect))
    (wire (path B.Cu 1000  61515 -79695  61515 -78185)(net /a)(type protect))
    (wire (path B.Cu 1000  92630 -77898  92630 -79695)(net /a)(type protect))
    (wire (path B.Cu 1000  89916 -75184  92630 -77898)(net /a)(type protect))
    (wire (path B.Cu 1000  64516 -75184  89916 -75184)(net /a)(type protect))
    (wire (path B.Cu 1000  61515 -78185  64516 -75184)(net /a)(type protect))
    (wire (path B.Cu 1000  66515 -79695  66515 -82263)(net /b)(type protect))
    (wire (path B.Cu 1000  97630 -82710  97630 -79695)(net /b)(type protect))
    (wire (path B.Cu 1000  96012 -84328  97630 -82710)(net /b)(type protect))
    (wire (path B.Cu 1000  68580 -84328  96012 -84328)(net /b)(type protect))
    (wire (path B.Cu 1000  66515 -82263  68580 -84328)(net /b)(type protect))
    (via "Via[0-1]_1200:800_um"  74168 -79756 (net /g)(type protect))
    (via "Via[0-1]_1200:800_um"  73660 -72644 (net /g)(type protect))
    (via "Via[0-1]_1200:800_um"  76200 -82296 (net /f)(type protect))
    (via "Via[0-1]_1200:800_um"  76200 -86360 (net /f)(type protect))
  )
)
