
*** Running vivado
    with args -log anchor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source anchor_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source anchor_top.tcl -notrace
Command: synth_design -top anchor_top -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5317 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.527 ; gain = 86.965 ; free physical = 8809 ; free virtual = 11463
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'anchor_top' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.srcs/sources_1/new/anchor_top.v:16]
	Parameter NUM_TAGS bound to: 40 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter BURST_LENGTH bound to: 32 - type: integer 
	Parameter PEAK_THRESHOLD bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter PACKED_WIDTH bound to: 10240 - type: integer 
	Parameter NT bound to: 39 - type: integer 
	Parameter WD bound to: 255 - type: integer 
	Parameter WP bound to: 10239 - type: integer 
	Parameter TAG_ENABLE bound to: 40'b0000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'anchor_clkgen' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.srcs/sources_1/new/anchor_clkgen.v:14]
INFO: [Synth 8-638] synthesizing module 'PLLE2_BASE' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 64 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_BASE' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40130]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (2#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'PLLE2_BASE__parameterized0' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.276000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: -90.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_BASE__parameterized0' (2#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40130]
INFO: [Synth 8-256] done synthesizing module 'anchor_clkgen' (3#1) [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.srcs/sources_1/new/anchor_clkgen.v:14]
INFO: [Synth 8-638] synthesizing module 'ad9361_dual' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual.v:12]
	Parameter DEVICE_TYPE bound to: 7SERIES - type: string 
	Parameter REALTIME_ENABLE bound to: 1 - type: integer 
	Parameter INDEP_CLOCKS bound to: 0 - type: integer 
	Parameter USE_AXIS_TLAST bound to: 0 - type: integer 
	Parameter SAMP_FILT_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad9361_samp_filt' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_samp_filt.v:9]
	Parameter DATA_MODULUS_MIN bound to: 50 - type: integer 
	Parameter NUM_REGS bound to: 3 - type: integer 
	Parameter NUM_REGS_DELAY bound to: 26 - type: integer 
	Parameter ABS_WIDTH bound to: 16 - type: integer 
	Parameter N0 bound to: 2 - type: integer 
	Parameter N1 bound to: 15 - type: integer 
	Parameter N2 bound to: 63 - type: integer 
	Parameter N3 bound to: 191 - type: integer 
INFO: [Synth 8-638] synthesizing module 'math_cabs' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:12]
	Parameter DIN_WIDTH bound to: 12 - type: integer 
	Parameter DOUT_WIDTH bound to: 16 - type: integer 
	Parameter N0 bound to: 11 - type: integer 
	Parameter N1 bound to: 20 - type: integer 
	Parameter N2 bound to: 15 - type: integer 
	Parameter N3 bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'math_mult_32' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_mult_32_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'math_mult_32' (4#1) [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_mult_32_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'math_add_64' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_add_64_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'math_add_64' (5#1) [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_add_64_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/misc/xilinx/shift_reg.v:14]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter NUM_CASCADE bound to: 0 - type: integer 
	Parameter DEPTH_LAST bound to: 13 - type: integer 
	Parameter W0 bound to: 0 - type: integer 
	Parameter W1 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (6#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (7#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/misc/xilinx/shift_reg.v:14]
WARNING: [Synth 8-350] instance 'shift_reg_flag' of module 'shift_reg' requires 4 connections, but only 3 given [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:101]
INFO: [Synth 8-638] synthesizing module 'math_sqrt_48' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_sqrt_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'math_sqrt_48' (8#1) [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/math_sqrt_48_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'math_cabs' (9#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:12]
INFO: [Synth 8-638] synthesizing module 'filt_boxcar' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/filt/filt_boxcar.v:17]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FILTER_POWER bound to: 3 - type: integer 
	Parameter FILTER_LENGTH bound to: 8 - type: integer 
	Parameter N0 bound to: 15 - type: integer 
	Parameter N1 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_boxcar' (10#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/filt/filt_boxcar.v:17]
INFO: [Synth 8-638] synthesizing module 'shift_reg__parameterized0' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/misc/xilinx/shift_reg.v:14]
	Parameter WIDTH bound to: 96 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
	Parameter NUM_CASCADE bound to: 0 - type: integer 
	Parameter DEPTH_LAST bound to: 26 - type: integer 
	Parameter W0 bound to: 95 - type: integer 
	Parameter W1 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_reg__parameterized0' (10#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/misc/xilinx/shift_reg.v:14]
INFO: [Synth 8-256] done synthesizing module 'ad9361_samp_filt' (11#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_samp_filt.v:9]
INFO: [Synth 8-638] synthesizing module 'ad9361_cmos_if' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_cmos_if.v:13]
	Parameter DEVICE_TYPE bound to: 7SERIES - type: string 
	Parameter USE_EXT_CLOCK bound to: 1'b1 
	Parameter REALTIME_ENABLE bound to: 1 - type: integer 
	Parameter RESET_DELAY bound to: 16 - type: integer 
	Parameter ENABLE_CYCLES bound to: 4 - type: integer 
	Parameter COUNT_MAX bound to: 20 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter W0 bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (12#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'ad9361_cmos_if' (13#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_cmos_if.v:13]
INFO: [Synth 8-638] synthesizing module 'ad9361_dual_spi' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual_spi.v:12]
INFO: [Synth 8-256] done synthesizing module 'ad9361_dual_spi' (14#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual_spi.v:12]
INFO: [Synth 8-638] synthesizing module 'ad9361_dual_axis' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual_axis.v:14]
	Parameter INDEP_CLOCKS bound to: 0 - type: integer 
	Parameter USE_AXIS_TLAST bound to: 0 - type: integer 
	Parameter AXIS_BURST_LENGTH bound to: 512 - type: integer 
	Parameter COUNT_WIDTH bound to: 10 - type: integer 
	Parameter N0 bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_frame_reg was removed.  [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual_axis.v:85]
INFO: [Synth 8-256] done synthesizing module 'ad9361_dual_axis' (15#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual_axis.v:14]
INFO: [Synth 8-256] done synthesizing module 'ad9361_dual' (16#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/ad9361/ad9361_dual.v:12]
INFO: [Synth 8-638] synthesizing module 'axis_xcorr_all' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/xcorr/axis_xcorr_all.v:13]
	Parameter NUM_TAGS bound to: 40 - type: integer 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter M_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter M_TOTAL_WIDTH bound to: 10240 - type: integer 
	Parameter N0 bound to: 39 - type: integer 
	Parameter N1 bound to: 127 - type: integer 
	Parameter N2 bound to: 10239 - type: integer 
	Parameter DISABLE_MASK bound to: 40'b1111111111111111111111111111111111111110 
INFO: [Synth 8-638] synthesizing module 'axis_xcorr_tag_0' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/axis_xcorr_tag_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axis_xcorr_tag_0' (17#1) [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/synth_1/.Xil/Vivado-5231-orion-server/realtime/axis_xcorr_tag_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 262144 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (18#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (19#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (20#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (20#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (20#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (20#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (21#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (22#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (23#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (24#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (24#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (25#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (25#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (25#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (25#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (26#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (27#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axis_xcorr_all' (28#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/xcorr/axis_xcorr_all.v:13]
WARNING: [Synth 8-350] instance 'axis_xcorr_all' of module 'axis_xcorr_all' requires 9 connections, but only 8 given [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.srcs/sources_1/new/anchor_top.v:229]
INFO: [Synth 8-638] synthesizing module 'axis_cabs_all' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/peak/axis_cabs_all.v:12]
	Parameter NUM_TAGS bound to: 40 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 64 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter PACKED_WIDTH bound to: 10240 - type: integer 
	Parameter NT bound to: 39 - type: integer 
	Parameter WW bound to: 31 - type: integer 
	Parameter WD bound to: 255 - type: integer 
	Parameter WP bound to: 10239 - type: integer 
INFO: [Synth 8-638] synthesizing module 'math_cabs__parameterized0' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:12]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DOUT_WIDTH bound to: 64 - type: integer 
	Parameter N0 bound to: 31 - type: integer 
	Parameter N1 bound to: 0 - type: integer 
	Parameter N2 bound to: 63 - type: integer 
	Parameter N3 bound to: -33 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:57]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:58]
ERROR: [Synth 8-524] part-select [63:0] out of range of prefix 'c' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:59]
ERROR: [Synth 8-285] failed synthesizing module 'math_cabs__parameterized0' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/math_cabs.v:12]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/fzliu/orion/code/orion-anchor/firmware/fpga/peak/axis_cabs_all.v:93]
ERROR: [Synth 8-285] failed synthesizing module 'axis_cabs_all' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/peak/axis_cabs_all.v:12]
ERROR: [Synth 8-285] failed synthesizing module 'anchor_top' [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.srcs/sources_1/new/anchor_top.v:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.059 ; gain = 135.496 ; free physical = 8784 ; free virtual = 11460
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 16 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jul 12 08:53:04 2018...
