/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_pdi.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PDI_
#define _NTHW_FPGA_REG_DEFS_PDI_

/* PDI */
#define NTHW_MOD_PDI (0x30a5c277UL)
#define PDI_CR (0x9d6d02a8UL)
#define PDI_CR_EN (0x7a6160dUL)
#define PDI_CR_PARITY (0xaed85250UL)
#define PDI_CR_RST (0x26b77922UL)
#define PDI_CR_RXRST (0xe1aedb39UL)
#define PDI_CR_STOP (0x78eaf29eUL)
#define PDI_CR_TXRST (0x6eee2e99UL)
#define PDI_DRR (0x8ab88f08UL)
#define PDI_DRR_DRR (0x157e17dfUL)
#define PDI_DTR (0xdce2288eUL)
#define PDI_DTR_DTR (0x957d5344UL)
#define PDI_PRE (0x12440163UL)
#define PDI_PRE_PRE (0xccd36afbUL)
#define PDI_SR (0xd7af10f9UL)
#define PDI_SR_DISABLE_BUSY (0xd8936666UL)
#define PDI_SR_DONE (0xb64f984dUL)
#define PDI_SR_ENABLE_BUSY (0xee39b4e3UL)
#define PDI_SR_FRAME_ERR (0x7c7b177dUL)
#define PDI_SR_OVERRUN_ERR (0x4093d29dUL)
#define PDI_SR_PARITY_ERR (0xa12e1293UL)
#define PDI_SR_RXLVL (0xe5b6087bUL)
#define PDI_SR_RX_BUSY (0xeb248de4UL)
#define PDI_SR_TXLVL (0x6af6fddbUL)
#define PDI_SR_TX_BUSY (0x88f4b8deUL)
#define PDI_SRR (0x93d13afdUL)
#define PDI_SRR_RST (0x5fd4fe29UL)

#endif	/* _NTHW_FPGA_REG_DEFS_PDI_ */

/*
 * Auto-generated file - do *NOT* edit
 */
