// Seed: 3460744656
module module_0;
  wire id_1, id_2;
  supply1 id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign id_8 = 1;
  module_0();
endmodule
module module_2 (
    output wor  id_0,
    output tri1 id_1
);
  wire id_3;
  not (id_0, id_3);
  module_0();
endmodule
