<img src="https://i.ibb.co/N6PQS861/IMG-20250705-224313-154.jpg" style="width: 100%; max-height: 120px; object-fit: cover;" />

## 👋 Hi, I'm Ahmed ElNekity

I'm a communications & electronics engineering student passionate about:

- ⚙️ Digital Design & RTL using Verilog  
- 🌐 Networking & CCNA Fundamentals  
- ☁️ Cloud & DevOps Basics  
- 🧠 Always curious, always learning  

---

## 🔗 Connect with me

[![Linkedin Badge](https://img.shields.io/badge/-LinkedIn-blue?style=flat-square&logo=Linkedin&logoColor=white&link=https://www.linkedin.com/in/ahmed-elnekity-711347318/)](https://www.linkedin.com/in/ahmed-elnekity-711347318/)
[![Gmail Badge](https://img.shields.io/badge/-Gmail-d14836?style=flat-square&logo=Gmail&logoColor=white&link=mailto:0112598877o@gmail.com)](mailto:0112598877o@gmail.com)

---

## ⚡️ Skills:
- Verilog / SystemVerilog  
- Digital Logic Design  
- Linux Basics  
- CCNA (IP, Routing, Switching)  
- Docker & Git (beginner)

---

<!-- You can add more sections like Projects, Certificates, or Tools -->

