`timescale 1ns / 1ps
//https://www.youtube.com/watch?v=NuIUIsSpjTE&t=73s
//recommended to add not gate for all processors
module not_gate(input x, output y
    );
assign y = ~x;
endmodule
