
*** Running vivado
    with args -log design_2_detectFaces_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_detectFaces_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jul  6 23:18:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_2_detectFaces_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aanout/Documents/mestrado/ip_detectFaces_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_detectFaces_0_0
Command: synth_design -top design_2_detectFaces_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 419383
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.336 ; gain = 419.742 ; free physical = 1454 ; free virtual = 9046
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_detectFaces_0_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_detectFaces_0_0/synth/design_2_detectFaces_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'detectFaces' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_Data_RAM_AUTO_1R1W' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_Data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_Data_RAM_AUTO_1R1W.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_Data_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_Data_RAM_AUTO_1R1W' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_Data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_result_x_Scale_RAM_AUTO_1R1W' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_result_x_Scale_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_result_x_Scale_RAM_AUTO_1R1W' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_result_x_Scale_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_IMG1_data_RAM_AUTO_1R1W' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_IMG1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_IMG1_data_RAM_AUTO_1R1W' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_IMG1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2773_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2773_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_flow_control_loop_pipe_sequential_init' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_flow_control_loop_pipe_sequential_init' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2773_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2773_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2778_2' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2778_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2778_2' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2778_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2839_3' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2839_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_detectFaces_Pipeline_VITIS_LOOP_2839_3' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2839_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mul_8ns_24s_24_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_8ns_24s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_8ns_24s_24_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_8ns_24s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mul_9ns_26s_32_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_9ns_26s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_9ns_26s_32_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_9ns_26s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_stages_array_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_stages_array_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_stages_array_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_L_RAM_AUTO_1R1W' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_L_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_L_RAM_AUTO_1R1W' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_L_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x2' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x2' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x2.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x3' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x3' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x3.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x4' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x4' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x4.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x5' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x5' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x5.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x6' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x6' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x6.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x7' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x7' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x7.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x8' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x8' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x8.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x9' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x9' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x9.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x10' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x10' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x10.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x11' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x11' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x11.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x12' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x12' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x12.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x13' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x13' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x13.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x14' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x14' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x14.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x15' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x15.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x15' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x15.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x16' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x16' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x16.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x17' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x17.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x17' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x17.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x18' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x18.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x18' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x18.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x19' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x19.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x19' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x19.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x20' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x20.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x20' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x20.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x21' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x21.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x21' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x21.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x22' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x22.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x22' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x22.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x23' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x23.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x23' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x23.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x24' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x24.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Initialize2x24' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x24.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_int_sqrt' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_int_sqrt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_int_sqrt' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_int_sqrt.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:93]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:94]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:95]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:96]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:97]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:98]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:93]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:94]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:95]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:96]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:97]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:98]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.dat' is read successfully [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_47_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_47_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_47_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_47_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_53_32_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_53_32_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_53_32_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_53_32_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_57_32_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_32_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_57_32_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_32_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_51_32_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_51_32_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_51_32_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_51_32_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_49_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_49_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_49_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_49_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_55_32_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_55_32_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_55_32_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_55_32_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_41_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_41_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_41_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_41_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_39_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_39_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_39_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_39_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_43_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_43_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_43_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_43_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_35_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_35_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_35_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_35_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_29_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_29_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_29_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_29_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sparsemux_57_5_18_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_5_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sparsemux_57_5_18_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_5_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mul_13s_20s_32_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_20s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_13s_20s_32_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_20s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mul_13s_16ns_29_1_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_16ns_29_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_13s_16ns_29_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_16ns_29_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_20s_14ns_32s_32_4_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_20s_14ns_32s_32_4_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_20s_14ns_32ns_32_4_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mac_muladd_20s_14ns_32ns_32_4_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_processImage_Pipeline_Filters' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sitofp_32ns_32_6_no_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sitofp_32ns_32_6_no_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sitofp_32ns_32_6_no_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_fpext_32ns_64_2_no_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_fpext_32ns_64_2_no_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_fpext_32ns_64_2_no_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dmul_64ns_64ns_64_7_max_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dmul_64ns_64ns_64_7_max_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'detectFaces_sitodp_32s_64_6_no_dsp_1' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitodp_32s_64_6_no_dsp_1.v:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sitodp_32s_64_6_no_dsp_1_ip' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_sitodp_32s_64_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_sitodp_32s_64_6_no_dsp_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitodp_32s_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_20s_20s_32_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_20s_20s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'detectFaces_mul_8ns_8ns_16_1_1' (0#1) [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_8ns_8ns_16_1_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_27ns_32ns_26_31_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_26ns_32ns_24_30_seq_1.v:172]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized116 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized116 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized116 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized118 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized118 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized118 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized110 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2485.844 ; gain = 940.250 ; free physical = 574 ; free virtual = 8198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2485.844 ; gain = 940.250 ; free physical = 521 ; free virtual = 8144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2485.844 ; gain = 940.250 ; free physical = 521 ; free virtual = 8144
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2485.844 ; gain = 0.000 ; free physical = 672 ; free virtual = 8297
INFO: [Netlist 29-17] Analyzing 4024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_detectFaces_0_0/constraints/detectFaces_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_detectFaces_0_0/constraints/detectFaces_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/design_2_detectFaces_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/design_2_detectFaces_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.656 ; gain = 0.000 ; free physical = 1988 ; free virtual = 9614
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  FDE => FDRE: 86 instances

WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '27' to '26' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_27ns_32ns_26_31_seq_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '26' to '25' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_26ns_32ns_24_30_seq_1.v:44]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2661.520 ; gain = 1115.926 ; free physical = 95 ; free virtual = 5129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1:/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1:/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1:/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fmul_32ns_32ns_32_4_max_dsp_1:/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized31) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized31) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_sitofp_32ns_32_6_no_dsp_1:/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'detectFaces_fpext_32ns_64_2_no_dsp_1:/detectFaces_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_dadd_64ns_64ns_64_7_full_dsp_1:/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dmul_64ns_64ns_64_7_max_dsp_1_U767/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dmul_64ns_64ns_64_7_max_dsp_1_U767/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dmul_64ns_64ns_64_7_max_dsp_1_U767/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dmul_64ns_64ns_64_7_max_dsp_1_U767/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_295/dcmp_64ns_64ns_1_2_no_dsp_1_U768/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized73) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized73) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_295/sitodp_32s_64_6_no_dsp_1_U769/detectFaces_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized31) to 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized31) to 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1:/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1:/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' into 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' into 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:34]
INFO: [Synth 8-4471] merging register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' into 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:41]
INFO: [Synth 8-4471] merging register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' into 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:41]
INFO: [Synth 8-4471] merging register 'ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' into 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg[17:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v:36]
DSP Report: Generating DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p, operation Mode is: C'+(A2*(B:0x19)')'.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p.
DSP Report: Generating DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x19)')')'.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP t_reg_18449_reg, operation Mode is: (A2*B'')'.
DSP Report: register tree_thresh_array_U/q0_reg is absorbed into DSP t_reg_18449_reg.
DSP Report: register tree_thresh_array_load_reg_18444_reg is absorbed into DSP t_reg_18449_reg.
DSP Report: register t_reg_18449_reg is absorbed into DSP t_reg_18449_reg.
DSP Report: register t_reg_18449_reg is absorbed into DSP t_reg_18449_reg.
DSP Report: operator mul_13s_16ns_29_1_1_U79/tmp_product is absorbed into DSP t_reg_18449_reg.
DSP Report: Generating DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x19)')')'.
DSP Report: register ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x19)')')'.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x19)')')'.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x19)')')'.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register weights_array0_load_reg_18399_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln3307_reg_18394_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln3310_reg_18439_reg is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_13s_20s_32_1_1_U78/tmp_product is absorbed into DSP mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_20s_14ns_32ns_32_4_1_U87/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[0]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[1]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[2]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[3]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[4]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[5]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[6]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter2_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter3_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter4_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter5_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter6_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter7_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[7]' (FDE) to 'grp_processImage_Pipeline_Filters_fu_10447/ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter2_addr_10_reg_5816_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter3_addr_10_reg_5816_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter4_addr_10_reg_5816_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter5_empty_27_reg_6568_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter6_empty_27_reg_6568_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter7_empty_27_reg_6568_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter8_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter9_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter10_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter11_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter12_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter13_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Filters_fu_10447/\ap_phi_reg_pp0_iter14_return_value_3_reg_6668_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1762_reg_82540_reg[31] )
DSP Report: Generating DSP mul_ln2466_reg_82861_reg, operation Mode is: (A*(B:0xa2))'.
DSP Report: register mul_ln2466_reg_82861_reg is absorbed into DSP mul_ln2466_reg_82861_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U826/tmp_product is absorbed into DSP mul_ln2466_reg_82861_reg.
DSP Report: Generating DSP mul_ln2562_reg_82896_reg, operation Mode is: (A*(B:0x7b))'.
DSP Report: register mul_ln2562_reg_82896_reg is absorbed into DSP mul_ln2562_reg_82896_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U828/tmp_product is absorbed into DSP mul_ln2562_reg_82896_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_4_reg_81679_reg[18] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1442_reg_82237_reg, operation Mode is: (A*(B:0x177))'.
DSP Report: register mul_ln1442_reg_82237_reg is absorbed into DSP mul_ln1442_reg_82237_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U809/tmp_product is absorbed into DSP mul_ln1442_reg_82237_reg.
DSP Report: Generating DSP mul_ln1826_reg_82458_reg, operation Mode is: (A*(B:0x176))'.
DSP Report: register mul_ln1826_reg_82458_reg is absorbed into DSP mul_ln1826_reg_82458_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U814/tmp_product is absorbed into DSP mul_ln1826_reg_82458_reg.
DSP Report: Generating DSP mul_ln1281_reg_81871_reg, operation Mode is: (A*(B:0x3ffb3))'.
DSP Report: register mul_ln1281_reg_81871_reg is absorbed into DSP mul_ln1281_reg_81871_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U802/tmp_product is absorbed into DSP mul_ln1281_reg_81871_reg.
DSP Report: Generating DSP mul_ln1762_reg_82418_reg, operation Mode is: (A*(B:0x3a))'.
DSP Report: register mul_ln1762_reg_82418_reg is absorbed into DSP mul_ln1762_reg_82418_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U813/tmp_product is absorbed into DSP mul_ln1762_reg_82418_reg.
DSP Report: Generating DSP mul_ln2018_reg_82655_reg, operation Mode is: (A*(B:0x86))'.
DSP Report: register mul_ln2018_reg_82655_reg is absorbed into DSP mul_ln2018_reg_82655_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U817/tmp_product is absorbed into DSP mul_ln2018_reg_82655_reg.
DSP Report: Generating DSP mul_ln1730_reg_82172_reg, operation Mode is: (A*(B:0x3fdcd))'.
DSP Report: register mul_ln1730_reg_82172_reg is absorbed into DSP mul_ln1730_reg_82172_reg.
DSP Report: operator mul_16ns_11s_27_1_1_U807/tmp_product is absorbed into DSP mul_ln1730_reg_82172_reg.
DSP Report: Generating DSP mul_ln1474_reg_82081_reg, operation Mode is: (A*(B:0x94))'.
DSP Report: register mul_ln1474_reg_82081_reg is absorbed into DSP mul_ln1474_reg_82081_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U806/tmp_product is absorbed into DSP mul_ln1474_reg_82081_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1794_reg_82197_reg, operation Mode is: (A*(B:0x29))'.
DSP Report: register mul_ln1794_reg_82197_reg is absorbed into DSP mul_ln1794_reg_82197_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U808/tmp_product is absorbed into DSP mul_ln1794_reg_82197_reg.
DSP Report: Generating DSP mul_ln2146_reg_82725_reg, operation Mode is: (A*(B:0x3fee4))'.
DSP Report: register mul_ln2146_reg_82725_reg is absorbed into DSP mul_ln2146_reg_82725_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U820/tmp_product is absorbed into DSP mul_ln2146_reg_82725_reg.
DSP Report: Generating DSP mul_ln2498_reg_82881_reg, operation Mode is: (A*(B:0x3ffdb))'.
DSP Report: register mul_ln2498_reg_82881_reg is absorbed into DSP mul_ln2498_reg_82881_reg.
DSP Report: operator mul_16ns_7s_23_1_1_U827/tmp_product is absorbed into DSP mul_ln2498_reg_82881_reg.
DSP Report: Generating DSP mul_ln1698_reg_82377_reg, operation Mode is: (A*(B:0x3ffac))'.
DSP Report: register mul_ln1698_reg_82377_reg is absorbed into DSP mul_ln1698_reg_82377_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U812/tmp_product is absorbed into DSP mul_ln1698_reg_82377_reg.
DSP Report: Generating DSP mul_ln1570_reg_82292_reg, operation Mode is: (A*(B:0x4b))'.
DSP Report: register mul_ln1570_reg_82292_reg is absorbed into DSP mul_ln1570_reg_82292_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U811/tmp_product is absorbed into DSP mul_ln1570_reg_82292_reg.
DSP Report: Generating DSP mul_ln2370_reg_82806_reg, operation Mode is: (A*(B:0x5f2))'.
DSP Report: register mul_ln2370_reg_82806_reg is absorbed into DSP mul_ln2370_reg_82806_reg.
DSP Report: operator mul_16ns_12ns_27_1_1_U823/tmp_product is absorbed into DSP mul_ln2370_reg_82806_reg.
DSP Report: Generating DSP mul_ln2274_reg_83135_reg, operation Mode is: (A*(B:0x1d9))'.
DSP Report: register mul_ln2274_reg_83135_reg is absorbed into DSP mul_ln2274_reg_83135_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U833/tmp_product is absorbed into DSP mul_ln2274_reg_83135_reg.
DSP Report: Generating DSP mul_ln1217_reg_81804_reg, operation Mode is: (A*(B:0x197))'.
DSP Report: register mul_ln1217_reg_81804_reg is absorbed into DSP mul_ln1217_reg_81804_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U800/tmp_product is absorbed into DSP mul_ln1217_reg_81804_reg.
DSP Report: Generating DSP mul_ln2658_reg_82931_reg, operation Mode is: (A*(B:0x6e))'.
DSP Report: register mul_ln2658_reg_82931_reg is absorbed into DSP mul_ln2658_reg_82931_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U829/tmp_product is absorbed into DSP mul_ln2658_reg_82931_reg.
DSP Report: Generating DSP mul_20s_20s_32_1_1_U770/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_20s_20s_32_1_1_U770/tmp_product is absorbed into DSP mul_20s_20s_32_1_1_U770/tmp_product.
DSP Report: register mean_reg_81509_reg is absorbed into DSP mul_20s_20s_32_1_1_U770/tmp_product.
DSP Report: operator mul_20s_20s_32_1_1_U770/tmp_product is absorbed into DSP mul_20s_20s_32_1_1_U770/tmp_product.
DSP Report: operator mul_20s_20s_32_1_1_U770/tmp_product is absorbed into DSP mul_20s_20s_32_1_1_U770/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_8_reg_81913_reg[2] )
DSP Report: Generating DSP mul_ln2594_reg_83145_reg, operation Mode is: (A2*(B:0x3febe))'.
DSP Report: register mul_ln2594_reg_83145_reg is absorbed into DSP mul_ln2594_reg_83145_reg.
DSP Report: register mul_ln2594_reg_83145_reg is absorbed into DSP mul_ln2594_reg_83145_reg.
DSP Report: operator mul_16ns_10s_26_1_1_U834/tmp_product is absorbed into DSP mul_ln2594_reg_83145_reg.
DSP Report: Generating DSP mul_ln2402_reg_82826_reg, operation Mode is: (A*(B:0x4f))'.
DSP Report: register mul_ln2402_reg_82826_reg is absorbed into DSP mul_ln2402_reg_82826_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U824/tmp_product is absorbed into DSP mul_ln2402_reg_82826_reg.
DSP Report: Generating DSP mul_ln2434_reg_82846_reg, operation Mode is: (A*(B:0x47))'.
DSP Report: register mul_ln2434_reg_82846_reg is absorbed into DSP mul_ln2434_reg_82846_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U825/tmp_product is absorbed into DSP mul_ln2434_reg_82846_reg.
DSP Report: Generating DSP mul_ln1858_reg_82580_reg, operation Mode is: (A*(B:0x11d))'.
DSP Report: register mul_ln1858_reg_82580_reg is absorbed into DSP mul_ln1858_reg_82580_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U815/tmp_product is absorbed into DSP mul_ln1858_reg_82580_reg.
DSP Report: Generating DSP mul_ln1410_reg_82056_reg, operation Mode is: (A*(B:0x57))'.
DSP Report: register mul_ln1410_reg_82056_reg is absorbed into DSP mul_ln1410_reg_82056_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U805/tmp_product is absorbed into DSP mul_ln1410_reg_82056_reg.
DSP Report: Generating DSP mul_ln2210_reg_83120_reg, operation Mode is: (A*(B:0x15b))'.
DSP Report: register mul_ln2210_reg_83120_reg is absorbed into DSP mul_ln2210_reg_83120_reg.
DSP Report: operator mul_16ns_10ns_25_1_1_U832/tmp_product is absorbed into DSP mul_ln2210_reg_83120_reg.
DSP Report: Generating DSP mul_ln1249_reg_81836_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_ln1249_reg_81836_reg is absorbed into DSP mul_ln1249_reg_81836_reg.
DSP Report: operator mul_16ns_5ns_20_1_1_U801/tmp_product is absorbed into DSP mul_ln1249_reg_81836_reg.
DSP Report: Generating DSP mul_ln2082_reg_82695_reg, operation Mode is: (A*(B:0xce))'.
DSP Report: register mul_ln2082_reg_82695_reg is absorbed into DSP mul_ln2082_reg_82695_reg.
DSP Report: operator mul_16ns_9ns_24_1_1_U819/tmp_product is absorbed into DSP mul_ln2082_reg_82695_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_81718_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln3034_3_reg_81667_reg[22] )
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg.
DSP Report: register zext_ln2971_24_reg_81260_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U771/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg.
DSP Report: register zext_ln2980_reg_81500_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U795/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg.
DSP Report: Generating DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg, operation Mode is: (A2*B2)'.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg.
DSP Report: register zext_ln2974_1_reg_81490_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U794/tmp_product is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg.
DSP Report: register zext_ln2971_46_reg_81480_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U793/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg.
DSP Report: register zext_ln2971_45_reg_81470_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U792/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg.
DSP Report: register zext_ln2971_44_reg_81460_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U791/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg.
DSP Report: register zext_ln2971_43_reg_81450_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U790/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg.
DSP Report: register zext_ln2971_42_reg_81440_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U789/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg.
DSP Report: register zext_ln2971_41_reg_81430_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U788/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg.
DSP Report: register zext_ln2971_40_reg_81420_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U787/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg.
DSP Report: Generating DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg, operation Mode is: (A2*B2)'.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg.
DSP Report: register zext_ln2971_39_reg_81410_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U786/tmp_product is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg.
DSP Report: register zext_ln2971_38_reg_81400_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U785/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg.
DSP Report: Generating DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg, operation Mode is: (A2*B2)'.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg.
DSP Report: register processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg.
DSP Report: register zext_ln2971_37_reg_81390_reg is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U784/tmp_product is absorbed into DSP processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg.
DSP Report: register zext_ln2971_36_reg_81380_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U783/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg.
DSP Report: register zext_ln2971_35_reg_81370_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U782/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg.
DSP Report: register zext_ln2971_34_reg_81360_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U781/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg.
DSP Report: register zext_ln2971_33_reg_81350_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U780/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg.
DSP Report: register zext_ln2971_32_reg_81340_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U779/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg.
DSP Report: register zext_ln2971_31_reg_81330_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U778/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg.
DSP Report: register zext_ln2971_30_reg_81320_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U777/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg.
DSP Report: register zext_ln2971_29_reg_81310_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U776/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg.
DSP Report: register zext_ln2971_28_reg_81300_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U775/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg.
DSP Report: register zext_ln2971_27_reg_81290_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U774/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg.
DSP Report: register zext_ln2971_26_reg_81280_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U773/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg.
DSP Report: Generating DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg.
DSP Report: register p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg.
DSP Report: register zext_ln2971_25_reg_81270_reg is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg.
DSP Report: operator mul_8ns_8ns_16_1_1_U772/tmp_product is absorbed into DSP p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln1127_reg_81886_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln3115_5_reg_81931_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln3115_2_reg_81926_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln3115_2_reg_81926_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln1127_reg_81886_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln3115_5_reg_81931_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln3115_5_reg_81931_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln1127_reg_81886_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln3115_5_reg_81931_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x5_fu_10322/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x5_fu_10322/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x4_fu_10316/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x4_fu_10316/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x8_fu_10340/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x8_fu_10340/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x3_fu_10310/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x3_fu_10310/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x2_fu_10304/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x2_fu_10304/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x_fu_10298/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x_fu_10298/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x24_fu_10436/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x24_fu_10436/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x7_fu_10334/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x7_fu_10334/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x6_fu_10328/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x6_fu_10328/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x9_fu_10346/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x9_fu_10346/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x17_fu_10394/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x17_fu_10394/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x18_fu_10400/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x18_fu_10400/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x19_fu_10406/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x19_fu_10406/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x20_fu_10412/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x20_fu_10412/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x10_fu_10352/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x10_fu_10352/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x22_fu_10424/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x22_fu_10424/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x23_fu_10430/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x23_fu_10430/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x11_fu_10358/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x11_fu_10358/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x12_fu_10364/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x12_fu_10364/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x13_fu_10370/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x13_fu_10370/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x14_fu_10376/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x14_fu_10376/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x15_fu_10382/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x15_fu_10382/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x21_fu_10418/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x21_fu_10418/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_processImage_Pipeline_Initialize2x16_fu_10388/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_processImage_Pipeline_Initialize2x16_fu_10388/ap_done_reg_reg)
DSP Report: Generating DSP mul_ln1378_reg_82026_reg, operation Mode is: (A2*(B:0x53))'.
DSP Report: register mul_ln1378_reg_82026_reg is absorbed into DSP mul_ln1378_reg_82026_reg.
DSP Report: register mul_ln1378_reg_82026_reg is absorbed into DSP mul_ln1378_reg_82026_reg.
DSP Report: operator mul_16ns_8ns_23_1_1_U804/tmp_product is absorbed into DSP mul_ln1378_reg_82026_reg.
DSP Report: Generating DSP mul_ln1506_reg_82267_reg, operation Mode is: (A2*(B:0x3ffb2))'.
DSP Report: register mul_ln1506_reg_82267_reg is absorbed into DSP mul_ln1506_reg_82267_reg.
DSP Report: register mul_ln1506_reg_82267_reg is absorbed into DSP mul_ln1506_reg_82267_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U810/tmp_product is absorbed into DSP mul_ln1506_reg_82267_reg.
DSP Report: Generating DSP mul_ln1954_reg_82625_reg, operation Mode is: (A2*(B:0x3b))'.
DSP Report: register mul_ln1954_reg_82625_reg is absorbed into DSP mul_ln1954_reg_82625_reg.
DSP Report: register mul_ln1954_reg_82625_reg is absorbed into DSP mul_ln1954_reg_82625_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U816/tmp_product is absorbed into DSP mul_ln1954_reg_82625_reg.
DSP Report: Generating DSP mul_ln2178_reg_83100_reg, operation Mode is: (A2*(B:0x3ff38))'.
DSP Report: register mul_ln2178_reg_83100_reg is absorbed into DSP mul_ln2178_reg_83100_reg.
DSP Report: register mul_ln2178_reg_83100_reg is absorbed into DSP mul_ln2178_reg_83100_reg.
DSP Report: operator mul_16ns_9s_25_1_1_U831/tmp_product is absorbed into DSP mul_ln2178_reg_83100_reg.
DSP Report: Generating DSP mul_ln1089_reg_81734_reg, operation Mode is: (A*(B:0x32))'.
DSP Report: register mul_ln1089_reg_81734_reg is absorbed into DSP mul_ln1089_reg_81734_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U796/tmp_product is absorbed into DSP mul_ln1089_reg_81734_reg.
DSP Report: Generating DSP mul_ln1185_reg_81784_reg, operation Mode is: (A*(B:0x3d))'.
DSP Report: register mul_ln1185_reg_81784_reg is absorbed into DSP mul_ln1185_reg_81784_reg.
DSP Report: operator mul_16ns_7ns_22_1_1_U799/tmp_product is absorbed into DSP mul_ln1185_reg_81784_reg.
DSP Report: Generating DSP mul_ln1153_reg_81754_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_ln1153_reg_81754_reg is absorbed into DSP mul_ln1153_reg_81754_reg.
DSP Report: operator mul_16ns_6ns_21_1_1_U798/tmp_product is absorbed into DSP mul_ln1153_reg_81754_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_int_sqrt_fu_10442/\b_1_reg_1422_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_int_sqrt_fu_10442/\b_1_reg_1422_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln2971_reg_81255_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln2943_625_reg_76784_reg[13] )
INFO: [Synth 8-3936] Found unconnected internal register 'MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpext_32ns_64_2_no_dsp_1_U762/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stages_thresh_array_U/\q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U767/\din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U767/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32ns_32_6_no_dsp_1_U760/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U767/\detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_16_no_dsp_1_U884/ce_r_reg' into 'fdiv_32ns_32ns_32_16_no_dsp_1_U883/ce_r_reg' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_16_no_dsp_1_U884/din1_buf1_reg[31:0]' into 'fdiv_32ns_32ns_32_16_no_dsp_1_U883/din1_buf1_reg[31:0]' [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln3344_cast_reg_409_reg' and it is trimmed from '32' to '26' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1.v:315]
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator mul_9ns_26s_32_1_1_U5/tmp_product is absorbed into DSP p_1_out.
DSP Report: operator mul_9ns_26s_32_1_1_U5/tmp_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP tmp_23_reg_436_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_23_reg_436_reg is absorbed into DSP tmp_23_reg_436_reg.
DSP Report: register tmp_23_reg_436_reg is absorbed into DSP tmp_23_reg_436_reg.
DSP Report: operator mul_8ns_24s_24_1_1_U4/tmp_product is absorbed into DSP tmp_23_reg_436_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2677.531 ; gain = 1131.938 ; free physical = 131 ; free virtual = 3879
---------------------------------------------------------------------------------
 Sort Area is detectFaces__GC0 p_1_out_0 : 0 0 : 1768 1768 : Used 1 time 100
 Sort Area is detectFaces_processImage__GB0 mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg_a : 0 0 : 2888 7926 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg_a : 0 1 : 2002 7926 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 mac_muladd_20s_14ns_32s_32_4_1_U86/detectFaces_mac_muladd_20s_14ns_32s_32_4_1_DSP48_0_U/m_reg_reg_a : 0 2 : 3036 7926 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_20s_20s_32_1_1_U770/tmp_product_8 : 0 0 : 2914 2914 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 t_reg_18449_reg_e : 0 0 : 1644 1644 : Used 1 time 0
 Sort Area is detectFaces__GC0 tmp_23_reg_436_reg_2 : 0 0 : 1411 1411 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 mac_muladd_5ns_5ns_5ns_10_4_1_U82/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 796 796 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 mac_muladd_5ns_5ns_5ns_10_4_1_U84/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 796 796 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 mac_muladd_5ns_5ns_5ns_10_4_1_U80/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_0 : 0 0 : 786 786 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_ln2370_reg_82806_reg_2 : 0 0 : 742 742 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1730_reg_82172_reg_9 : 0 0 : 725 725 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln2594_reg_83145_reg_0 : 0 0 : 660 660 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_U85/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 652 652 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U81/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 651 651 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB0 ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_U83/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 651 651 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB7 mul_ln2146_reg_82725_reg_2 : 0 0 : 640 640 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_0_49_0_fu_1994_reg_0 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_49_0_fu_1734_reg_b : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_11_49_0_fu_1686_reg_c : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_12_49_0_fu_1634_reg_d : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_14_49_0_fu_1518_reg_f : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_16_49_0_fu_1386_reg_11 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_17_49_0_fu_1314_reg_12 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_18_49_0_fu_1238_reg_13 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_19_49_0_fu_1158_reg_14 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_1_49_0_fu_1986_reg_2 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_20_49_0_fu_1074_reg_15 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_21_49_0_fu_986_reg_16 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_22_49_0_fu_894_reg_17 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_24_49_0_fu_598_reg_19 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_2_49_0_fu_1974_reg_3 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_3_49_0_fu_1958_reg_4 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_4_49_0_fu_1938_reg_5 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_5_49_0_fu_1914_reg_6 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_6_49_0_fu_1886_reg_7 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_7_49_0_fu_1854_reg_8 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_8_49_0_fu_1818_reg_9 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_9_49_0_fu_1778_reg_a : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 processImage_float_int_int_int_int_int_int_int_unsigned_char_320_MySize_SI_55_fu_1454_reg_10 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 processImage_float_int_int_int_int_int_int_int_unsigned_char_3_163_fu_1578_reg_e : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB12 processImage_float_int_int_int_int_int_int_int_unsigned_char_3_187_fu_798_reg_18 : 0 0 : 630 630 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1442_reg_82237_reg_0 : 0 0 : 579 579 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1826_reg_82458_reg_2 : 0 0 : 579 579 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_ln1217_reg_81804_reg_6 : 0 0 : 574 574 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln1858_reg_82580_reg_5 : 0 0 : 574 574 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln2210_reg_83120_reg_8 : 0 0 : 574 574 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_ln2274_reg_83135_reg_4 : 0 0 : 574 574 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln2082_reg_82695_reg_b : 0 0 : 557 557 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB2 mul_ln2306_reg_82776_reg_2 : 0 0 : 515 515 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB9 mul_ln2338_reg_82791_reg_8 : 0 0 : 515 515 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB9 mul_ln2690_reg_82951_reg_6 : 0 0 : 515 515 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB5 mul_ln2466_reg_82861_reg_0 : 0 0 : 495 495 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1378_reg_82026_reg_0 : 0 0 : 475 475 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1506_reg_82267_reg_2 : 0 0 : 475 475 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1281_reg_81871_reg_3 : 0 0 : 464 464 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB7 mul_ln1698_reg_82377_reg_5 : 0 0 : 459 459 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB2 mul_ln1121_reg_81744_reg_0 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB9 mul_ln1346_reg_82021_reg_7 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln1410_reg_82056_reg_7 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_ln1570_reg_82292_reg_0 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln2402_reg_82826_reg_2 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln2434_reg_82846_reg_4 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB5 mul_ln2562_reg_82896_reg_2 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB8 mul_ln2658_reg_82931_reg_7 : 0 0 : 458 458 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln2178_reg_83100_reg_5 : 0 0 : 326 326 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1474_reg_82081_reg_b : 0 0 : 314 314 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln2018_reg_82655_reg_7 : 0 0 : 314 314 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1954_reg_82625_reg_3 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB2 mul_ln2050_reg_82680_reg_4 : 0 0 : 279 279 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1153_reg_81754_reg_a : 0 0 : 278 278 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1089_reg_81734_reg_7 : 0 0 : 272 272 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB13 mul_ln1185_reg_81784_reg_9 : 0 0 : 272 272 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB6 mul_ln1762_reg_82418_reg_5 : 0 0 : 268 268 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB7 mul_ln1794_reg_82197_reg_0 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB7 mul_ln2498_reg_82881_reg_4 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is detectFaces_processImage__GB10 mul_ln1249_reg_81836_reg_9 : 0 0 : 178 178 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 2774.609 ; gain = 1229.016 ; free physical = 1559 ; free virtual = 5425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (2356.0/oG.CP 72.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:02:02 . Memory (MB): peak = 3036.688 ; gain = 1491.094 ; free physical = 1275 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter1_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter9_reg_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter9_reg_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter1_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter7_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter7_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_0/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter8_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'inst/i_15/result_w_Scale_U/ram_reg' (RAMB18E1) to 'inst/i_15/result_h_Scale_U/ram_reg'
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/Data_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_x_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_x_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_y_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_y_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_h_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/result_h_Scale_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/IMG1_data_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295i_12/grp_processImage_fu_295/L_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:10 ; elapsed = 00:02:21 . Memory (MB): peak = 3048.613 ; gain = 1503.020 ; free physical = 148 ; free virtual = 3416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter1_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter9_reg_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter9_reg_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/rectangles_array5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter1_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter7_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter7_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/grp_processImage_Pipeline_Filters_fu_10447/zext_ln3194_reg_15871_pp0_iter8_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_295/L_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:02:35 . Memory (MB): peak = 3073.738 ; gain = 1528.145 ; free physical = 133 ; free virtual = 3401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:25 ; elapsed = 00:02:36 . Memory (MB): peak = 3073.738 ; gain = 1528.145 ; free physical = 134 ; free virtual = 3401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:02:45 . Memory (MB): peak = 3095.301 ; gain = 1549.707 ; free physical = 122 ; free virtual = 3386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:02:45 . Memory (MB): peak = 3095.301 ; gain = 1549.707 ; free physical = 124 ; free virtual = 3389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:35 ; elapsed = 00:02:46 . Memory (MB): peak = 3107.176 ; gain = 1561.582 ; free physical = 124 ; free virtual = 3388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:02:46 . Memory (MB): peak = 3107.176 ; gain = 1561.582 ; free physical = 124 ; free virtual = 3388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized3_618                            | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_619                            | A':B'              | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_541                            | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_234                                            | (A*B)'             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_235                            | PCIN>>17+(A*B)'    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_232                            | PCIN+A:B+C         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 | Dynamic            | -      | -      | -      | -      | 35     | -    | -    | -    | -    | -     | 0    | 1    | 
|detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 | (A'*B')'           | 30     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A'*B)'            | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A'*B)'            | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A*B)'             | 16     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A'*B)'            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A'*B)'            | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A*B)'             | 16     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB6                                  | (A'*B)'            | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB8                                  | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB8                                  | (A'*B)'            | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB8                                  | (A'*B)'            | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB8                                  | (A*B)'             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB8                                  | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A'*B)'            | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A'*B)'            | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A'*B)'            | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A*B)'             | 16     | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB10                                 | (A'*B)'            | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB12                                 | ((A'*B')')'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB13                                 | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A'*B)'            | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A'*B)'            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A'*B)'            | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A*B)'             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A*B)'             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB13                                 | (A*B)'             | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB7                                  | (A'*B)'            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB7                                  | (A'*B)'            | 16     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB7                                  | (A'*B)'            | 16     | 18     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB7                                  | (A'*B)'            | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A*B)'             | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A'*B)'            | 16     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces                                                    | (A'*B)'            | 16     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB5                                  | (A'*B)'            | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage__GB5                                  | (A'*B)'            | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3                                | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                                | A':B'              | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_168                            | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5                                | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6                                | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7                                | PCIN+(A*B)'        | 17     | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8                                | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9                                | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized10                               | PCIN+(A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized11                               | PCIN>>17+A'*B''    | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized12                               | (PCIN+A''*B'')'    | 19     | 16     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized13                               | PCIN>>17+(A*B'')'  | 0      | 15     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized14                               | PCIN>>17+A'*B''    | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4                                | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                                | (A*B)'             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                | PCIN>>17+(A*B)'    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1                                | PCIN+A:B+C         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detectFaces_processImage_Pipeline_Filters                      | (A'*B'')'          | 16     | 18     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage_Pipeline_Filters                      | (C'+((D+A)'*B')')' | 5      | 5      | 5      | 4      | 10     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0              | (C'+((D+A)'*B')')' | 5      | 5      | 5      | 5      | 10     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|detectFaces_processImage_Pipeline_Filters                      | (C'+((D+A)'*B')')' | 5      | 5      | 5      | 5      | 10     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|detectFaces_processImage_Pipeline_Filters                      | (PCIN+(A''*B'')')' | 30     | 14     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|detectFaces_processImage_Pipeline_Filters                      | (A'*B'')'          | 30     | 14     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|detectFaces_processImage_Pipeline_Filters                      | (PCIN+(A'*B'')')'  | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0              | C'+(A'*B')'        | 5      | 5      | 5      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0              | (C'+(A'*B')')'     | 5      | 5      | 5      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1_DSP48_0              | (C'+(A'*B')')'     | 5      | 5      | 5      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|detectFaces_processImage__GB8                                  | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  7947|
|2     |DSP48E1  |   100|
|26    |LUT1     |   678|
|27    |LUT2     | 25870|
|28    |LUT3     |  5095|
|29    |LUT4     |  4307|
|30    |LUT5     |  2054|
|31    |LUT6     |  8630|
|32    |MUXCY    |  2094|
|33    |MUXF7    |  1444|
|34    |MUXF8    |   560|
|35    |RAMB18E1 |    44|
|44    |RAMB36E1 |    64|
|66    |SRL16E   |   707|
|67    |SRLC32E  |   252|
|68    |XORCY    |  1708|
|69    |FDE      |    86|
|70    |FDRE     | 45576|
|71    |FDSE     |    70|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:02:47 . Memory (MB): peak = 3107.176 ; gain = 1561.582 ; free physical = 124 ; free virtual = 3388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 3111.090 ; gain = 1397.824 ; free physical = 6368 ; free virtual = 9634
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:02:50 . Memory (MB): peak = 3111.090 ; gain = 1565.496 ; free physical = 6391 ; free virtual = 9636
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3111.090 ; gain = 0.000 ; free physical = 6387 ; free virtual = 9634
INFO: [Netlist 29-17] Analyzing 14047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3171.043 ; gain = 0.000 ; free physical = 6365 ; free virtual = 9622
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 683 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 597 instances
  FDE => FDRE: 86 instances

Synth Design complete | Checksum: 5b6b6d07
INFO: [Common 17-83] Releasing license: Synthesis
728 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:54 ; elapsed = 00:03:08 . Memory (MB): peak = 3171.043 ; gain = 1733.953 ; free physical = 6364 ; free virtual = 9621
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8082.911; main = 2215.135; forked = 6433.718
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16428.488; main = 3171.043; forked = 13754.875
Write ShapeDB Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3195.055 ; gain = 0.000 ; free physical = 6348 ; free virtual = 9616
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/design_2_detectFaces_0_0_synth_1/design_2_detectFaces_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_detectFaces_0_0, cache-ID = 12899941f4330312
INFO: [Coretcl 2-1174] Renamed 953 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3195.055 ; gain = 0.000 ; free physical = 5939 ; free virtual = 9619
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/design_2_detectFaces_0_0_synth_1/design_2_detectFaces_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_2_detectFaces_0_0_utilization_synth.rpt -pb design_2_detectFaces_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  6 23:22:11 2025...
