# DAY=01
Design and verify the 2:1 mux.

## Interface Definition-
```verilog
module Mux_2_to_1(
input [7:0]I0,I1,
input select,
output reg [7:0]Y
    );
```
