%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'a'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:11:34: ... Location of port declaration
   11 |     input  wire signed [W_A-1:0] a,
      |                                  ^
                     ... For warning description see https://verilator.org/warn/PINMISSING?v=5.033
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on around source to disable this message.
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'b'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:12:34: ... Location of port declaration
   12 |     input  wire        [W_B-1:0] b,
      |                                  ^
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'sum_ab'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:13:34: ... Location of port declaration
   13 |     output wire signed [W_A-1:0] sum_ab,
      |                                  ^~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'diff_ab'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:14:34: ... Location of port declaration
   14 |     output wire signed [W_A-1:0] diff_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'prod_ab'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:15:34: ... Location of port declaration
   15 |     output wire signed [W_A-1:0] prod_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'quot_ab'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:16:34: ... Location of port declaration
   16 |     output wire signed [W_A-1:0] quot_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:16:9: Cell has missing pin: 'mod_ab'
   16 |   arith u_arith (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arith.sv:17:34: ... Location of port declaration
   17 |     output wire        [W_A-1:0] mod_ab
      |                                  ^~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'a'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:11:34: ... Location of port declaration
   11 |     input  wire signed [W_A-1:0] a,
      |                                  ^
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'b'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:12:34: ... Location of port declaration
   12 |     input  wire        [W_B-1:0] b,
      |                                  ^
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'sum_ab'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:13:34: ... Location of port declaration
   13 |     output wire signed [W_A-1:0] sum_ab,
      |                                  ^~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'diff_ab'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:14:34: ... Location of port declaration
   14 |     output wire signed [W_A-1:0] diff_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'prod_ab'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:15:34: ... Location of port declaration
   15 |     output wire signed [W_A-1:0] prod_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'quot_ab'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:16:34: ... Location of port declaration
   16 |     output wire signed [W_A-1:0] quot_ab,
      |                                  ^~~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:16:14: Cell has missing pin: 'rem_ab'
   16 |   arithmetic u_arithmetic (
      |              ^~~~~~~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic.sv:17:34: ... Location of port declaration
   17 |     output wire        [W_A-1:0] rem_ab
      |                                  ^~~~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/param_wrapper.sv:16:9: Cell has missing pin: 'in_a'
   16 |   param u_param (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/param.sv:11:32: ... Location of port declaration
   11 |     input  wire [WIDTH_A-1:0]  in_a,
      |                                ^~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/param_wrapper.sv:16:9: Cell has missing pin: 'in_b'
   16 |   param u_param (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/param.sv:12:32: ... Location of port declaration
   12 |     input  wire [WIDTH_B-1:0]  in_b,
      |                                ^~~~
%Warning-PINMISSING: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/param_wrapper.sv:16:9: Cell has missing pin: 'out_cat'
   16 |   param u_param (
      |         ^~~~~~~
                     /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/param.sv:13:39: ... Location of port declaration
   13 |     output wire [WIDTH_A+WIDTH_B-1:0] out_cat
      |                                       ^~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/partselect.sv:18:32: Bit extraction of var[15:0] requires 4 bit index, not 3 bits.
                                                                                                                     : ... note: In instance 'tb_top.dut.u_partselect_wrapper.u_partselect'
   18 |     assign dynamic_ps = data_in[idx +: 4];
      |                                ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/param_wrapper.sv:7:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                  : ... note: In instance 'tb_top.dut.u_param_wrapper'
    7 |     input  wire [-1:0] in_flat,
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/param_wrapper.sv:8:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                  : ... note: In instance 'tb_top.dut.u_param_wrapper'
    8 |     output wire [-1:0] out_flat
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/constant_wrapper.sv:7:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                     : ... note: In instance 'tb_top.dut.u_constant_wrapper'
    7 |     input  wire [-1:0] in_flat,
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:7:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                       : ... note: In instance 'tb_top.dut.u_arithmetic_wrapper'
    7 |     input  wire [-1:0] in_flat,
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_wrapper.sv:8:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                       : ... note: In instance 'tb_top.dut.u_arithmetic_wrapper'
    8 |     output wire [-1:0] out_flat
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:7:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                  : ... note: In instance 'tb_top.dut.u_arith_wrapper'
    7 |     input  wire [-1:0] in_flat,
      |                 ^
%Warning-ASCRANGE: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arith_wrapper.sv:8:17: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                                                  : ... note: In instance 'tb_top.dut.u_arith_wrapper'
    8 |     output wire [-1:0] out_flat
      |                 ^
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:848:6: Input port connection 'in_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'arith_wrapper_in_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  848 |     .in_flat(arith_wrapper_in_flat),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:849:6: Output port connection 'out_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'arith_wrapper_out_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  849 |     .out_flat(arith_wrapper_out_flat)
      |      ^~~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:856:6: Input port connection 'in_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'arithmetic_wrapper_in_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  856 |     .in_flat(arithmetic_wrapper_in_flat),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:857:6: Output port connection 'out_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'arithmetic_wrapper_out_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  857 |     .out_flat(arithmetic_wrapper_out_flat)
      |      ^~~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:920:6: Input port connection 'in_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'constant_wrapper_in_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  920 |     .in_flat(constant_wrapper_in_flat),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:928:6: Input port connection 'in_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'param_wrapper_in_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  928 |     .in_flat(param_wrapper_in_flat),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /opt/module-fuzz/rewiring/test_comprehensive_WORKS/cycle_0001/top.sv:929:6: Output port connection 'out_flat' expects 2 bits on the pin connection, but pin connection's VARREF 'param_wrapper_out_flat' generates 1 bits.
                                                                                                : ... note: In instance 'tb_top.dut'
  929 |     .out_flat(param_wrapper_out_flat)
      |      ^~~~~~~~
%Error-UNSUPPORTED: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/reduce_case.sv:19:30: Unsupported tristate construct: XOR
                                                                                                                    : ... note: In instance 'tb_top.dut.u_reduce_case_wrapper.u_reduce_case'
   19 |                       (&( (b ^ 4'bzzzz) === 4'bzzzz ));                 
      |                              ^
%Error-UNSUPPORTED: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/reduce_case.sv:19:30: Unsupported tristate construct: XOR in function getEnExprBasedOnOriginalp
   19 |                       (&( (b ^ 4'bzzzz) === 4'bzzzz ));                 
      |                              ^
%Error: Internal Error: /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/reduce_case.sv:19:41: ../V3Ast.cpp:432: Null item passed to setOp2p
   19 |                       (&( (b ^ 4'bzzzz) === 4'bzzzz ));                 
      |                                         ^~~
