{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583425042359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583425042367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 10:17:22 2020 " "Processing started: Thu Mar 05 10:17:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583425042367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425042367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425042367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583425042817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583425042818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffdt.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffdt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffdt " "Found entity 1: ffdt" {  } { { "ffdt.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/ffdt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Found entity 1: and_" {  } { { "and_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/and_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_ " "Found entity 1: or_" {  } { { "or_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/or_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_ " "Found entity 1: not_" {  } { { "not_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/not_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_ " "Found entity 1: xor_" {  } { { "xor_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/xor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_ " "Found entity 1: deco_" {  } { { "deco_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/deco_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxt_2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxt_2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxt_2a1 " "Found entity 1: muxt_2a1" {  } { { "muxt_2a1.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/muxt_2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583425051073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fulladder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051486 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \".\", or an identifier fulladder.v(1) " "Verilog HDL syntax error at fulladder.v(1) near text: \";\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fulladder.v" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/fulladder.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1583425051716 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583425051878 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 05 10:17:31 2020 " "Processing ended: Thu Mar 05 10:17:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583425051878 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583425051878 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583425051878 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583425051878 ""}
