// SPDX-License-Identifier: GPL-2.0
//
// Copyright (C) 2015 Freescale Semiconductor, Inc.

#include "imx6ul-14x14-evk.dts"
/ {
	memory@80000000 {
		reg = <0x80000000 0x10000000>;
	};

	reserved-memory {
		linux,cma {
			size = <0x2000000>;
		};
	};

	sound-wm8960 {
		status = "disabled";
	};

	sound-mqs {
		compatible = "fsl,imx6sx-sdb-mqs",
				"fsl,imx-audio-mqs";
		model = "mqs-audio";
		cpu-dai = <&sai1>;
		asrc-controller = <&asrc>;
		audio-codec = <&mqs>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};
	};

	i2c_gpio: analog-i2c {
		compatible = "i2c-gpio";
		gpios = <&gpio5 8 0 /* sda */
				 &gpio5 7 0 /* scl */
				>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c>;
		i2c-gpio,delay-us = <5>;
		i2c-gpio,timeout-ms = <100>;
		#address-cells = <1>;
		#size-cells = <0>;

		rtc@51 {
			compatible = "nxp,pcf85063";
			reg = <0x51>;
		};

		adv7180: adv7180@20 {
			compatible = "adv,adv7180";
			reg = <0x20>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_csi0>;
			clocks = <&clks  IMX6UL_CLK_CSI>;
			clock-names = "csi_mclk";
			DOVDD-supply = <&reg_3p3v>;
			AVDD-supply  = <&reg_1p8v>;
			DVDD-supply  = <&reg_1p8v>;
			PVDD-supply  = <&reg_1p8v>;
			pwn-gpios = <&gpio5 6 0>;
			rst-gpios = <&gpio5 5 0>;
			csi_id = <0>;
			mclk = <22000000>;
			mclk_source = <0>;
			cvbs = <1>;
			status = "disabled";
			port {
				adv7180_ep: adv-endpoint {
					remote-endpoint = <&csi1_ep>;
				};
			};
		};
	};

	watchdog: watchdog {
		compatible = "cat82x-gpio-wdt";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wdt>;
		gpios = <&gpio5 0 0>;
		hw_margin_ms = <800>;
	};

	beep {
		compatible = "pwm-leds";
		beep-leds {
			label = "beeper-pwm";
			pwms = <&pwm6 0 400000>;
			max-brightness = <127>;
		};
	};

	leds {
		compatible = "gpio-leds";
		green-led {
			label = "led-run";
			gpios = <&gpio4 16 1>;
			linux,default-trigger = "heartbeat";
		};

		red-led {
			label = "led-err";
			gpios = <&gpio4 14 1>;
			default-state = "keep";
		};
	};

	spi4 {
		status = "disabled";
	};

};

&backlight_display {
	pwms = <&pwm5 0 5000000>;
	default-brightness-level = <7>;
};

&csi1_ep {
	remote-endpoint = <&adv7180_ep>;
};

&i2c1 {
	status = "disabled";
};

&i2c2 {
	status = "disabled";
};

&fec1 {
	local-mac-address = [00 00 de ad 4e d8];
};

&fec2 {
	local-mac-address = [11 00 de ad 4e d9];
};

&ethphy0 {
	reg = <1>;
};

&ethphy1 {
	reg = <5>;
};

&lcdif {
	status = "disabled";

	display0: display@0 {
		bus-width = <16>;

		display-timings {
			timing0: timing0 {
				clock-frequency = <9000000>;
				hback-porch = <43>;
				hsync-len = <4>;
				vback-porch = <8>;
				vfront-porch = <8>;
				vsync-len = <6>;
			};
		};
	};
};

&pwm1 {
	status = "disabled";
};

&pwm5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm5>;
	status = "okay";
};

&pwm6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm6>;
	status = "okay";
};

&qspi {
	status = "disabled";
};

&snvs_poweroff {
	status = "disabled";
};

&snvs_pwrkey {
	status = "disabled";
};

&sim2 {
	status = "disabled";
};

&uart2 {
	/delete-property/ uart-has-rtscts;
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
	status = "okay";

	flash: mx25l1653@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "rohm,dh2228fv";   /* spidev */
		spi-max-frequency = <2000000>;
		reg = <0>;
	};
};

&sai1 {
	assigned-clocks = <&clks IMX6UL_CLK_SAI1_SEL>,
			<&clks IMX6UL_CLK_SAI1>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <24576000>;
	status = "okay";
};

&sai2 {
	status = "disabled";
};

&mqs {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_mqs>;
	clocks = <&clks IMX6UL_CLK_SAI1>;
	clock-names = "mclk";
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x2>;
	fsl,cpu_pupscr_sw = <0x1>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
/*  fsl,wdog-reset = <1>;  watchdog select of reset source */
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	num-channels = <10>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "defalut";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	status = "okay";
	nand-on-flash-bbt;

	partition@0 {
		label = "u-boot";
		reg = <0x0000000 0x300000>; /* 3M */
	};

	partition@300000 {
		label = "dtb";
		reg = <0x300000 0x100000>;  /* 1M */
	};

	partition@400000 {
		label = "kernel";
		reg = <0x400000 0xC00000>;  /* 12M */
	};

	partition@1000000 {
		label = "rootfs";
		reg = <0x1000000 0x7000000>; /* 112M */
	};

	partition@8000000 {
		label = "opt";
		reg = <0x8000000 0x8000000>; /* 128M */
	};
};

&usdhc1 {
	pinctrl-names = "default";
	/delete-property/ pinctrl-1;
	/delete-property/ pinctrl-2;
	no-1-8-v;
	wp-gpios = <&gpio1 18 GPIO_ACTIVE_HIGH>;
	/delete-property/ vmmc-supply;
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	wifi-host;
	#address-cells = <1>;
	#size-cells = <0>;

	brcmf: brcmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		host-wake-disable;
	};
};

&can1 {
	/delete-property/ xceiver-supply;
};

&can2 {
	/delete-property/ xceiver-supply;
};

&wdog1 {
	status = "disabled";
};

&iomuxc {
	pinctrl-0 = <&pinctrl_hog_1 &pinctrl_wifi &pinctrl_paver>;

	pinctrl_hog_1: hoggrp-1 {
		fsl,pins = <
			MX6UL_PAD_NAND_DQS__GPIO4_IO16      0x17059 /* err led */
			MX6UL_PAD_NAND_CE1_B__GPIO4_IO14    0x17059 /* run led */
			MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01  0x17059 /* sys mode */
			MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02  0x17059 /* clr reg */
			MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03  0x17059 /* eth1_reset */
			MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04  0x17059 /* eth2_reset */
		>;
	};

	pinctrl_paver: paver {
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__GPIO3_IO00       0x40017059 /* BD_V_POWER_EN */
			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06  0x40017059 /* BD_L_POWER_EN */
			MX6UL_PAD_LCD_ENABLE__GPIO3_IO01    0x40017059 /* BD_RESET */
			MX6UL_PAD_LCD_DATA09__GPIO3_IO14    0x40017059 /* VPcie_En */
			MX6UL_PAD_LCD_HSYNC__GPIO3_IO02     0x40017059 /* Can1Stb */
			MX6UL_PAD_LCD_VSYNC__GPIO3_IO03     0x40017059 /* Can2Stb */
			MX6UL_PAD_LCD_RESET__GPIO3_IO04     0x40017059 /* 4G_Power_on/off */
			MX6UL_PAD_LCD_DATA13__GPIO3_IO18    0x40017059 /* 4G_RESET */
		>;
	};

	pinctrl_lcdif_dat: lcdifdatgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
		>;
	};

	pinctrl_lcdif_ctrl: lcdifctrlgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
			MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
			MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
		>;
	};

	pinctrl_pwm5: pwm5grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA18__PWM5_OUT  0x110b0
		>;
	};

	pinctrl_pwm6: pwm6grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA19__PWM6_OUT  0x110b0
		>;
	};

	pinctrl_mqs: mqsgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA22__MQS_RIGHT 0x11088
			MX6UL_PAD_LCD_DATA23__MQS_LEFT  0x11088
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX   0x1b0b1
			MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX   0x1b0b1
		>;
	};

	pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__UART6_DCE_TX    0x1b0b1
			MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX  0x1b0b1
		>;
	};

	pinctrl_uart7: uart7grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA16__UART7_DCE_TX  0x1b0b1
			MX6UL_PAD_LCD_DATA17__UART7_DCE_RX  0x1b0b1
		>;
	};

	pinctrl_uart8: uart8grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA20__UART8_DCE_TX  0x1b0b1
			MX6UL_PAD_LCD_DATA21__UART8_DCE_RX  0x1b0b1
		>;
	};

	pinctrl_usbotg2: usbotg2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO05__ANATOP_OTG2_ID 0x17059
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
			MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x10059
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */
			MX6UL_PAD_UART1_CTS_B__GPIO1_IO18       0x17059 /* SD1 WP */
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x17059
			MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x17059
			MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17059
			MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17059
			MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17059
			MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17059
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x170b9
			MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x170b9
			MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x170b9
			MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x170b9
			MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x170b9
			MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x170b9
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x170f9
			MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x170f9
			MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x170f9
			MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x170f9
			MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x170f9
			MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x170f9
		>;
	};


	pinctrl_adc1: adc1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0xb0        /* adc 8 */
			MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0xb0        /* adc 9 */
		>;
	};

	pinctrl_gpmi_nand_1: gpmi-nand-1 {
		fsl,pins = <
			MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
			MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
			MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
			MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb0b1
			MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
			MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
			MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
			MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
			MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
			MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
			MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
			MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
			MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
			MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
			MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
			MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
		>;
	};

	pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA05__GPIO4_IO26    0x17059
		>;
	};

	pinctrl_ecspi1_1: escpi1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK   0x100b1
			MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI   0x100b1
			MX6UL_PAD_CSI_DATA07__ECSPI1_MISO   0x100b1
		>;
	};

	pinctrl_csi0: csi0grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__CSI_MCLK        0x1b088
			MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK    0x1b088
			MX6UL_PAD_CSI_VSYNC__CSI_VSYNC      0x1b088
			MX6UL_PAD_CSI_HSYNC__CSI_HSYNC      0x1b088
			MX6UL_PAD_CSI_DATA00__CSI_DATA02    0x1b088
			MX6UL_PAD_CSI_DATA01__CSI_DATA03    0x1b088
			MX6UL_PAD_CSI_DATA02__CSI_DATA04    0x1b088
			MX6UL_PAD_CSI_DATA03__CSI_DATA05    0x1b088
			MX6UL_PAD_CSI_DATA04__CSI_DATA06    0x1b088
			MX6UL_PAD_CSI_DATA05__CSI_DATA07    0x1b088
			MX6UL_PAD_CSI_DATA06__CSI_DATA08    0x1b088
			MX6UL_PAD_CSI_DATA07__CSI_DATA09    0x1b088
			MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05  0x17059 /* csi_reset */
			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06  0x17059 /* csi_en */
		>;
	};

	pinctrl_i2c: i2cgrp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07  0x4001b8b0  /*scl */
			MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08  0x4001b8b0  /*sda */
		>;
	};

	pinctrl_wifi: wifigrp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05  0x17059 /* WL_REG_ON */
			MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09  0x17059 /*WL_HOST_WAKE*/
		>;
	};

	pinctrl_blueth: bluethgrp {
		fsl,pins = <
			MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS    0x1b0b1
			MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS    0x1b0b1
			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06  0x17059 /* BT_WAKE */
		>;
	};

	pinctrl_wdt: wdtgrp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00  0x17059 /* wdog */
		>;
	};
};
