{
  "Top": "Multirate_v1",
  "RtlTop": "Multirate_v1",
  "RtlPrefix": "",
  "RtlSubPrefix": "Multirate_v1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Multirate_v1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Multirate_v1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8 ~ 20",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Multirate_v1",
    "Version": "1.0",
    "DisplayName": "Multirate_v1",
    "Revision": "2114350938",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Multirate_v1_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_multirate_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.res",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_9s_25_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_11ns_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_11s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_12ns_30_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_16s_16s_14ns_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v1_am_addmul_17s_17s_11ns_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_5ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_7ns_19s_24_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_8ns_24s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_8ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_8s_25s_25_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_8s_26s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9ns_31s_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_10ns_25s_27_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_10ns_29s_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_10s_25s_26_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_10s_28s_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_11ns_29s_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_11s_28s_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_12s_30s_30_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_12s_32s_32_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_13s_29s_30_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_13s_31s_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_14s_30s_31_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_16s_16s_15ns_32s_32_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_addmuladd_17s_17s_7s_25s_25_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_ama_submuladd_18s_16s_7ns_23s_25_4_1.vhd",
      "impl\/vhdl\/Multirate_v1_FIR_filter.vhd",
      "impl\/vhdl\/Multirate_v1_FIR_filter_1.vhd",
      "impl\/vhdl\/Multirate_v1_FIR_filter_2.vhd",
      "impl\/vhdl\/Multirate_v1_mac_muladd_16s_10s_28s_28_4_0.vhd",
      "impl\/vhdl\/Multirate_v1_mac_muladd_16s_14ns_28s_30_4_0.vhd",
      "impl\/vhdl\/Multirate_v1_mul_16s_13s_28_1_0.vhd",
      "impl\/vhdl\/Multirate_v1_mul_16s_17ns_32_1_1.vhd",
      "impl\/vhdl\/Multirate_v1_regslice_both.vhd",
      "impl\/vhdl\/Multirate_v1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_9s_25_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_11ns_29_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_11s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_12ns_30_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/Multirate_v1_am_addmul_16s_16s_14ns_31_4_0.v",
      "impl\/verilog\/Multirate_v1_am_addmul_17s_17s_11ns_29_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_5ns_25s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_7ns_19s_24_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_8ns_24s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_8s_25s_25_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_8s_26s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9ns_31s_31_4_0.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_9s_27s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_10ns_25s_27_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_10s_25s_26_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_10s_28s_28_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_11ns_29s_29_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_11s_28s_29_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_12s_30s_30_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_12s_32s_32_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_13s_29s_30_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_13s_31s_31_4_0.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_14s_30s_31_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_16s_16s_15ns_32s_32_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_addmuladd_17s_17s_7s_25s_25_4_1.v",
      "impl\/verilog\/Multirate_v1_ama_submuladd_18s_16s_7ns_23s_25_4_1.v",
      "impl\/verilog\/Multirate_v1_FIR_filter.v",
      "impl\/verilog\/Multirate_v1_FIR_filter_1.v",
      "impl\/verilog\/Multirate_v1_FIR_filter_2.v",
      "impl\/verilog\/Multirate_v1_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Multirate_v1_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Multirate_v1_mac_muladd_16s_10s_28s_28_4_0.v",
      "impl\/verilog\/Multirate_v1_mac_muladd_16s_14ns_28s_30_4_0.v",
      "impl\/verilog\/Multirate_v1_mul_16s_13s_28_1_0.v",
      "impl\/verilog\/Multirate_v1_mul_16s_17ns_32_1_1.v",
      "impl\/verilog\/Multirate_v1_regslice_both.v",
      "impl\/verilog\/Multirate_v1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Multirate_v1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Multirate_v1",
      "BindInstances": "add_ln32_1_fu_1104_p2",
      "Instances": [
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_405",
          "BindInstances": "mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2"
        },
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_425",
          "BindInstances": "mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2"
        },
        {
          "ModuleName": "FIR_filter_2",
          "InstanceName": "grp_FIR_filter_2_fu_462",
          "BindInstances": "am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21"
        },
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_473",
          "BindInstances": "mul_16s_17ns_32_1_1_U31 tmp4_fu_1120_p2 tmp5_fu_1130_p2 am_addmul_17s_17s_11ns_29_4_1_U32 am_addmul_17s_17s_11ns_29_4_1_U32 am_addmul_17s_17s_11ns_29_4_1_U32 tmp6_fu_1156_p2 tmp12_fu_1166_p2 tmp610_fu_1176_p2 tmp117_fu_1182_p2 tmp118_fu_1192_p2 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 tmp13_fu_1202_p2 grp_fu_2671_p0 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 tmp119_fu_1218_p2 tmp120_fu_1228_p2 tmp19_fu_1238_p2 grp_fu_2841_p3 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 am_addmul_16s_16s_12ns_30_4_1_U36 am_addmul_16s_16s_12ns_30_4_1_U36 am_addmul_16s_16s_12ns_30_4_1_U36 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 am_addmul_16s_16s_11ns_29_4_1_U37 am_addmul_16s_16s_11ns_29_4_1_U37 am_addmul_16s_16s_11ns_29_4_1_U37 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 am_addmul_16s_16s_12s_29_4_1_U38 am_addmul_16s_16s_12s_29_4_1_U38 am_addmul_16s_16s_12s_29_4_1_U38 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 am_addmul_16s_16s_11s_28_4_1_U39 am_addmul_16s_16s_11s_28_4_1_U39 am_addmul_16s_16s_11s_28_4_1_U39 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 am_addmul_16s_16s_10ns_28_4_1_U40 am_addmul_16s_16s_10ns_28_4_1_U40 am_addmul_16s_16s_10ns_28_4_1_U40 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 am_addmul_16s_16s_10ns_28_4_1_U41 am_addmul_16s_16s_10ns_28_4_1_U41 am_addmul_16s_16s_10ns_28_4_1_U41 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 am_addmul_16s_16s_11s_27_4_1_U42 am_addmul_16s_16s_11s_27_4_1_U42 am_addmul_16s_16s_11s_27_4_1_U42 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 tmp65_fu_1244_p2 tmp66_fu_2184_p2 am_addmul_16s_16s_11s_28_4_1_U44 am_addmul_16s_16s_11s_28_4_1_U44 am_addmul_16s_16s_11s_28_4_1_U44 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 tmp71_fu_1250_p2 am_addmul_16s_16s_10s_27_4_1_U45 am_addmul_16s_16s_10s_27_4_1_U45 am_addmul_16s_16s_10s_27_4_1_U45 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 tmp81_fu_1256_p2 tmp82_fu_2216_p2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 tmp85_fu_1262_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 am_addmul_16s_16s_8ns_26_4_1_U48 am_addmul_16s_16s_8ns_26_4_1_U48 am_addmul_16s_16s_8ns_26_4_1_U48 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 am_addmul_16s_16s_9s_25_4_1_U50 am_addmul_16s_16s_9s_25_4_1_U50 am_addmul_16s_16s_9s_25_4_1_U50 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 tmp105_fu_1268_p2 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 tmp109_fu_1274_p2 tmp110_fu_2305_p2 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 tmp113_fu_1280_p2 tmp114_fu_2326_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 add_ln68_10_fu_2403_p2 add_ln68_11_fu_2530_p2 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 add_ln68_17_fu_2418_p2 add_ln68_18_fu_2552_p2 ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 add_ln68_23_fu_2430_p2 add_ln68_24_fu_2568_p2 add_ln68_25_fu_2578_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 add_ln68_28_fu_2435_p2 ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 add_ln68_31_fu_2447_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 add_ln68_36_fu_2466_p2 add_ln68_37_fu_2476_p2 add_ln68_38_fu_2486_p2 ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 add_ln68_43_fu_2345_p2 add_ln68_44_fu_2603_p2 ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 add_ln68_51_fu_2616_p2 add_ln68_52_fu_2626_p2"
        }
      ]
    },
    "Info": {
      "FIR_filter_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multirate_v1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.025"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "668",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.392"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "609",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "244",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.408"
        },
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "3419",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1551",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Multirate_v1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "10",
          "LatencyWorst": "19",
          "PipelineIIMin": "8",
          "PipelineIIMax": "20",
          "PipelineII": "8 ~ 20",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.408"
        },
        "Area": {
          "DSP": "58",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "6027",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "3067",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:18:57 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
