// Seed: 2400528296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3 - id_4;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output uwire id_2,
    output wor id_3,
    output logic id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8
);
  always_comb id_4 <= 1;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
endmodule
