#! /home1/c/cis571/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis571/tools/lib64/ivl/system.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/va_math.vpi";
S_0x185e0e0 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x1896d60_0 .var "clk", 0 0;
v0x1896e20_0 .var/i "errors", 31 0;
v0x1896f00_0 .var "expected_rs_A", 15 0;
v0x1896ff0_0 .var "expected_rs_B", 15 0;
v0x18970d0_0 .var "expected_rt_A", 15 0;
v0x1897200_0 .var "expected_rt_B", 15 0;
v0x18972e0_0 .var "gwe", 0 0;
v0x1897380_0 .var/i "input_file", 31 0;
v0x1897460_0 .var/i "output_file", 31 0;
v0x1897540_0 .var "rd_A", 2 0;
v0x1897600_0 .var "rd_B", 2 0;
v0x18976d0_0 .var "rs_A", 2 0;
v0x18977a0_0 .var "rs_B", 2 0;
v0x1897870_0 .net "rs_data_A", 15 0, L_0x189fc90;  1 drivers
v0x1897940_0 .net "rs_data_B", 15 0, L_0x18a04d0;  1 drivers
v0x1897a10_0 .var "rst", 0 0;
v0x1897ab0_0 .var "rt_A", 2 0;
v0x1897c90_0 .var "rt_B", 2 0;
v0x1897d60_0 .net "rt_data_A", 15 0, L_0x18a0d90;  1 drivers
v0x1897e30_0 .net "rt_data_B", 15 0, L_0x18a16c0;  1 drivers
v0x1897f00_0 .var/i "tests", 31 0;
v0x1897fc0_0 .var "wdata_A", 15 0;
v0x18980b0_0 .var "wdata_B", 15 0;
v0x1898180_0 .var "wen_A", 0 0;
v0x1898250_0 .var "wen_B", 0 0;
S_0x185bcb0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x185e0e0;
 .timescale -9 -12;
v0x184ab30_0 .var "actual", 31 0;
v0x1846230_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x1846230_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x184ab30_0 {0 0 0};
    %end;
S_0x1886590 .scope module, "regfile_ss" "lc4_regfile_ss" 2 54, 4 18 0, S_0x185e0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs_A";
    .port_info 4 /OUTPUT 16 "o_rs_data_A";
    .port_info 5 /INPUT 3 "i_rt_A";
    .port_info 6 /OUTPUT 16 "o_rt_data_A";
    .port_info 7 /INPUT 3 "i_rs_B";
    .port_info 8 /OUTPUT 16 "o_rs_data_B";
    .port_info 9 /INPUT 3 "i_rt_B";
    .port_info 10 /OUTPUT 16 "o_rt_data_B";
    .port_info 11 /INPUT 3 "i_rd_A";
    .port_info 12 /INPUT 16 "i_wdata_A";
    .port_info 13 /INPUT 1 "i_rd_we_A";
    .port_info 14 /INPUT 3 "i_rd_B";
    .port_info 15 /INPUT 16 "i_wdata_B";
    .port_info 16 /INPUT 1 "i_rd_we_B";
P_0x1886790 .param/l "n" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x189f770 .functor AND 1, L_0x189f680, v0x1898250_0, C4<1>, C4<1>;
L_0x189f8d0 .functor AND 1, L_0x189f830, v0x1898180_0, C4<1>, C4<1>;
L_0x189ff50 .functor AND 1, L_0x189fe60, v0x1898250_0, C4<1>, C4<1>;
L_0x18a0100 .functor AND 1, L_0x18a0010, v0x1898180_0, C4<1>, C4<1>;
L_0x18a07c0 .functor AND 1, L_0x18a06d0, v0x1898250_0, C4<1>, C4<1>;
L_0x18a0570 .functor AND 1, L_0x18a0880, v0x1898180_0, C4<1>, C4<1>;
L_0x18a10b0 .functor AND 1, L_0x18a0fc0, v0x1898250_0, C4<1>, C4<1>;
L_0x18a12c0 .functor AND 1, L_0x18a1170, v0x1898180_0, C4<1>, C4<1>;
v0x1893d80_0 .net *"_ivl_0", 0 0, L_0x189f680;  1 drivers
v0x1893e60_0 .net *"_ivl_10", 4 0, L_0x189fa30;  1 drivers
L_0x7f91ef36ad98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1893f40_0 .net *"_ivl_13", 1 0, L_0x7f91ef36ad98;  1 drivers
v0x1894000_0 .net *"_ivl_14", 15 0, L_0x189fb50;  1 drivers
v0x18940e0_0 .net *"_ivl_18", 0 0, L_0x189fe60;  1 drivers
v0x18941a0_0 .net *"_ivl_2", 0 0, L_0x189f770;  1 drivers
v0x1894280_0 .net *"_ivl_20", 0 0, L_0x189ff50;  1 drivers
v0x1894360_0 .net *"_ivl_22", 0 0, L_0x18a0010;  1 drivers
v0x1894420_0 .net *"_ivl_24", 0 0, L_0x18a0100;  1 drivers
v0x1894590_0 .net *"_ivl_26", 15 0, L_0x18a01f0;  1 drivers
v0x1894670_0 .net *"_ivl_28", 4 0, L_0x18a0290;  1 drivers
L_0x7f91ef36ade0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1894750_0 .net *"_ivl_31", 1 0, L_0x7f91ef36ade0;  1 drivers
v0x1894830_0 .net *"_ivl_32", 15 0, L_0x18a03e0;  1 drivers
v0x1894910_0 .net *"_ivl_36", 0 0, L_0x18a06d0;  1 drivers
v0x18949d0_0 .net *"_ivl_38", 0 0, L_0x18a07c0;  1 drivers
v0x1894ab0_0 .net *"_ivl_4", 0 0, L_0x189f830;  1 drivers
v0x1894b70_0 .net *"_ivl_40", 0 0, L_0x18a0880;  1 drivers
v0x1894c30_0 .net *"_ivl_42", 0 0, L_0x18a0570;  1 drivers
v0x1894d10_0 .net *"_ivl_44", 15 0, L_0x18a0a30;  1 drivers
v0x1894df0_0 .net *"_ivl_46", 4 0, L_0x18a0ad0;  1 drivers
L_0x7f91ef36ae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1894ed0_0 .net *"_ivl_49", 1 0, L_0x7f91ef36ae28;  1 drivers
v0x1894fb0_0 .net *"_ivl_50", 15 0, L_0x18a0c50;  1 drivers
v0x1895090_0 .net *"_ivl_54", 0 0, L_0x18a0fc0;  1 drivers
v0x1895150_0 .net *"_ivl_56", 0 0, L_0x18a10b0;  1 drivers
v0x1895230_0 .net *"_ivl_58", 0 0, L_0x18a1170;  1 drivers
v0x18952f0_0 .net *"_ivl_6", 0 0, L_0x189f8d0;  1 drivers
v0x18953d0_0 .net *"_ivl_60", 0 0, L_0x18a12c0;  1 drivers
v0x18954b0_0 .net *"_ivl_62", 15 0, L_0x18a0e30;  1 drivers
v0x1895590_0 .net *"_ivl_64", 4 0, L_0x18a13d0;  1 drivers
L_0x7f91ef36ae70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1895670_0 .net *"_ivl_67", 1 0, L_0x7f91ef36ae70;  1 drivers
v0x1895750_0 .net *"_ivl_68", 15 0, L_0x18a1580;  1 drivers
v0x1895830_0 .net *"_ivl_8", 15 0, L_0x189f990;  1 drivers
v0x1895910_0 .net "clk", 0 0, v0x1896d60_0;  1 drivers
v0x1895bc0_0 .net "gwe", 0 0, v0x18972e0_0;  1 drivers
v0x1895c60_0 .net "i_rd_A", 2 0, v0x1897540_0;  1 drivers
v0x1895d40_0 .net "i_rd_B", 2 0, v0x1897600_0;  1 drivers
v0x1895e20_0 .net "i_rd_we_A", 0 0, v0x1898180_0;  1 drivers
v0x1895ee0_0 .net "i_rd_we_B", 0 0, v0x1898250_0;  1 drivers
v0x1895fa0_0 .net "i_rs_A", 2 0, v0x18976d0_0;  1 drivers
v0x1896080_0 .net "i_rs_B", 2 0, v0x18977a0_0;  1 drivers
v0x1896160_0 .net "i_rt_A", 2 0, v0x1897ab0_0;  1 drivers
v0x1896240_0 .net "i_rt_B", 2 0, v0x1897c90_0;  1 drivers
v0x1896320_0 .net "i_wdata_A", 15 0, v0x1897fc0_0;  1 drivers
v0x1896400_0 .net "i_wdata_B", 15 0, v0x18980b0_0;  1 drivers
v0x18964e0_0 .net "o_rs_data_A", 15 0, L_0x189fc90;  alias, 1 drivers
v0x18965c0_0 .net "o_rs_data_B", 15 0, L_0x18a04d0;  alias, 1 drivers
v0x18966a0_0 .net "o_rt_data_A", 15 0, L_0x18a0d90;  alias, 1 drivers
v0x1896780_0 .net "o_rt_data_B", 15 0, L_0x18a16c0;  alias, 1 drivers
v0x1896860 .array "output_data", 0 8;
v0x1896860_0 .net v0x1896860 0, 15 0, L_0x1846110; 1 drivers
v0x1896860_1 .net v0x1896860 1, 15 0, L_0x1866190; 1 drivers
v0x1896860_2 .net v0x1896860 2, 15 0, L_0x1899be0; 1 drivers
v0x1896860_3 .net v0x1896860 3, 15 0, L_0x189a920; 1 drivers
v0x1896860_4 .net v0x1896860 4, 15 0, L_0x189b810; 1 drivers
v0x1896860_5 .net v0x1896860 5, 15 0, L_0x189c620; 1 drivers
v0x1896860_6 .net v0x1896860 6, 15 0, L_0x189d530; 1 drivers
v0x1896860_7 .net v0x1896860 7, 15 0, L_0x189e450; 1 drivers
o0x7f91ef3caf28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1896860_8 .net v0x1896860 8, 15 0, o0x7f91ef3caf28; 0 drivers
v0x1896a70_0 .net "rst", 0 0, v0x1897a10_0;  1 drivers
L_0x189f680 .cmp/eq 3, v0x1897600_0, v0x18976d0_0;
L_0x189f830 .cmp/eq 3, v0x1897540_0, v0x18976d0_0;
L_0x189f990 .array/port v0x1896860, L_0x189fa30;
L_0x189fa30 .concat [ 3 2 0 0], v0x18976d0_0, L_0x7f91ef36ad98;
L_0x189fb50 .functor MUXZ 16, L_0x189f990, v0x1897fc0_0, L_0x189f8d0, C4<>;
L_0x189fc90 .functor MUXZ 16, L_0x189fb50, v0x18980b0_0, L_0x189f770, C4<>;
L_0x189fe60 .cmp/eq 3, v0x1897600_0, v0x18977a0_0;
L_0x18a0010 .cmp/eq 3, v0x1897540_0, v0x18977a0_0;
L_0x18a01f0 .array/port v0x1896860, L_0x18a0290;
L_0x18a0290 .concat [ 3 2 0 0], v0x18977a0_0, L_0x7f91ef36ade0;
L_0x18a03e0 .functor MUXZ 16, L_0x18a01f0, v0x1897fc0_0, L_0x18a0100, C4<>;
L_0x18a04d0 .functor MUXZ 16, L_0x18a03e0, v0x18980b0_0, L_0x189ff50, C4<>;
L_0x18a06d0 .cmp/eq 3, v0x1897600_0, v0x1897ab0_0;
L_0x18a0880 .cmp/eq 3, v0x1897540_0, v0x1897ab0_0;
L_0x18a0a30 .array/port v0x1896860, L_0x18a0ad0;
L_0x18a0ad0 .concat [ 3 2 0 0], v0x1897ab0_0, L_0x7f91ef36ae28;
L_0x18a0c50 .functor MUXZ 16, L_0x18a0a30, v0x1897fc0_0, L_0x18a0570, C4<>;
L_0x18a0d90 .functor MUXZ 16, L_0x18a0c50, v0x18980b0_0, L_0x18a07c0, C4<>;
L_0x18a0fc0 .cmp/eq 3, v0x1897600_0, v0x1897c90_0;
L_0x18a1170 .cmp/eq 3, v0x1897540_0, v0x1897c90_0;
L_0x18a0e30 .array/port v0x1896860, L_0x18a13d0;
L_0x18a13d0 .concat [ 3 2 0 0], v0x1897c90_0, L_0x7f91ef36ae70;
L_0x18a1580 .functor MUXZ 16, L_0x18a0e30, v0x1897fc0_0, L_0x18a12c0, C4<>;
L_0x18a16c0 .functor MUXZ 16, L_0x18a1580, v0x18980b0_0, L_0x18a10b0, C4<>;
S_0x18869d0 .scope generate, "genblk1[0]" "genblk1[0]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x1886bd0 .param/l "i" 0 4 46, +C4<00>;
L_0x1841810 .functor AND 1, L_0x1898640, v0x1898250_0, C4<1>, C4<1>;
L_0x183cf10 .functor AND 1, L_0x1898b50, v0x1898180_0, C4<1>, C4<1>;
L_0x1838630 .functor AND 1, L_0x1898eb0, v0x1898250_0, C4<1>, C4<1>;
L_0x1866020 .functor OR 1, L_0x183cf10, L_0x1838630, C4<0>, C4<0>;
v0x1887430_0 .net *"_ivl_0", 3 0, L_0x18984d0;  1 drivers
v0x1887530_0 .net *"_ivl_13", 3 0, L_0x18989e0;  1 drivers
L_0x7f91ef36a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1887610_0 .net *"_ivl_16", 0 0, L_0x7f91ef36a0a8;  1 drivers
L_0x7f91ef36a0f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18876d0_0 .net/2u *"_ivl_17", 3 0, L_0x7f91ef36a0f0;  1 drivers
v0x18877b0_0 .net *"_ivl_19", 0 0, L_0x1898b50;  1 drivers
v0x18878c0_0 .net *"_ivl_21", 0 0, L_0x183cf10;  1 drivers
v0x18879a0_0 .net *"_ivl_23", 3 0, L_0x1898d30;  1 drivers
L_0x7f91ef36a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1887a80_0 .net *"_ivl_26", 0 0, L_0x7f91ef36a138;  1 drivers
L_0x7f91ef36a180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1887b60_0 .net/2u *"_ivl_27", 3 0, L_0x7f91ef36a180;  1 drivers
v0x1887c40_0 .net *"_ivl_29", 0 0, L_0x1898eb0;  1 drivers
L_0x7f91ef36a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1887d00_0 .net *"_ivl_3", 0 0, L_0x7f91ef36a018;  1 drivers
v0x1887de0_0 .net *"_ivl_31", 0 0, L_0x1838630;  1 drivers
L_0x7f91ef36a060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1887ec0_0 .net/2u *"_ivl_4", 3 0, L_0x7f91ef36a060;  1 drivers
v0x1887fa0_0 .net *"_ivl_6", 0 0, L_0x1898640;  1 drivers
v0x1888060_0 .net *"_ivl_8", 0 0, L_0x1841810;  1 drivers
L_0x18984d0 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a018;
L_0x1898640 .cmp/eq 4, L_0x18984d0, L_0x7f91ef36a060;
L_0x1898850 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x1841810, C4<>;
L_0x18989e0 .concat [ 3 1 0 0], v0x1897540_0, L_0x7f91ef36a0a8;
L_0x1898b50 .cmp/eq 4, L_0x18989e0, L_0x7f91ef36a0f0;
L_0x1898d30 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a138;
L_0x1898eb0 .cmp/eq 4, L_0x1898d30, L_0x7f91ef36a180;
S_0x1886cb0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x18869d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1864a30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1864a70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1846110/d .functor BUFZ 16, v0x18871d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1846110 .delay 16 (1000,1000,1000) L_0x1846110/d;
v0x183d030_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x1838750_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x1866400_0 .net "in", 15 0, L_0x1898850;  1 drivers
v0x18664a0_0 .net "out", 15 0, L_0x1846110;  alias, 1 drivers
v0x18870c0_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x18871d0_0 .var "state", 15 0;
v0x18872b0_0 .net "we", 0 0, L_0x1866020;  1 drivers
E_0x1822150 .event posedge, v0x183d030_0;
S_0x1888140 .scope generate, "genblk1[1]" "genblk1[1]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x1888310 .param/l "i" 0 4 46, +C4<01>;
L_0x1866200 .functor AND 1, L_0x18992a0, v0x1898250_0, C4<1>, C4<1>;
L_0x18996b0 .functor AND 1, L_0x18995c0, v0x1898180_0, C4<1>, C4<1>;
L_0x18999e0 .functor AND 1, L_0x18998a0, v0x1898250_0, C4<1>, C4<1>;
L_0x1899aa0 .functor OR 1, L_0x18996b0, L_0x18999e0, C4<0>, C4<0>;
v0x1888e90_0 .net *"_ivl_0", 3 0, L_0x1899200;  1 drivers
v0x1888f90_0 .net *"_ivl_13", 3 0, L_0x18994d0;  1 drivers
L_0x7f91ef36a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1889070_0 .net *"_ivl_16", 0 0, L_0x7f91ef36a258;  1 drivers
L_0x7f91ef36a2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1889160_0 .net/2u *"_ivl_17", 3 0, L_0x7f91ef36a2a0;  1 drivers
v0x1889240_0 .net *"_ivl_19", 0 0, L_0x18995c0;  1 drivers
v0x1889350_0 .net *"_ivl_21", 0 0, L_0x18996b0;  1 drivers
v0x1889430_0 .net *"_ivl_23", 3 0, L_0x1899770;  1 drivers
L_0x7f91ef36a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1889510_0 .net *"_ivl_26", 0 0, L_0x7f91ef36a2e8;  1 drivers
L_0x7f91ef36a330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x18895f0_0 .net/2u *"_ivl_27", 3 0, L_0x7f91ef36a330;  1 drivers
v0x18896d0_0 .net *"_ivl_29", 0 0, L_0x18998a0;  1 drivers
L_0x7f91ef36a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1889790_0 .net *"_ivl_3", 0 0, L_0x7f91ef36a1c8;  1 drivers
v0x1889870_0 .net *"_ivl_31", 0 0, L_0x18999e0;  1 drivers
L_0x7f91ef36a210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1889950_0 .net/2u *"_ivl_4", 3 0, L_0x7f91ef36a210;  1 drivers
v0x1889a30_0 .net *"_ivl_6", 0 0, L_0x18992a0;  1 drivers
v0x1889af0_0 .net *"_ivl_8", 0 0, L_0x1866200;  1 drivers
L_0x1899200 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a1c8;
L_0x18992a0 .cmp/eq 4, L_0x1899200, L_0x7f91ef36a210;
L_0x1899430 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x1866200, C4<>;
L_0x18994d0 .concat [ 3 1 0 0], v0x1897540_0, L_0x7f91ef36a258;
L_0x18995c0 .cmp/eq 4, L_0x18994d0, L_0x7f91ef36a2a0;
L_0x1899770 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a2e8;
L_0x18998a0 .cmp/eq 4, L_0x1899770, L_0x7f91ef36a330;
S_0x18883d0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1888140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x18885b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x18885f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1866190/d .functor BUFZ 16, v0x1888c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1866190 .delay 16 (1000,1000,1000) L_0x1866190/d;
v0x1888810_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x1888900_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x18889d0_0 .net "in", 15 0, L_0x1899430;  1 drivers
v0x1888aa0_0 .net "out", 15 0, L_0x1866190;  alias, 1 drivers
v0x1888b60_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x1888c50_0 .var "state", 15 0;
v0x1888d10_0 .net "we", 0 0, L_0x1899aa0;  1 drivers
S_0x1889bd0 .scope generate, "genblk1[2]" "genblk1[2]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x1889d80 .param/l "i" 0 4 46, +C4<010>;
L_0x1899f70 .functor AND 1, L_0x1899e30, v0x1898250_0, C4<1>, C4<1>;
L_0x189a3b0 .functor AND 1, L_0x189a310, v0x1898180_0, C4<1>, C4<1>;
L_0x189a720 .functor AND 1, L_0x189a5e0, v0x1898250_0, C4<1>, C4<1>;
L_0x189a7e0 .functor OR 1, L_0x189a3b0, L_0x189a720, C4<0>, C4<0>;
v0x188aa20_0 .net *"_ivl_0", 3 0, L_0x1899d40;  1 drivers
v0x188ab20_0 .net *"_ivl_13", 3 0, L_0x189a1b0;  1 drivers
L_0x7f91ef36a408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188ac00_0 .net *"_ivl_16", 0 0, L_0x7f91ef36a408;  1 drivers
L_0x7f91ef36a450 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x188acc0_0 .net/2u *"_ivl_17", 3 0, L_0x7f91ef36a450;  1 drivers
v0x188ada0_0 .net *"_ivl_19", 0 0, L_0x189a310;  1 drivers
v0x188aeb0_0 .net *"_ivl_21", 0 0, L_0x189a3b0;  1 drivers
v0x188af90_0 .net *"_ivl_23", 3 0, L_0x189a500;  1 drivers
L_0x7f91ef36a498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188b070_0 .net *"_ivl_26", 0 0, L_0x7f91ef36a498;  1 drivers
L_0x7f91ef36a4e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x188b150_0 .net/2u *"_ivl_27", 3 0, L_0x7f91ef36a4e0;  1 drivers
v0x188b230_0 .net *"_ivl_29", 0 0, L_0x189a5e0;  1 drivers
L_0x7f91ef36a378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188b2f0_0 .net *"_ivl_3", 0 0, L_0x7f91ef36a378;  1 drivers
v0x188b3d0_0 .net *"_ivl_31", 0 0, L_0x189a720;  1 drivers
L_0x7f91ef36a3c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x188b4b0_0 .net/2u *"_ivl_4", 3 0, L_0x7f91ef36a3c0;  1 drivers
v0x188b590_0 .net *"_ivl_6", 0 0, L_0x1899e30;  1 drivers
v0x188b650_0 .net *"_ivl_8", 0 0, L_0x1899f70;  1 drivers
L_0x1899d40 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a378;
L_0x1899e30 .cmp/eq 4, L_0x1899d40, L_0x7f91ef36a3c0;
L_0x189a030 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x1899f70, C4<>;
L_0x189a1b0 .concat [ 3 1 0 0], v0x1897540_0, L_0x7f91ef36a408;
L_0x189a310 .cmp/eq 4, L_0x189a1b0, L_0x7f91ef36a450;
L_0x189a500 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a498;
L_0x189a5e0 .cmp/eq 4, L_0x189a500, L_0x7f91ef36a4e0;
S_0x1889e40 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1889bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x188a020 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x188a060 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1899be0/d .functor BUFZ 16, v0x188a7c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1899be0 .delay 16 (1000,1000,1000) L_0x1899be0/d;
v0x188a2e0_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x188a3f0_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x188a500_0 .net "in", 15 0, L_0x189a030;  1 drivers
v0x188a5a0_0 .net "out", 15 0, L_0x1899be0;  alias, 1 drivers
v0x188a680_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x188a7c0_0 .var "state", 15 0;
v0x188a8a0_0 .net "we", 0 0, L_0x189a7e0;  1 drivers
S_0x188b730 .scope generate, "genblk1[3]" "genblk1[3]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x188b8e0 .param/l "i" 0 4 46, +C4<011>;
L_0x189adc0 .functor AND 1, L_0x189ac80, v0x1898250_0, C4<1>, C4<1>;
L_0x189b2e0 .functor AND 1, L_0x189b1a0, v0x1898180_0, C4<1>, C4<1>;
L_0x189b610 .functor AND 1, L_0x189b4d0, v0x1898250_0, C4<1>, C4<1>;
L_0x189b6d0 .functor OR 1, L_0x189b2e0, L_0x189b610, C4<0>, C4<0>;
v0x188c450_0 .net *"_ivl_0", 3 0, L_0x189ab90;  1 drivers
v0x188c550_0 .net *"_ivl_13", 3 0, L_0x189b080;  1 drivers
L_0x7f91ef36a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188c630_0 .net *"_ivl_16", 0 0, L_0x7f91ef36a5b8;  1 drivers
L_0x7f91ef36a600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x188c6f0_0 .net/2u *"_ivl_17", 3 0, L_0x7f91ef36a600;  1 drivers
v0x188c7d0_0 .net *"_ivl_19", 0 0, L_0x189b1a0;  1 drivers
v0x188c8e0_0 .net *"_ivl_21", 0 0, L_0x189b2e0;  1 drivers
v0x188c9c0_0 .net *"_ivl_23", 3 0, L_0x189b3a0;  1 drivers
L_0x7f91ef36a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188caa0_0 .net *"_ivl_26", 0 0, L_0x7f91ef36a648;  1 drivers
L_0x7f91ef36a690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x188cb80_0 .net/2u *"_ivl_27", 3 0, L_0x7f91ef36a690;  1 drivers
v0x188cc60_0 .net *"_ivl_29", 0 0, L_0x189b4d0;  1 drivers
L_0x7f91ef36a528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x188cd20_0 .net *"_ivl_3", 0 0, L_0x7f91ef36a528;  1 drivers
v0x188ce00_0 .net *"_ivl_31", 0 0, L_0x189b610;  1 drivers
L_0x7f91ef36a570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x188cee0_0 .net/2u *"_ivl_4", 3 0, L_0x7f91ef36a570;  1 drivers
v0x188cfc0_0 .net *"_ivl_6", 0 0, L_0x189ac80;  1 drivers
v0x188d080_0 .net *"_ivl_8", 0 0, L_0x189adc0;  1 drivers
L_0x189ab90 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a528;
L_0x189ac80 .cmp/eq 4, L_0x189ab90, L_0x7f91ef36a570;
L_0x189af90 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x189adc0, C4<>;
L_0x189b080 .concat [ 3 1 0 0], v0x1897540_0, L_0x7f91ef36a5b8;
L_0x189b1a0 .cmp/eq 4, L_0x189b080, L_0x7f91ef36a600;
L_0x189b3a0 .concat [ 3 1 0 0], v0x1897600_0, L_0x7f91ef36a648;
L_0x189b4d0 .cmp/eq 4, L_0x189b3a0, L_0x7f91ef36a690;
S_0x188b9c0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x188b730;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x188bba0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x188bbe0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x189a920/d .functor BUFZ 16, v0x188c1f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x189a920 .delay 16 (1000,1000,1000) L_0x189a920/d;
v0x188be00_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x188bec0_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x188bf80_0 .net "in", 15 0, L_0x189af90;  1 drivers
v0x188c020_0 .net "out", 15 0, L_0x189a920;  alias, 1 drivers
v0x188c100_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x188c1f0_0 .var "state", 15 0;
v0x188c2d0_0 .net "we", 0 0, L_0x189b6d0;  1 drivers
S_0x188d160 .scope generate, "genblk1[4]" "genblk1[4]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x188d360 .param/l "i" 0 4 46, +C4<0100>;
L_0x189bcb0 .functor AND 1, L_0x189bb70, v0x1898250_0, C4<1>, C4<1>;
L_0x189c0f0 .functor AND 1, L_0x189bf80, v0x1898180_0, C4<1>, C4<1>;
L_0x189c420 .functor AND 1, L_0x189c2e0, v0x1898250_0, C4<1>, C4<1>;
L_0x189c4e0 .functor OR 1, L_0x189c0f0, L_0x189c420, C4<0>, C4<0>;
v0x188e010_0 .net *"_ivl_0", 4 0, L_0x189ba80;  1 drivers
v0x188e110_0 .net *"_ivl_13", 4 0, L_0x189be60;  1 drivers
L_0x7f91ef36a768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x188e1f0_0 .net *"_ivl_16", 1 0, L_0x7f91ef36a768;  1 drivers
L_0x7f91ef36a7b0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x188e2b0_0 .net/2u *"_ivl_17", 4 0, L_0x7f91ef36a7b0;  1 drivers
v0x188e390_0 .net *"_ivl_19", 0 0, L_0x189bf80;  1 drivers
v0x188e450_0 .net *"_ivl_21", 0 0, L_0x189c0f0;  1 drivers
v0x188e530_0 .net *"_ivl_23", 4 0, L_0x189c1b0;  1 drivers
L_0x7f91ef36a7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x188e610_0 .net *"_ivl_26", 1 0, L_0x7f91ef36a7f8;  1 drivers
L_0x7f91ef36a840 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x188e6f0_0 .net/2u *"_ivl_27", 4 0, L_0x7f91ef36a840;  1 drivers
v0x188e860_0 .net *"_ivl_29", 0 0, L_0x189c2e0;  1 drivers
L_0x7f91ef36a6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x188e920_0 .net *"_ivl_3", 1 0, L_0x7f91ef36a6d8;  1 drivers
v0x188ea00_0 .net *"_ivl_31", 0 0, L_0x189c420;  1 drivers
L_0x7f91ef36a720 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x188eae0_0 .net/2u *"_ivl_4", 4 0, L_0x7f91ef36a720;  1 drivers
v0x188ebc0_0 .net *"_ivl_6", 0 0, L_0x189bb70;  1 drivers
v0x188ec80_0 .net *"_ivl_8", 0 0, L_0x189bcb0;  1 drivers
L_0x189ba80 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36a6d8;
L_0x189bb70 .cmp/eq 5, L_0x189ba80, L_0x7f91ef36a720;
L_0x189bd70 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x189bcb0, C4<>;
L_0x189be60 .concat [ 3 2 0 0], v0x1897540_0, L_0x7f91ef36a768;
L_0x189bf80 .cmp/eq 5, L_0x189be60, L_0x7f91ef36a7b0;
L_0x189c1b0 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36a7f8;
L_0x189c2e0 .cmp/eq 5, L_0x189c1b0, L_0x7f91ef36a840;
S_0x188d440 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x188d160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x188d620 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x188d660 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x189b810/d .functor BUFZ 16, v0x188dd70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x189b810 .delay 16 (1000,1000,1000) L_0x189b810/d;
v0x188d880_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x188d940_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x188da90_0 .net "in", 15 0, L_0x189bd70;  1 drivers
v0x188db60_0 .net "out", 15 0, L_0x189b810;  alias, 1 drivers
v0x188dc40_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x188dd70_0 .var "state", 15 0;
v0x188de50_0 .net "we", 0 0, L_0x189c4e0;  1 drivers
S_0x188ed60 .scope generate, "genblk1[5]" "genblk1[5]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x188a3a0 .param/l "i" 0 4 46, +C4<0101>;
L_0x189c9b0 .functor AND 1, L_0x189c870, v0x1898250_0, C4<1>, C4<1>;
L_0x189d000 .functor AND 1, L_0x189ce90, v0x1898180_0, C4<1>, C4<1>;
L_0x189d330 .functor AND 1, L_0x189d1f0, v0x1898250_0, C4<1>, C4<1>;
L_0x189d3f0 .functor OR 1, L_0x189d000, L_0x189d330, C4<0>, C4<0>;
v0x188fad0_0 .net *"_ivl_0", 4 0, L_0x189c780;  1 drivers
v0x188fbd0_0 .net *"_ivl_13", 4 0, L_0x189cb60;  1 drivers
L_0x7f91ef36a918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x188fcb0_0 .net *"_ivl_16", 1 0, L_0x7f91ef36a918;  1 drivers
L_0x7f91ef36a960 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x188fd70_0 .net/2u *"_ivl_17", 4 0, L_0x7f91ef36a960;  1 drivers
v0x188fe50_0 .net *"_ivl_19", 0 0, L_0x189ce90;  1 drivers
v0x188ff60_0 .net *"_ivl_21", 0 0, L_0x189d000;  1 drivers
v0x1890040_0 .net *"_ivl_23", 4 0, L_0x189d0c0;  1 drivers
L_0x7f91ef36a9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1890120_0 .net *"_ivl_26", 1 0, L_0x7f91ef36a9a8;  1 drivers
L_0x7f91ef36a9f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1890200_0 .net/2u *"_ivl_27", 4 0, L_0x7f91ef36a9f0;  1 drivers
v0x18902e0_0 .net *"_ivl_29", 0 0, L_0x189d1f0;  1 drivers
L_0x7f91ef36a888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18903a0_0 .net *"_ivl_3", 1 0, L_0x7f91ef36a888;  1 drivers
v0x1890480_0 .net *"_ivl_31", 0 0, L_0x189d330;  1 drivers
L_0x7f91ef36a8d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1890560_0 .net/2u *"_ivl_4", 4 0, L_0x7f91ef36a8d0;  1 drivers
v0x1890640_0 .net *"_ivl_6", 0 0, L_0x189c870;  1 drivers
v0x1890700_0 .net *"_ivl_8", 0 0, L_0x189c9b0;  1 drivers
L_0x189c780 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36a888;
L_0x189c870 .cmp/eq 5, L_0x189c780, L_0x7f91ef36a8d0;
L_0x189ca70 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x189c9b0, C4<>;
L_0x189cb60 .concat [ 3 2 0 0], v0x1897540_0, L_0x7f91ef36a918;
L_0x189ce90 .cmp/eq 5, L_0x189cb60, L_0x7f91ef36a960;
L_0x189d0c0 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36a9a8;
L_0x189d1f0 .cmp/eq 5, L_0x189d0c0, L_0x7f91ef36a9f0;
S_0x188efa0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x188ed60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x188f180 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x188f1c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x189c620/d .functor BUFZ 16, v0x188f830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x189c620 .delay 16 (1000,1000,1000) L_0x189c620/d;
v0x188f410_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x188f4d0_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x188f590_0 .net "in", 15 0, L_0x189ca70;  1 drivers
v0x188f660_0 .net "out", 15 0, L_0x189c620;  alias, 1 drivers
v0x188f740_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x188f830_0 .var "state", 15 0;
v0x188f910_0 .net "we", 0 0, L_0x189d3f0;  1 drivers
S_0x18907e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x1890990 .param/l "i" 0 4 46, +C4<0110>;
L_0x189d8c0 .functor AND 1, L_0x189d780, v0x1898250_0, C4<1>, C4<1>;
L_0x189de10 .functor AND 1, L_0x189dca0, v0x1898180_0, C4<1>, C4<1>;
L_0x189e250 .functor AND 1, L_0x189e110, v0x1898250_0, C4<1>, C4<1>;
L_0x189e310 .functor OR 1, L_0x189de10, L_0x189e250, C4<0>, C4<0>;
v0x18915a0_0 .net *"_ivl_0", 4 0, L_0x189d690;  1 drivers
v0x18916a0_0 .net *"_ivl_13", 4 0, L_0x189da70;  1 drivers
L_0x7f91ef36aac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1891780_0 .net *"_ivl_16", 1 0, L_0x7f91ef36aac8;  1 drivers
L_0x7f91ef36ab10 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1891840_0 .net/2u *"_ivl_17", 4 0, L_0x7f91ef36ab10;  1 drivers
v0x1891920_0 .net *"_ivl_19", 0 0, L_0x189dca0;  1 drivers
v0x1891a30_0 .net *"_ivl_21", 0 0, L_0x189de10;  1 drivers
v0x1891b10_0 .net *"_ivl_23", 4 0, L_0x189dfe0;  1 drivers
L_0x7f91ef36ab58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1891bf0_0 .net *"_ivl_26", 1 0, L_0x7f91ef36ab58;  1 drivers
L_0x7f91ef36aba0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1891cd0_0 .net/2u *"_ivl_27", 4 0, L_0x7f91ef36aba0;  1 drivers
v0x1891db0_0 .net *"_ivl_29", 0 0, L_0x189e110;  1 drivers
L_0x7f91ef36aa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1891e70_0 .net *"_ivl_3", 1 0, L_0x7f91ef36aa38;  1 drivers
v0x1891f50_0 .net *"_ivl_31", 0 0, L_0x189e250;  1 drivers
L_0x7f91ef36aa80 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1892030_0 .net/2u *"_ivl_4", 4 0, L_0x7f91ef36aa80;  1 drivers
v0x1892110_0 .net *"_ivl_6", 0 0, L_0x189d780;  1 drivers
v0x18921d0_0 .net *"_ivl_8", 0 0, L_0x189d8c0;  1 drivers
L_0x189d690 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36aa38;
L_0x189d780 .cmp/eq 5, L_0x189d690, L_0x7f91ef36aa80;
L_0x189d980 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x189d8c0, C4<>;
L_0x189da70 .concat [ 3 2 0 0], v0x1897540_0, L_0x7f91ef36aac8;
L_0x189dca0 .cmp/eq 5, L_0x189da70, L_0x7f91ef36ab10;
L_0x189dfe0 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36ab58;
L_0x189e110 .cmp/eq 5, L_0x189dfe0, L_0x7f91ef36aba0;
S_0x1890a70 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x18907e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1890c50 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1890c90 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x189d530/d .functor BUFZ 16, v0x1891300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x189d530 .delay 16 (1000,1000,1000) L_0x189d530/d;
v0x1890ee0_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x1890fa0_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x1891060_0 .net "in", 15 0, L_0x189d980;  1 drivers
v0x1891130_0 .net "out", 15 0, L_0x189d530;  alias, 1 drivers
v0x1891210_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x1891300_0 .var "state", 15 0;
v0x18913e0_0 .net "we", 0 0, L_0x189e310;  1 drivers
S_0x18922b0 .scope generate, "genblk1[7]" "genblk1[7]" 4 46, 4 46 0, S_0x1886590;
 .timescale -9 -12;
P_0x1892460 .param/l "i" 0 4 46, +C4<0111>;
L_0x189eb00 .functor AND 1, L_0x189e9c0, v0x1898250_0, C4<1>, C4<1>;
L_0x189f150 .functor AND 1, L_0x189efe0, v0x1898180_0, C4<1>, C4<1>;
L_0x189f480 .functor AND 1, L_0x189f340, v0x1898250_0, C4<1>, C4<1>;
L_0x189f540 .functor OR 1, L_0x189f150, L_0x189f480, C4<0>, C4<0>;
v0x1893070_0 .net *"_ivl_0", 4 0, L_0x189e6c0;  1 drivers
v0x1893170_0 .net *"_ivl_13", 4 0, L_0x189eec0;  1 drivers
L_0x7f91ef36ac78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1893250_0 .net *"_ivl_16", 1 0, L_0x7f91ef36ac78;  1 drivers
L_0x7f91ef36acc0 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1893310_0 .net/2u *"_ivl_17", 4 0, L_0x7f91ef36acc0;  1 drivers
v0x18933f0_0 .net *"_ivl_19", 0 0, L_0x189efe0;  1 drivers
v0x1893500_0 .net *"_ivl_21", 0 0, L_0x189f150;  1 drivers
v0x18935e0_0 .net *"_ivl_23", 4 0, L_0x189f210;  1 drivers
L_0x7f91ef36ad08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18936c0_0 .net *"_ivl_26", 1 0, L_0x7f91ef36ad08;  1 drivers
L_0x7f91ef36ad50 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x18937a0_0 .net/2u *"_ivl_27", 4 0, L_0x7f91ef36ad50;  1 drivers
v0x1893880_0 .net *"_ivl_29", 0 0, L_0x189f340;  1 drivers
L_0x7f91ef36abe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1893940_0 .net *"_ivl_3", 1 0, L_0x7f91ef36abe8;  1 drivers
v0x1893a20_0 .net *"_ivl_31", 0 0, L_0x189f480;  1 drivers
L_0x7f91ef36ac30 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1893b00_0 .net/2u *"_ivl_4", 4 0, L_0x7f91ef36ac30;  1 drivers
v0x1893be0_0 .net *"_ivl_6", 0 0, L_0x189e9c0;  1 drivers
v0x1893ca0_0 .net *"_ivl_8", 0 0, L_0x189eb00;  1 drivers
L_0x189e6c0 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36abe8;
L_0x189e9c0 .cmp/eq 5, L_0x189e6c0, L_0x7f91ef36ac30;
L_0x189edd0 .functor MUXZ 16, v0x1897fc0_0, v0x18980b0_0, L_0x189eb00, C4<>;
L_0x189eec0 .concat [ 3 2 0 0], v0x1897540_0, L_0x7f91ef36ac78;
L_0x189efe0 .cmp/eq 5, L_0x189eec0, L_0x7f91ef36acc0;
L_0x189f210 .concat [ 3 2 0 0], v0x1897600_0, L_0x7f91ef36ad08;
L_0x189f340 .cmp/eq 5, L_0x189f210, L_0x7f91ef36ad50;
S_0x1892540 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x18922b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1892720 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1892760 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x189e450/d .functor BUFZ 16, v0x1892dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x189e450 .delay 16 (1000,1000,1000) L_0x189e450/d;
v0x18929b0_0 .net "clk", 0 0, v0x1896d60_0;  alias, 1 drivers
v0x1892a70_0 .net "gwe", 0 0, v0x18972e0_0;  alias, 1 drivers
v0x1892b30_0 .net "in", 15 0, L_0x189edd0;  1 drivers
v0x1892c00_0 .net "out", 15 0, L_0x189e450;  alias, 1 drivers
v0x1892ce0_0 .net "rst", 0 0, v0x1897a10_0;  alias, 1 drivers
v0x1892dd0_0 .var "state", 15 0;
v0x1892eb0_0 .net "we", 0 0, L_0x189f540;  1 drivers
    .scope S_0x1886cb0;
T_1 ;
    %wait E_0x1822150;
    %load/vec4 v0x1838750_0;
    %load/vec4 v0x18870c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18871d0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1838750_0;
    %load/vec4 v0x18872b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1866400_0;
    %store/vec4 v0x18871d0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x18883d0;
T_2 ;
    %wait E_0x1822150;
    %load/vec4 v0x1888900_0;
    %load/vec4 v0x1888b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1888c50_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1888900_0;
    %load/vec4 v0x1888d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x18889d0_0;
    %store/vec4 v0x1888c50_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1889e40;
T_3 ;
    %wait E_0x1822150;
    %load/vec4 v0x188a3f0_0;
    %load/vec4 v0x188a680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x188a7c0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x188a3f0_0;
    %load/vec4 v0x188a8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x188a500_0;
    %store/vec4 v0x188a7c0_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x188b9c0;
T_4 ;
    %wait E_0x1822150;
    %load/vec4 v0x188bec0_0;
    %load/vec4 v0x188c100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x188c1f0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x188bec0_0;
    %load/vec4 v0x188c2d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x188bf80_0;
    %store/vec4 v0x188c1f0_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x188d440;
T_5 ;
    %wait E_0x1822150;
    %load/vec4 v0x188d940_0;
    %load/vec4 v0x188dc40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x188dd70_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x188d940_0;
    %load/vec4 v0x188de50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x188da90_0;
    %store/vec4 v0x188dd70_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x188efa0;
T_6 ;
    %wait E_0x1822150;
    %load/vec4 v0x188f4d0_0;
    %load/vec4 v0x188f740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x188f830_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x188f4d0_0;
    %load/vec4 v0x188f910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x188f590_0;
    %store/vec4 v0x188f830_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1890a70;
T_7 ;
    %wait E_0x1822150;
    %load/vec4 v0x1890fa0_0;
    %load/vec4 v0x1891210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1891300_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1890fa0_0;
    %load/vec4 v0x18913e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1891060_0;
    %store/vec4 v0x1891300_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1892540;
T_8 ;
    %wait E_0x1822150;
    %load/vec4 v0x1892a70_0;
    %load/vec4 v0x1892ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1892dd0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1892a70_0;
    %load/vec4 v0x1892eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1892b30_0;
    %store/vec4 v0x1892dd0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x185e0e0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1896d60_0;
    %inv;
    %assign/vec4 v0x1896d60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x185e0e0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18976d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1897ab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1897540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1898180_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1897fc0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18977a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1897c90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1897600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1898250_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18980b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1897a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1896d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18972e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1896e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1897f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1897460_0, 0, 32;
    %vpi_func 2 104 "$fopen" 32, "test_lc4_regfile_ss.input", "r" {0 0 0};
    %store/vec4 v0x1897380_0, 0, 32;
    %load/vec4 v0x1897380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 106 "$display", "Error opening file: ", "test_lc4_regfile_ss.input" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
T_10.0 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1897a10_0, 0, 1;
    %delay 2000, 0;
T_10.2 ;
    %vpi_func 2 126 "$fscanf" 32, v0x1897380_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x18976d0_0, v0x1897ab0_0, v0x1897540_0, v0x1898180_0, v0x1897fc0_0, v0x1896f00_0, v0x18970d0_0, v0x18977a0_0, v0x1897c90_0, v0x1897600_0, v0x1898250_0, v0x18980b0_0, v0x1896ff0_0, v0x1897200_0 {0 0 0};
    %cmpi/e 14, 0, 32;
    %jmp/0xz T_10.3, 4;
    %delay 8000, 0;
    %load/vec4 v0x1897f00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1897f00_0, 0, 32;
    %load/vec4 v0x1897460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 135 "$fdisplay", v0x1897460_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x18976d0_0, v0x1897ab0_0, v0x1897540_0, v0x1898180_0, v0x1897fc0_0, v0x1897870_0, v0x1897d60_0, v0x18977a0_0, v0x1897c90_0, v0x1897600_0, v0x1898250_0, v0x18980b0_0, v0x1897940_0, v0x1897e30_0 {0 0 0};
T_10.4 ;
    %load/vec4 v0x1897870_0;
    %load/vec4 v0x1896f00_0;
    %cmp/ne;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 139 "$display", "Error at test %d: Value of register %d on output rs_A should have been %h, but was %h instead", v0x1897f00_0, v0x18976d0_0, v0x1896f00_0, v0x1897870_0 {0 0 0};
    %load/vec4 v0x1896e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1896e20_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x1897d60_0;
    %load/vec4 v0x18970d0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 144 "$display", "Error at test %d: Value of register %d on output rt_A should have been %h, but was %h instead", v0x1897f00_0, v0x1897ab0_0, v0x18970d0_0, v0x1897d60_0 {0 0 0};
    %load/vec4 v0x1896e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1896e20_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x1897940_0;
    %load/vec4 v0x1896ff0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 149 "$display", "Error at test %d: Value of register %d on output rs_B should have been %h, but was %h instead", v0x1897f00_0, v0x18977a0_0, v0x1896ff0_0, v0x1897940_0 {0 0 0};
    %load/vec4 v0x1896e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1896e20_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x1897e30_0;
    %load/vec4 v0x1897200_0;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %vpi_call 2 154 "$display", "Error at test %d: Value of register %d on output rt_B should have been %h, but was %h instead", v0x1897f00_0, v0x1897c90_0, v0x1897200_0, v0x1897e30_0 {0 0 0};
    %load/vec4 v0x1896e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1896e20_0, 0, 32;
T_10.12 ;
    %delay 2000, 0;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0x1897380_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 162 "$fclose", v0x1897380_0 {0 0 0};
T_10.14 ;
    %load/vec4 v0x1897460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %vpi_call 2 163 "$fclose", v0x1897460_0 {0 0 0};
T_10.16 ;
    %vpi_call 2 164 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1897f00_0, v0x1896e20_0, "test_lc4_regfile_ss.input" {0 0 0};
    %load/vec4 v0x1897f00_0;
    %store/vec4 v0x1846230_0, 0, 32;
    %load/vec4 v0x1897f00_0;
    %load/vec4 v0x1896e20_0;
    %sub;
    %store/vec4 v0x184ab30_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x185bcb0;
    %join;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile_ss.v";
    "./print_points.v";
    "lc4_regfile_ss.v";
    "register.v";
