// Seed: 198720549
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire  id_7;
  uwire id_8;
  assign id_4 = id_8;
  assign id_8 = -1;
  wire id_9;
  wire id_10;
  assign module_1.id_19 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd26
) (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    output supply1 id_16,
    output wire id_17,
    output uwire id_18,
    input uwire _id_19,
    input tri id_20
);
  logic [1 'b0 &&  id_19 : -1] id_22 = -1;
  parameter id_23 = 1 !== 1;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_8,
      id_2,
      id_9,
      id_2
  );
  assign id_7 = id_3;
endmodule
