<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:p="urn:schemas-microsoft-com:office:powerpoint"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=PowerPoint.Slide>
<meta name=Generator content="Microsoft PowerPoint 9">
<link id=Main-File rel=Main-File href="../Affiliates.htm">
<link rel=Preview href=preview.wmf>
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
p\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
v\:textbox {display:none;}
</style>
<![endif]-->
<title>ACME Lab Affiliates Presentation</title>
<meta name=Description content="26-Feb-02: Automated VLSI Layout">
<link rel=Stylesheet href="master04_stylesheet.css">
<![if !ppt]>
<style media=print>
<!--.sld
	{left:0px !important;
	width:6.0in !important;
	height:4.5in !important;
	font-size:107% !important;}
-->
</style>
<script src=script.js></script><script><!--
gId="slide0018.htm"
if( !IsNts() ) Redirect( "PPTSld", gId );
//-->
</script><!--[if vml]><script>g_vml = 1;
</script><![endif]--><script for=window event=onload><!--
if( !IsSldOrNts() ) return;
if( MakeNotesVis() ) return;
LoadSld( gId );
MakeSldVis(0);
//-->
</script><![endif]><o:shapelayout v:ext="edit">
 <o:idmap v:ext="edit" data="30"/>
</o:shapelayout>
</head>

<body lang=EN-US style='margin:0px;background-color:black'
onclick="DocumentOnClick()" onresize="_RSW()" onkeypress="_KPH()">

<div id=SlideObj class=sld style='position:absolute;top:0px;left:0px;
width:534px;height:400px;font-size:16px;background-color:white;clip:rect(0%, 101%, 101%, 0%);
visibility:hidden'><p:slide coordsize="720,540"
 colors="#FFFFFF,#000000,#808080,#000000,#00CC99,#3333CC,#CCCCFF,#B2B2B2"
 masterhref="master04.xml">
 <p:shaperange href="master04.xml#_x0000_s5121"/><![if !ppt]><p:shaperange
  href="master04.xml#_x0000_s5124"/><![if !vml]><img border=0
 v:shapes="_x0000_s5124,_x0000_s5125" src="master04_image001.gif"
 style='position:absolute;top:1.0%;left:.56%;width:99.25%;height:98.75%'><![endif]><![endif]><p:shaperange
  href="master04.xml#_x0000_m5122"/><v:shape id="_x0000_s30722" type="#_x0000_m5122"
  style='position:absolute;left:54pt;top:30pt;width:612pt;height:54pt'
  o:userdrawn="f">
  <v:fill o:detectmouseclick="f"/>
  <v:stroke o:forcedash="f"/>
  <o:lock v:ext="edit" text="f"/>
  <p:placeholder type="title"/></v:shape><p:shaperange
  href="master04.xml#_x0000_m5123"/><v:shape id="_x0000_s30723" type="#_x0000_m5123"
  style='position:absolute;left:54pt;top:102pt;width:612pt;height:378pt'
  o:userdrawn="f">
  <v:fill o:detectmouseclick="f"/>
  <v:stroke o:forcedash="f"/>
  <o:lock v:ext="edit" text="f"/>
  <p:placeholder type="body" position="1"/></v:shape>
 <div v:shape="_x0000_s30722" class=T style='position:absolute;top:6.75%;
 left:8.42%;width:83.14%;height:7.75%'>Automated VLSI Layout</div>
 <div v:shape="_x0000_s30723">
 <div class=B style='mso-line-spacing:"90 20 0"'><span style='position:absolute;
 top:19.5%;left:12.17%;width:79.4%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.71%'>•</span></span>With
 architecture description, we need to </span><span style='position:absolute;
 top:24.25%;left:12.17%;width:79.4%'>generate a layout automatically&#13;</span></div>
 <div class=B style='mso-line-spacing:"90 20 0";position:absolute;top:30.0%;
 left:8.42%;width:83.14%;height:5.25%'><span style='position:absolute;
 top:0%;left:4.5%;width:95.49%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.71%'>•</span></span>Standard
 Cell&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0";position:absolute;top:35.75%;
 left:13.48%;width:84.26%;height:4.0%'><span style='position:absolute;
 top:0%;left:3.77%;width:96.44%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-3.91%'>•</span></span>Use
 standard cells to implement architecture description&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0";position:absolute;top:40.25%;
 left:13.48%;width:84.83%;height:4.0%'><span style='position:absolute;
 top:0%;left:3.75%;width:96.24%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-3.89%'>•</span></span>Use
 standard tools (Cadence) to perform physical design&#13;</span></div>
 <div class=B style='mso-line-spacing:"90 20 0";position:absolute;top:44.75%;
 left:8.42%;width:83.14%;height:5.25%'><span style='position:absolute;
 top:0%;left:4.5%;width:95.49%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.71%'>•</span></span>Template
 Reduction&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0";position:absolute;top:50.5%;
 left:13.48%;width:78.08%;height:4.0%'><span style='position:absolute;
 top:0%;left:4.07%;width:96.16%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.23%'>•</span></span>Use
 standard component templates (macro-cells)&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0"'><span style='position:absolute;
 top:54.75%;left:16.66%;width:78.65%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.04%'>•</span></span>Remove
 logic that isn’t needed to reduce area, perform </span><span style='position:
 absolute;top:58.5%;left:16.66%;width:75.09%'>compaction&#13;</span></div>
 <div class=B style='mso-line-spacing:"90 20 0";position:absolute;top:63.0%;
 left:8.42%;width:83.14%;height:5.25%'><span style='position:absolute;
 top:0%;left:4.5%;width:95.49%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-4.71%'>•</span></span>Circuit
 Generator&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0";position:absolute;top:68.75%;
 left:13.48%;width:90.63%;height:4.0%'><span style='position:absolute;
 top:0%;left:3.51%;width:96.48%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-3.64%'>•</span></span>Create
 parameterized generators for main FPGA components&#13;</span></div>
 <div class=B2 style='mso-line-spacing:"90 20 0";position:absolute;top:73.25%;
 left:17.79%;width:73.78%;height:4.0%'><span style='position:absolute;
 top:0%;left:3.55%;width:96.7%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-3.67%'>•</span></span>LUTs,
 de/muxes, DFF, SRAM bits, etc.&#13;</span></div>
 <div class=B1 style='mso-line-spacing:"90 20 0"'><span style='position:absolute;
 top:77.5%;left:16.66%;width:86.32%'><span style='font-weight:normal'><span
 style='mso-special-format:bullet;color:#CC0066;position:absolute;left:-3.68%'>•</span></span>Create
 complete reconfigurable fabric by abutting generated </span><span
 style='position:absolute;top:81.25%;left:16.66%;width:75.09%'>components</span></div>
 </div>
</p:slide></div>

</body>

</html>
