
---------- Begin Simulation Statistics ----------
final_tick                               171574692000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184723                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701372                       # Number of bytes of host memory used
host_op_rate                                   185085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.35                       # Real time elapsed on the host
host_tick_rate                              316937176                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171575                       # Number of seconds simulated
sim_ticks                                171574692000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708761                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093537                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725267                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4474973                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.715747                       # CPI: cycles per instruction
system.cpu.discardedOps                        190441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606751                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399418                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999341                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38479725                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582837                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171574692                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133094967                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       297511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        661238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       794635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1594267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4650                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188455                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109051                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126615                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1024969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1024969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17669952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17669952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            363732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  363732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              363732                       # Request fanout histogram
system.membus.respLayer1.occupancy         1233252750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1038148000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            462136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       853401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          279                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          240092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           337494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          337493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1181                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       460955                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2391258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2393899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46828608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46875328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          299138                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6030560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1098771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1093853     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4918      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1098771                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2259492000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1596901997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2362000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               435806                       # number of demand (read+write) hits
system.l2.demand_hits::total                   435895                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              435806                       # number of overall hits
system.l2.overall_hits::total                  435895                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             362643                       # number of demand (read+write) misses
system.l2.demand_misses::total                 363735                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1092                       # number of overall misses
system.l2.overall_misses::.cpu.data            362643                       # number of overall misses
system.l2.overall_misses::total                363735                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36981284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37088290000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36981284000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37088290000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           798449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               799630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          798449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              799630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.924640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.454184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.454879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.924640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.454184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.454879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97990.842491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101977.106962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101965.139456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97990.842491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101977.106962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101965.139456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188455                       # number of writebacks
system.l2.writebacks::total                    188455                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        362640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            363732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       362640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           363732                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29728257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29813423000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29728257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29813423000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.924640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.454181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.454875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.924640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.454181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.454875                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77990.842491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81977.324619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81965.356361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77990.842491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81977.324619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81965.356361                       # average overall mshr miss latency
system.l2.replacements                         299138                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       664946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           664946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       664946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       664946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              271                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          271                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          271                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            100377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          237117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24655148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24655148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        337494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            337494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.702581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.702581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103978.829017                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103978.829017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       237117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         237117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19912828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19912828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.702581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.702581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83978.913363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83978.913363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.924640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97990.842491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97990.842491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.924640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77990.842491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77990.842491                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        335429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            335429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       125526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          125526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  12326136000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12326136000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       460955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        460955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.272317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.272317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98195.879738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98195.879738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       125523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       125523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9815429000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9815429000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.272311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78196.258853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78196.258853                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63772.531546                       # Cycle average of tags in use
system.l2.tags.total_refs                     1590977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.362714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     114.921671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       155.528081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63502.081793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973092                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        52107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3552676                       # Number of tag accesses
system.l2.tags.data_accesses                  3552676                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11604448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11639392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6030560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6030560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          362639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              363731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       188455                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             188455                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            203666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67634963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67838630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       203666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           203666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35148307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35148307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35148307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           203666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67634963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102986937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    148718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    362581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026757307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              950918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      363731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188455                       # Number of write requests accepted
system.mem_ctrls.readBursts                    363731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39737                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4302084250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1818365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11120953000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11829.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30579.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                363731                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               188455                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  310478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       187951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.461812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.007926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.735292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       133578     71.07%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23998     12.77%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4261      2.27%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1623      0.86%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10850      5.77%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1174      0.62%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          638      0.34%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          899      0.48%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10930      5.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       187951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.603478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.025401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    128.601263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8608     98.48%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          126      1.44%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.010525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.977587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4459     51.01%     51.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              137      1.57%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3764     43.06%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              360      4.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8741                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23275072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9516096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11639392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6030560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       135.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  171574526000                       # Total gap between requests
system.mem_ctrls.avgGap                     310718.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11602592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4758048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203666.400869890524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67624145.873448520899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27731642.379984572530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       362639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       188455                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29136250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11091816750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4030575920500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26681.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30586.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21387471.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            673537620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            357970965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1302764400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          387057780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13543592400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45032433330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27962632800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89259989295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.239834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72225768750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5729100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  93619823250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            668525340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            355303080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1293860820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          389098800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13543592400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45566560380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27512841600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89329782420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.646614                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  71055395250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5729100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94790196750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13345076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13345076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13345076                       # number of overall hits
system.cpu.icache.overall_hits::total        13345076                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1181                       # number of overall misses
system.cpu.icache.overall_misses::total          1181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114829000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114829000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114829000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114829000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13346257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13346257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13346257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13346257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97230.313294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97230.313294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97230.313294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97230.313294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112467000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112467000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112467000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112467000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95230.313294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95230.313294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95230.313294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95230.313294                       # average overall mshr miss latency
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13345076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13345076                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13346257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13346257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97230.313294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97230.313294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112467000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112467000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95230.313294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95230.313294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.481691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13346257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1181                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11300.810330                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.481691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.339591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.339591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          902                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.440430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13347438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13347438                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51185834                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51185834                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51186250                       # number of overall hits
system.cpu.dcache.overall_hits::total        51186250                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       905091                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         905091                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       913091                       # number of overall misses
system.cpu.dcache.overall_misses::total        913091                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56144895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56144895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56144895000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56144895000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52090925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52090925                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52099341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52099341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017526                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62032.320507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62032.320507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61488.827510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61488.827510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                81                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.753086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       664946                       # number of writebacks
system.cpu.dcache.writebacks::total            664946                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       114640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       114640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       798451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       798451                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47817723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47817723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48612113998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48612113998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015326                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60494.227979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60494.227979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60883.027259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60883.027259                       # average overall mshr miss latency
system.cpu.dcache.replacements                 794355                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40683636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40683636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       457171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        457171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21325848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21325848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41140807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41140807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46647.420768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46647.420768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       452984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       452984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20007720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20007720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44168.712361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44168.712361                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10502198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10502198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       447920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       447920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34819047000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34819047000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77734.968298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77734.968298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       337467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       337467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27810003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27810003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82408.066567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82408.066567                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    794390998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    794390998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99298.874750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99298.874750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4044.268588                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51984776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            798451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.107033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4044.268588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1964                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52897868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52897868                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171574692000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
