// Seed: 1606198478
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5,
    output supply1 id_6,
    output wand id_7,
    output wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    output wand id_16,
    input uwire id_17,
    input wor id_18,
    input supply0 id_19
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input tri void id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14
);
  assign id_3 = id_2 - id_6;
  wire id_16;
  assign #(1'b0) id_3 = id_16;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_3,
      id_3,
      id_5,
      id_2,
      id_4,
      id_4,
      id_3,
      id_16,
      id_3,
      id_8,
      id_6,
      id_10,
      id_1,
      id_11,
      id_3,
      id_6,
      id_8,
      id_12
  );
  assign modCall_1.type_21 = 0;
endmodule
