<stg><name>nnlayer</name>


<trans_list>

<trans id="384" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
<literal name="cmp4_i19880" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
<literal name="cmp4_i19880" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="8" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="9" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="16" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="48" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="109" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="110" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="111" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0 %activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation

]]></Node>
<StgValue><ssdm name="activation_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1 %numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="numOfOutputNeurons_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2 %numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons

]]></Node>
<StgValue><ssdm name="numOfInNeurons_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge:3 %empty = trunc i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:4 %overflow_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="overflow_4_loc"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
._crit_edge:5 %lhs_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_loc"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:6 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:33 %resArray_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="resArray_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:34 %icmp_ln87 = icmp_ne  i16 %numOfOutputNeurons_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:35 %br_ln87 = br i1 %icmp_ln87, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit, void %.lr.ph891.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph891.preheader:0 %outNeurons = alloca i32 1

]]></Node>
<StgValue><ssdm name="outNeurons"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.lr.ph891.preheader:1 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_87_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph891.preheader:3 %store_ln94 = store i8 0, i8 %outNeurons

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="150" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.lr.ph891.preheader:1 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_87_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph891.preheader:2 %cmp4_i19880 = icmp_eq  i16 %numOfInNeurons_read, i16 0

]]></Node>
<StgValue><ssdm name="cmp4_i19880"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph891.preheader:4 %br_ln94 = br void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %outNeurons_1 = load i8 %outNeurons

]]></Node>
<StgValue><ssdm name="outNeurons_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="8">
<![CDATA[
:1 %zext_ln94 = zext i8 %outNeurons_1

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %icmp_ln94 = icmp_eq  i16 %zext_ln94, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %outNeurons_2 = add i8 %outNeurons_1, i8 1

]]></Node>
<StgValue><ssdm name="outNeurons_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln94 = br i1 %icmp_ln94, void %.split19, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:0 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="8">
<![CDATA[
.split19:1 %empty_37 = trunc i8 %outNeurons_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split19:2 %mul_i = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_37, i7 0

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
.split19:3 %idxprom9_i = zext i8 %outNeurons_1

]]></Node>
<StgValue><ssdm name="idxprom9_i"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:4 %output_V_addr = getelementptr i16 %output_V, i64 0, i64 %idxprom9_i

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split19:5 %br_ln96 = br i1 %cmp4_i19880, void %.lr.ph883, void %._crit_edge884

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="0"/>
<literal name="cmp4_i19880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="7">
<![CDATA[
.lr.ph883:0 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit.loopexit:0 %br_ln0 = br void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit:0 %switch_ln106 = switch i8 %activation_read, void %.lr.ph878.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge24

]]></Node>
<StgValue><ssdm name="switch_ln106"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge24:2 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i8 %empty, i8 %overflow_4_loc, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph878.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_116_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="7">
<![CDATA[
.lr.ph883:0 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="14" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.lr.ph883:1 %call_ln736 = call void @nnlayer_Pipeline_VITIS_LOOP_96_2, i16 %output_V_load, i16 %numOfInNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc

]]></Node>
<StgValue><ssdm name="call_ln736"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="14" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.lr.ph883:1 %call_ln736 = call void @nnlayer_Pipeline_VITIS_LOOP_96_2, i16 %output_V_load, i16 %numOfInNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc

]]></Node>
<StgValue><ssdm name="call_ln736"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp4_i19880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.lr.ph883:2 %lhs_loc_load = load i16 %lhs_loc

]]></Node>
<StgValue><ssdm name="lhs_loc_load"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp4_i19880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
.lr.ph883:3 %store_ln736 = store i16 %lhs_loc_load, i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp4_i19880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph883:4 %br_ln94 = br void %._crit_edge884

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge884:0 %store_ln94 = store i8 %outNeurons_2, i8 %outNeurons

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge884:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="180" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge24:2 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i8 %empty, i8 %overflow_4_loc, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge24:0 %resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="resArray_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge24:1 %store_ln740 = store i32 0, i7 %resArray_V_addr

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge24:3 %overflow_4_loc_load = load i8 %overflow_4_loc

]]></Node>
<StgValue><ssdm name="overflow_4_loc_load"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge24:4 %rhs = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_loc_load, i8 0

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge24:5 %sext_ln52 = sext i16 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24:6 %br_ln52 = br i1 %icmp_ln87, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="56" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader:0 %sum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader:2 %store_ln52 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader:3 %store_ln52 = store i56 0, i56 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader:4 %br_ln52 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:0 %i_8 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:1 %zext_ln52 = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:2 %icmp_ln52 = icmp_eq  i16 %zext_ln52, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:3 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:4 %i_12 = add i8 %i_8, i8 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i:5 %br_ln52 = br i1 %icmp_ln52, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split, void %_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:1 %zext_ln56 = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:2 %output_V_addr_1 = getelementptr i16 %output_V, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:3 %lhs = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:0 %sum_V_load_1 = load i56 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:1 %icmp_ln1547 = icmp_eq  i56 %sum_V_load_1, i56 0

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:2 %br_ln76 = br i1 %icmp_ln1547, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:0 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:1 %store_ln77 = store i8 0, i8 %i_9

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:2 %br_ln77 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:3 %lhs = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:4 %sext_ln712 = sext i16 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:5 %ret_V = sub i17 %sext_ln712, i17 %sext_ln52

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:6 %icmp_ln1548 = icmp_slt  i17 %ret_V, i17 128256

]]></Node>
<StgValue><ssdm name="icmp_ln1548"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split:7 %br_ln56 = br i1 %icmp_ln1548, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i:0 %store_ln57 = store i16 62720, i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i:1 %br_ln58 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:23 %resArray_V_addr_1 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="resArray_V_addr_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="216" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:0 %output_V_load_2 = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="217" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:0 %output_V_load_2 = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:1 %x_V = sub i16 %output_V_load_2, i16 %rhs

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:3 %sub_ln712 = sub i16 0, i16 %x_V

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:4 %select_ln7 = select i1 %tmp, i16 %sub_ln712, i16 %x_V

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:10 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:5 %t = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln7, i8 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="50" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:6 %sext_ln1201 = sext i24 %t

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:7 %mul_ln1201 = mul i50 %sext_ln1201, i50 24265352

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="49" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:8 %trunc_ln1201 = trunc i50 %mul_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln1201"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:12 %tmp_3_cast = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %mul_ln1201, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="228" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:9 %sub_ln1201 = sub i49 0, i49 %trunc_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:11 %tmp_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i49.i32.i32, i49 %sub_ln1201, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:13 %select_ln1201 = select i1 %tmp_1, i16 %tmp_2_cast, i16 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:14 %sub_ln1201_1 = sub i16 0, i16 %select_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:15 %fixed_V = select i1 %tmp_1, i16 %sub_ln1201_1, i16 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="fixed_V"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:16 %p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fixed_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:17 %whole_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_s, i8 0

]]></Node>
<StgValue><ssdm name="whole_V"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:18 %ret_V_4 = sub i16 %fixed_V, i16 %whole_V

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:19 %lhs_V_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_4, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:20 %ret_V_3 = add i24 %lhs_V_2, i24 65536

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:21 %tmp_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:22 %icmp_ln1547_2 = icmp_sgt  i16 %output_V_load_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1547_2"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:24 %br_ln63 = br i1 %icmp_ln1547_2, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i:0 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i:1 %br_ln66 = br i1 %tmp_2, void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %sext_ln1201_1 = sext i16 %tmp_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1201_1"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="30" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="245" st_id="17" stage="29" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="28" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="247" st_id="19" stage="27" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="248" st_id="20" stage="26" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="249" st_id="21" stage="25" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="250" st_id="22" stage="24" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="251" st_id="23" stage="23" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="252" st_id="24" stage="22" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="253" st_id="25" stage="21" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="254" st_id="26" stage="20" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="255" st_id="27" stage="19" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="256" st_id="28" stage="18" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="257" st_id="29" stage="17" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="258" st_id="30" stage="16" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="259" st_id="31" stage="15" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="260" st_id="32" stage="14" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="261" st_id="33" stage="13" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="262" st_id="34" stage="12" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="263" st_id="35" stage="11" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="264" st_id="36" stage="10" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="265" st_id="37" stage="9" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="266" st_id="38" stage="8" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="267" st_id="39" stage="7" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="268" st_id="40" stage="6" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="269" st_id="41" stage="5" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="270" st_id="42" stage="4" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="271" st_id="43" stage="3" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="272" st_id="44" stage="2" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="273" st_id="45" stage="1" lat="30">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %r_V = udiv i26 16777216, i26 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="274" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %zext_ln67 = zext i8 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %lshr_ln1201 = lshr i32 65536, i32 %zext_ln67

]]></Node>
<StgValue><ssdm name="lshr_ln1201"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="42" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %zext_ln1168 = zext i26 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1168"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="42" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %zext_ln1171 = zext i32 %lshr_ln1201

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %r_V_2 = mul i42 %zext_ln1171, i42 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="26" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7 %tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %r_V_2, i32 16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %zext_ln717 = zext i26 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9 %br_ln68 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %zext_ln64 = zext i8 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sext_ln740 = sext i16 %tmp_V_1

]]></Node>
<StgValue><ssdm name="sext_ln740"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %shl_ln740 = shl i32 %sext_ln740, i32 %zext_ln64

]]></Node>
<StgValue><ssdm name="shl_ln740"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %shl_ln740_1 = shl i32 %shl_ln740, i32 8

]]></Node>
<StgValue><ssdm name="shl_ln740_1"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %br_ln65 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:6 %store_ln52 = store i8 %i_12, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:0 %storemerge8 = phi i32 %shl_ln740_1, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %zext_ln717, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 65536, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="289" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:1 %sum_V_load = load i56 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="290" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:2 %store_ln64 = store i32 %storemerge8, i7 %resArray_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="291" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:3 %shl_ln1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %storemerge8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="292" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="56" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:4 %zext_ln712 = zext i48 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:5 %sum_V_1 = add i56 %zext_ln712, i56 %sum_V_load

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="294" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="56" op_1_bw="56" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:7 %store_ln712 = store i56 %sum_V_1, i56 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:8 %br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="296" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_10 = load i8 %i_9

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %icmp_ln77 = icmp_eq  i8 %i_10, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %i_11 = add i8 %i_10, i8 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %br_ln77 = br i1 %icmp_ln77, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %zext_ln80 = zext i8 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %resArray_V_addr_2 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="resArray_V_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %t_2 = load i7 %resArray_V_addr_2

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="304" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %store_ln77 = store i8 %i_11, i8 %i_9

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="305" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit:0 %br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln77" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i:0 %br_ln114 = br void %._crit_edge879.loopexit

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="307" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="icmp_ln77" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge879.loopexit:0 %br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="icmp_ln77" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="activation_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit:0 %br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0">
<![CDATA[
_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit:0 %ret_ln138 = ret

]]></Node>
<StgValue><ssdm name="ret_ln138"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %sum_V_load_2 = load i56 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_2"/></StgValue>
</operation>

<operation id="311" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %t_2 = load i7 %resArray_V_addr_2

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %t_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %t_2, i24 0

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="313" st_id="50" stage="60" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="314" st_id="51" stage="59" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="315" st_id="52" stage="58" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="316" st_id="53" stage="57" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="317" st_id="54" stage="56" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="318" st_id="55" stage="55" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="319" st_id="56" stage="54" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="320" st_id="57" stage="53" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="321" st_id="58" stage="52" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="322" st_id="59" stage="51" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="323" st_id="60" stage="50" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="324" st_id="61" stage="49" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="325" st_id="62" stage="48" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="326" st_id="63" stage="47" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="327" st_id="64" stage="46" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="328" st_id="65" stage="45" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="329" st_id="66" stage="44" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="330" st_id="67" stage="43" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="331" st_id="68" stage="42" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="332" st_id="69" stage="41" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="333" st_id="70" stage="40" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="334" st_id="71" stage="39" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="335" st_id="72" stage="38" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="336" st_id="73" stage="37" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="337" st_id="74" stage="36" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="338" st_id="75" stage="35" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="339" st_id="76" stage="34" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="340" st_id="77" stage="33" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="341" st_id="78" stage="32" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="342" st_id="79" stage="31" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="343" st_id="80" stage="30" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="344" st_id="81" stage="29" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="345" st_id="82" stage="28" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="346" st_id="83" stage="27" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="347" st_id="84" stage="26" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="348" st_id="85" stage="25" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="349" st_id="86" stage="24" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="350" st_id="87" stage="23" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="351" st_id="88" stage="22" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="352" st_id="89" stage="21" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="353" st_id="90" stage="20" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="354" st_id="91" stage="19" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="355" st_id="92" stage="18" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="356" st_id="93" stage="17" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="357" st_id="94" stage="16" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="358" st_id="95" stage="15" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="359" st_id="96" stage="14" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="360" st_id="97" stage="13" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="361" st_id="98" stage="12" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="362" st_id="99" stage="11" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="363" st_id="100" stage="10" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="364" st_id="101" stage="9" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="365" st_id="102" stage="8" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="366" st_id="103" stage="7" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="367" st_id="104" stage="6" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="368" st_id="105" stage="5" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="369" st_id="106" stage="4" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="370" st_id="107" stage="3" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="371" st_id="108" stage="2" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="372" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="373" st_id="109" stage="1" lat="60">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2

]]></Node>
<StgValue><ssdm name="udiv_ln717"/></StgValue>
</operation>

<operation id="374" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %trunc_ln717 = trunc i16 %udiv_ln717

]]></Node>
<StgValue><ssdm name="trunc_ln717"/></StgValue>
</operation>

<operation id="375" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="376" st_id="109" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %store_ln80 = store i16 %trunc_ln717, i7 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="377" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="378" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="379" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:1 %br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="380" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="381" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:1 %br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="382" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph878.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_116_1, i8 %empty, i16 %output_r, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="383" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph878.preheader:1 %br_ln0 = br void %._crit_edge879.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
