#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c9a66df370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c9a66df500 .scope module, "tb_mips_cache_writebuffer" "tb_mips_cache_writebuffer" 3 3;
 .timescale -9 -9;
P_0x55c9a66aab40 .param/l "OFFSET" 0 3 12, C4<10111111110000000000000000000000>;
P_0x55c9a66aab80 .param/str "RAM_INIT_FILE" 0 3 7, "test/avalon_slave_sample.txt";
P_0x55c9a66aabc0 .param/l "TEST_MEM_SIZE" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x55c9a66aac00 .param/l "TEST_READ_DELAY" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x55c9a66aac40 .param/l "TEST_WRITE_DELAY" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x55c9a66aac80 .param/l "TIMEOUT_CYCLES" 0 3 11, +C4<00000000000000000000000000110010>;
P_0x55c9a66aacc0 .param/l "WB_BUF_BITS" 0 3 15, +C4<00000000000000000000000000000011>;
v0x55c9a6740dd0_0 .var "clk", 0 0;
v0x55c9a6740e90_0 .var/i "i", 31 0;
v0x55c9a6740f70_0 .var "ram_address", 31 0;
v0x55c9a6741040_0 .net "ram_byteenable", 3 0, v0x55c9a6740740_0;  1 drivers
v0x55c9a6741130_0 .var "ram_read", 0 0;
v0x55c9a6741220_0 .net "ram_readdata", 31 0, v0x55c9a673ea90_0;  1 drivers
v0x55c9a67412c0_0 .net "ram_write", 0 0, v0x55c9a6740a80_0;  1 drivers
v0x55c9a67413b0_0 .net "ram_writedata", 31 0, v0x55c9a6740830_0;  1 drivers
v0x55c9a67414a0_0 .var "read_addr", 31 0;
v0x55c9a6741580_0 .var "rst", 0 0;
v0x55c9a6741620_0 .net "waitrequest", 0 0, L_0x55c9a671cbc0;  1 drivers
v0x55c9a6741710_0 .var "wb_addr", 31 0;
v0x55c9a67417d0_0 .var "wb_byteenable", 3 0;
v0x55c9a6741870_0 .net "wb_empty", 0 0, L_0x55c9a67523f0;  1 drivers
v0x55c9a6741910_0 .net "wb_full", 0 0, L_0x55c9a6752120;  1 drivers
v0x55c9a67419b0_0 .net "wb_write_addr", 31 0, v0x55c9a6740680_0;  1 drivers
v0x55c9a6741a80_0 .var "wb_write_en", 0 0;
v0x55c9a6741c60_0 .var "wb_writedata", 31 0;
v0x55c9a6741d30_0 .var "writing", 0 0;
S_0x55c9a6698cf0 .scope module, "ramInst" "mips_avalon_slave" 3 45, 4 3 0, S_0x55c9a66df500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "readdata";
P_0x55c9a6698e80 .param/l "ADDR_START" 0 4 20, C4<10111111110000000000000000000000>;
P_0x55c9a6698ec0 .param/l "MEM_SIZE" 0 4 21, +C4<00000000000000000000000000010000>;
P_0x55c9a6698f00 .param/str "RAM_INIT_FILE" 0 4 25, "test/avalon_slave_sample.txt";
P_0x55c9a6698f40 .param/l "READ_DELAY" 0 4 23, +C4<00000000000000000000000000000010>;
P_0x55c9a6698f80 .param/l "WRITE_DELAY" 0 4 24, +C4<00000000000000000000000000000010>;
L_0x55c9a671c760 .functor OR 1, v0x55c9a6741130_0, v0x55c9a6740a80_0, C4<0>, C4<0>;
L_0x55c9a671cbc0 .functor AND 1, L_0x55c9a671c760, L_0x55c9a6751e90, C4<1>, C4<1>;
v0x55c9a671dbd0_0 .var/i "ADDR_END", 31 0;
v0x55c9a671de90_0 .net *"_ivl_0", 0 0, L_0x55c9a671c760;  1 drivers
L_0x7fa36849b018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9a671ede0_0 .net/2s *"_ivl_2", 31 0, L_0x7fa36849b018;  1 drivers
v0x55c9a671f240_0 .net *"_ivl_4", 0 0, L_0x55c9a6751e90;  1 drivers
v0x55c9a671fda0_0 .net "address", 31 0, v0x55c9a6740f70_0;  1 drivers
v0x55c9a6717480_0 .net "byteenable", 3 0, v0x55c9a6740740_0;  alias, 1 drivers
v0x55c9a673e850_0 .net "clk", 0 0, v0x55c9a6740dd0_0;  1 drivers
v0x55c9a673e910 .array "memory", 0 15, 31 0;
v0x55c9a673e9d0_0 .net "read", 0 0, v0x55c9a6741130_0;  1 drivers
v0x55c9a673ea90_0 .var "readdata", 31 0;
v0x55c9a673eb70_0 .net "rst", 0 0, v0x55c9a6741580_0;  1 drivers
v0x55c9a673ec30_0 .var "towrite", 31 0;
v0x55c9a673ed10_0 .var/i "wait_ctr", 31 0;
v0x55c9a673edf0_0 .var/i "waiting", 31 0;
v0x55c9a673eed0_0 .net "waitrequest", 0 0, L_0x55c9a671cbc0;  alias, 1 drivers
v0x55c9a673ef90_0 .net "write", 0 0, v0x55c9a6740a80_0;  alias, 1 drivers
v0x55c9a673f050_0 .net "writedata", 31 0, v0x55c9a6740830_0;  alias, 1 drivers
E_0x55c9a66f40b0 .event posedge, v0x55c9a673e850_0;
L_0x55c9a6751e90 .cmp/ne 32, v0x55c9a673ed10_0, L_0x7fa36849b018;
S_0x55c9a66efa20 .scope begin, "$unm_blk_27" "$unm_blk_27" 4 32, 4 32 0, S_0x55c9a6698cf0;
 .timescale 0 0;
v0x55c9a671c900_0 .var/i "i", 31 0;
S_0x55c9a673f250 .scope module, "wbuf" "mips_cache_writebuffer" 3 50, 5 1 0, S_0x55c9a66df500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 4 "byteenable";
    .port_info 6 /INPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "write_addr";
    .port_info 8 /OUTPUT 32 "write_data";
    .port_info 9 /OUTPUT 4 "write_byteenable";
    .port_info 10 /OUTPUT 1 "write_writeenable";
    .port_info 11 /OUTPUT 2 "state_out";
    .port_info 12 /OUTPUT 1 "full";
    .port_info 13 /OUTPUT 1 "empty";
P_0x55c9a66e17f0 .param/real "BUFSIZE" 0 5 29, Cr<m4000000000000000gfc5>; value=8.00000
P_0x55c9a66e1830 .param/l "BUF_BITS" 0 5 28, +C4<00000000000000000000000000000011>;
enum0x55c9a66a99f0 .enum4 (2)
   "STATE_IDLE" 2'b00,
   "STATE_WRITE" 2'b01,
   "STATE_FULL" 2'b10
 ;
L_0x55c9a671dd30 .functor BUFZ 2, v0x55c9a6740410_0, C4<00>, C4<00>, C4<00>;
v0x55c9a673f600_0 .net/real *"_ivl_0", 0 0, L_0x55c9a6752080;  1 drivers
L_0x7fa36849b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9a673f6e0_0 .net/2u *"_ivl_10", 31 0, L_0x7fa36849b0f0;  1 drivers
L_0x7fa36849b060 .functor BUFT 1, Cr<m7f80000000000000gfc9>, C4<0>, C4<0>, C4<0>;
v0x55c9a673f7c0_0 .net/real *"_ivl_2", 0 0, L_0x7fa36849b060;  1 drivers
v0x55c9a673f890_0 .net *"_ivl_6", 31 0, L_0x55c9a67522b0;  1 drivers
L_0x7fa36849b0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9a673f970_0 .net *"_ivl_9", 23 0, L_0x7fa36849b0a8;  1 drivers
v0x55c9a673faa0_0 .net "addr", 31 0, v0x55c9a6741710_0;  1 drivers
v0x55c9a673fb80 .array "addr_buf", 0 7, 31 0;
v0x55c9a673fc40 .array "byte_en_buf", 0 7, 3 0;
v0x55c9a673fd00_0 .net "byteenable", 3 0, v0x55c9a67417d0_0;  1 drivers
v0x55c9a673fde0_0 .net "clk", 0 0, v0x55c9a6740dd0_0;  alias, 1 drivers
v0x55c9a673fe80 .array "data_buf", 0 7, 31 0;
v0x55c9a673ff20_0 .net "empty", 0 0, L_0x55c9a67523f0;  alias, 1 drivers
v0x55c9a673ffe0_0 .net "full", 0 0, L_0x55c9a6752120;  alias, 1 drivers
v0x55c9a67400a0_0 .var "full_buf", 7 0;
v0x55c9a6740180_0 .var/i "index", 31 0;
v0x55c9a6740260_0 .var "read_ptr", 2 0;
v0x55c9a6740340_0 .net "rst", 0 0, v0x55c9a6741580_0;  alias, 1 drivers
v0x55c9a6740410_0 .var "state", 1 0;
v0x55c9a67404d0_0 .net "state_out", 1 0, L_0x55c9a671dd30;  1 drivers
v0x55c9a67405b0_0 .net "waitrequest", 0 0, L_0x55c9a671cbc0;  alias, 1 drivers
v0x55c9a6740680_0 .var "write_addr", 31 0;
v0x55c9a6740740_0 .var "write_byteenable", 3 0;
v0x55c9a6740830_0 .var "write_data", 31 0;
v0x55c9a6740900_0 .net "write_en", 0 0, v0x55c9a6741a80_0;  1 drivers
v0x55c9a67409a0_0 .var "write_ptr", 2 0;
v0x55c9a6740a80_0 .var "write_writeenable", 0 0;
v0x55c9a6740b50_0 .net "writedata", 31 0, v0x55c9a6741c60_0;  1 drivers
L_0x55c9a6752080 .cast/real v0x55c9a67400a0_0;
L_0x55c9a6752120 .cmp/eq.r 1, L_0x55c9a6752080, L_0x7fa36849b060;
L_0x55c9a67522b0 .concat [ 8 24 0 0], v0x55c9a67400a0_0, L_0x7fa36849b0a8;
L_0x55c9a67523f0 .cmp/eq 32, L_0x55c9a67522b0, L_0x7fa36849b0f0;
    .scope S_0x55c9a6698cf0;
T_0 ;
    %pushi/vec4 3217031184, 0, 32;
    %store/vec4 v0x55c9a671dbd0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a673edf0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x55c9a6698cf0;
T_1 ;
    %fork t_1, S_0x55c9a66efa20;
    %jmp t_0;
    .scope S_0x55c9a66efa20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a671c900_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55c9a671c900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c9a671c900_0;
    %store/vec4a v0x55c9a673e910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c9a671c900_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c9a671c900_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 4 40 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55c9a6698f00 {0 0 0};
    %vpi_call/w 4 41 "$readmemh", P_0x55c9a6698f00, v0x55c9a673e910 {0 0 0};
    %end;
    .scope S_0x55c9a6698cf0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x55c9a6698cf0;
T_2 ;
    %wait E_0x55c9a66f40b0;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x55c9a671fda0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9a671fda0_0;
    %load/vec4 v0x55c9a671dbd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c9a673ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55c9a673edf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55c9a673ed10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a673edf0_0, 0, 32;
    %load/vec4 v0x55c9a6717480_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x55c9a673f050_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x55c9a673ec30_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9a673ec30_0, 4, 8;
    %load/vec4 v0x55c9a6717480_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %load/vec4 v0x55c9a673f050_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %load/vec4 v0x55c9a673ec30_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9a673ec30_0, 4, 8;
    %load/vec4 v0x55c9a6717480_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %load/vec4 v0x55c9a673f050_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %load/vec4 v0x55c9a673ec30_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9a673ec30_0, 4, 8;
    %load/vec4 v0x55c9a6717480_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x55c9a673f050_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x55c9a673ec30_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9a673ec30_0, 4, 8;
    %load/vec4 v0x55c9a673ec30_0;
    %load/vec4 v0x55c9a671fda0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55c9a673e910, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %vpi_call/w 4 62 "$display", "RAM : WRITE : Wrote 0x%h data at address 0x%h", v0x55c9a673f050_0, v0x55c9a671fda0_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55c9a673ed10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %vpi_call/w 4 65 "$display", "RAM : STATUS : Waiting for %1d more cycles before writing to address 0x%h", v0x55c9a673ed10_0, v0x55c9a671fda0_0 {0 0 0};
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9a673edf0_0, 0, 32;
    %load/vec4 v0x55c9a671fda0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c9a673e910, 4;
    %store/vec4 v0x55c9a673ec30_0, 0, 32;
    %vpi_call/w 4 71 "$display", "RAM : STATUS : Write requested at address 0x%h, wait for %1d cycles", v0x55c9a671fda0_0, v0x55c9a673ed10_0 {0 0 0};
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55c9a673e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x55c9a673edf0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x55c9a673ed10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a673edf0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %vpi_call/w 4 79 "$display", "RAM : READ : Read 0x%h data at address 0x%h", v0x55c9a673ea90_0, v0x55c9a671fda0_0 {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x55c9a673ed10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x55c9a671fda0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c9a673e910, 4;
    %store/vec4 v0x55c9a673ea90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x55c9a673ed10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %vpi_call/w 4 85 "$display", "RAM : STATUS : Waiting for %1d more cycles before writing to address 0x%h", v0x55c9a673ed10_0, v0x55c9a671fda0_0 {0 0 0};
T_2.23 ;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9a673ed10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9a673edf0_0, 0, 32;
    %vpi_call/w 4 90 "$display", "RAM : STATUS : Read requested at address 0x%h, wait for %1d cycles", v0x55c9a671fda0_0, v0x55c9a673ed10_0 {0 0 0};
T_2.19 ;
T_2.16 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c9a673f250;
T_3 ;
    %wait E_0x55c9a66f40b0;
    %load/vec4 v0x55c9a6740340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c9a6740410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9a6740260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9a67409a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6740a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a6740180_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55c9a6740180_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4069; load=8.00000
    %cmp/wr;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55c9a6740180_0;
    %assign/vec4/off/d v0x55c9a67400a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c9a6740180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fb80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c9a6740180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fe80, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55c9a6740180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fc40, 0, 4;
    %load/vec4 v0x55c9a6740180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9a6740180_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c9a67400a0_0;
    %load/vec4 v0x55c9a67409a0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9a6740a80_0, 0;
    %load/vec4 v0x55c9a67409a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9a673fb80, 4;
    %assign/vec4 v0x55c9a6740680_0, 0;
    %load/vec4 v0x55c9a67409a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9a673fe80, 4;
    %assign/vec4 v0x55c9a6740830_0, 0;
    %load/vec4 v0x55c9a67409a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c9a673fc40, 4;
    %assign/vec4 v0x55c9a6740740_0, 0;
    %load/vec4 v0x55c9a67405b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6740a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c9a67409a0_0;
    %assign/vec4/off/d v0x55c9a67400a0_0, 4, 5;
    %load/vec4 v0x55c9a67409a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9a67409a0_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55c9a67409a0_0;
    %load/vec4 v0x55c9a6740410_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 3;
    %add;
    %assign/vec4 v0x55c9a67409a0_0, 0;
T_3.5 ;
    %load/vec4 v0x55c9a6740410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x55c9a6740900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c9a6740260_0;
    %assign/vec4/off/d v0x55c9a67400a0_0, 4, 5;
    %load/vec4 v0x55c9a673faa0_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fb80, 0, 4;
    %load/vec4 v0x55c9a6740b50_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fe80, 0, 4;
    %load/vec4 v0x55c9a673fd00_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fc40, 0, 4;
    %load/vec4 v0x55c9a6740260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9a6740260_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c9a6740410_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x55c9a67400a0_0;
    %cvt/rv;
    %pushi/real 2139095040, 4073; load=255.000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c9a6740410_0, 0;
    %load/vec4 v0x55c9a67409a0_0;
    %assign/vec4 v0x55c9a6740260_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x55c9a6740900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c9a6740260_0;
    %assign/vec4/off/d v0x55c9a67400a0_0, 4, 5;
    %load/vec4 v0x55c9a673faa0_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fb80, 0, 4;
    %load/vec4 v0x55c9a6740b50_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fe80, 0, 4;
    %load/vec4 v0x55c9a673fd00_0;
    %load/vec4 v0x55c9a6740260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9a673fc40, 0, 4;
    %load/vec4 v0x55c9a6740260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9a6740260_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x55c9a67400a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c9a6740410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9a6740260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9a67409a0_0, 0;
T_3.18 ;
T_3.17 ;
T_3.15 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55c9a67400a0_0;
    %cvt/rv;
    %pushi/real 1879048192, 4068; load=7.00000
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c9a6740410_0, 0;
T_3.20 ;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c9a66df500;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a6740e90_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x55c9a66df500;
T_5 ;
T_5.0 ;
    %load/vec4 v0x55c9a6741d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.1, 8;
    %load/vec4 v0x55c9a67419b0_0;
    %jmp/1 T_5.2, 8;
T_5.1 ; End of true expr.
    %load/vec4 v0x55c9a67414a0_0;
    %jmp/0 T_5.2, 8;
 ; End of false expr.
    %blend;
T_5.2;
    %store/vec4 v0x55c9a6740f70_0, 0, 32;
    %delay 5, 0;
    %vpi_call/w 3 62 "$display", "TB : %2t : Hello! 0x%h", $time, v0x55c9a6740f70_0 {0 0 0};
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55c9a66df500;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "tb_mips_cache_writebuffer.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c9a66df500 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9a6740dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741d30_0, 0;
    %pushi/vec4 50, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55c9a6740dd0_0;
    %nor/r;
    %store/vec4 v0x55c9a6740dd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55c9a6740dd0_0;
    %nor/r;
    %store/vec4 v0x55c9a6740dd0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55c9a66aac80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55c9a66df500;
T_7 ;
    %vpi_call/w 3 82 "$display", "TB : %2t : Started testbench", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741580_0, 0;
    %wait E_0x55c9a66f40b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9a6741580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741a80_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c9a6741710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9a6741c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c9a67417d0_0, 0;
    %wait E_0x55c9a66f40b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741580_0, 0;
    %wait E_0x55c9a66f40b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a6740e90_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55c9a6740e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x55c9a6741910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %wait E_0x55c9a66f40b0;
    %vpi_call/w 3 101 "$display", "TB : %2t : Stalling as write buffer is full", $time {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9a6741a80_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x55c9a6740e90_0;
    %add;
    %assign/vec4 v0x55c9a6741710_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c9a67417d0_0, 0;
    %vpi_func/r 3 107 "$pow", v0x55c9a6740e90_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %cvt/vr 32;
    %assign/vec4 v0x55c9a6741c60_0, 0;
    %wait E_0x55c9a66f40b0;
    %vpi_call/w 3 111 "$display", "TB : %2t : Writing %d into WB for address 0x%h", $time, v0x55c9a6741c60_0, v0x55c9a6741710_0 {0 0 0};
T_7.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c9a6740e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c9a6740e90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741a80_0, 0;
    %wait E_0x55c9a66f40b0;
T_7.4 ;
    %load/vec4 v0x55c9a6741870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.5, 8;
    %wait E_0x55c9a66f40b0;
    %vpi_call/w 3 121 "$display", "TB : %2t : Waiting for WB to empty out", $time {0 0 0};
    %vpi_call/w 3 122 "$display", "TB : %2t : Current ram_address 0x%h, write addr 0x%h, writing=%b", $time, v0x55c9a6740f70_0, v0x55c9a67419b0_0, v0x55c9a6741d30_0 {0 0 0};
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9a6740e90_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x55c9a6740e90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9a6741d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9a6741130_0, 0;
    %load/vec4 v0x55c9a6740e90_0;
    %addi 3217031168, 0, 32;
    %assign/vec4 v0x55c9a67414a0_0, 0;
    %wait E_0x55c9a66f40b0;
    %vpi_call/w 3 130 "$display", "TB : %2t : Reading from address 0x%h", $time, v0x55c9a6740f70_0 {0 0 0};
T_7.8 ;
    %load/vec4 v0x55c9a6741620_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.9, 8;
    %wait E_0x55c9a66f40b0;
    %jmp T_7.8;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9a6741130_0, 0;
    %wait E_0x55c9a66f40b0;
    %vpi_call/w 3 138 "$display", "TB : %2t : Read %d from address 0x%h", $time, v0x55c9a6741220_0, v0x55c9a6740f70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c9a6740e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c9a6740e90_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "rtl/tb_mips_cache_writebuffer.v";
    "rtl/mips_avalon_slave.v";
    "rtl/mips_cache_writebuffer.v";
