<stg><name>fir</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:10  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:10  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %c_addr_1 = getelementptr [11 x i32]* %c, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
:15  %c_load_1 = load i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:8  %shift_reg_9_load = load i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_9_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln74 = mul nsw i32 %shift_reg_9_load, %c_load

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:12  %shift_reg_8_load = load i32* @shift_reg_8, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_8_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
:15  %c_load_1 = load i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %mul_ln74_1 = mul nsw i32 %shift_reg_8_load, %c_load_1

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %c_addr_2 = getelementptr [11 x i32]* %c, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:20  %c_load_2 = load i32* %c_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %add_ln74 = add i32 %mul_ln74, %mul_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:20  %c_load_2 = load i32* %c_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %c_addr_3 = getelementptr [11 x i32]* %c, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
:25  %c_load_3 = load i32* %c_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
:25  %c_load_3 = load i32* %c_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %c_addr_4 = getelementptr [11 x i32]* %c, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:30  %c_load_4 = load i32* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:17  %shift_reg_7_load = load i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_7_load"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %mul_ln74_2 = mul nsw i32 %shift_reg_7_load, %c_load_2

]]></Node>
<StgValue><ssdm name="mul_ln74_2"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:22  %shift_reg_6_load = load i32* @shift_reg_6, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_6_load"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %mul_ln74_3 = mul nsw i32 %shift_reg_6_load, %c_load_3

]]></Node>
<StgValue><ssdm name="mul_ln74_3"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:27  %shift_reg_5_load = load i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_5_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:30  %c_load_4 = load i32* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_load_4"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %mul_ln74_4 = mul nsw i32 %shift_reg_5_load, %c_load_4

]]></Node>
<StgValue><ssdm name="mul_ln74_4"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %c_addr_5 = getelementptr [11 x i32]* %c, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
:35  %c_load_5 = load i32* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_load_5"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %add_ln74_1 = add i32 %mul_ln74_3, %mul_ln74_4

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %add_ln74_2 = add i32 %add_ln74_1, %mul_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
:35  %c_load_5 = load i32* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_load_5"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %c_addr_6 = getelementptr [11 x i32]* %c, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:40  %c_load_6 = load i32* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:40  %c_load_6 = load i32* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_load_6"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %c_addr_7 = getelementptr [11 x i32]* %c, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:45  %c_load_7 = load i32* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:32  %shift_reg_4_load = load i32* @shift_reg_4, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_4_load"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %mul_ln74_5 = mul nsw i32 %shift_reg_4_load, %c_load_5

]]></Node>
<StgValue><ssdm name="mul_ln74_5"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:37  %shift_reg_3_load = load i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_3_load"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %mul_ln74_6 = mul nsw i32 %shift_reg_3_load, %c_load_6

]]></Node>
<StgValue><ssdm name="mul_ln74_6"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
:42  %shift_reg_2_load = load i32* @shift_reg_2, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_2_load"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:45  %c_load_7 = load i32* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_load_7"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %mul_ln74_7 = mul nsw i32 %shift_reg_2_load, %c_load_7

]]></Node>
<StgValue><ssdm name="mul_ln74_7"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %c_addr_8 = getelementptr [11 x i32]* %c, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="c_addr_8"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
:50  %c_load_8 = load i32* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_load_8"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %add_ln74_4 = add i32 %mul_ln74_6, %mul_ln74_7

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
:50  %c_load_8 = load i32* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_load_8"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %c_addr_9 = getelementptr [11 x i32]* %c, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="c_addr_9"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
:55  %c_load_9 = load i32* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
:55  %c_load_9 = load i32* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_load_9"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %c_addr_10 = getelementptr [11 x i32]* %c, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_addr_10"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:59  %c_load_10 = load i32* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln53"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln54"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln55"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:47  %shift_reg_1_load = load i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_load"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %mul_ln74_8 = mul nsw i32 %shift_reg_1_load, %c_load_8

]]></Node>
<StgValue><ssdm name="mul_ln74_8"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:52  %shift_reg_0_load = load i32* @shift_reg_0, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_0_load"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %mul_ln74_9 = mul nsw i32 %shift_reg_0_load, %c_load_9

]]></Node>
<StgValue><ssdm name="mul_ln74_9"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  store i32 %x_read, i32* @shift_reg_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:59  %c_load_10 = load i32* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_load_10"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %mul_ln74_10 = mul nsw i32 %c_load_10, %x_read

]]></Node>
<StgValue><ssdm name="mul_ln74_10"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %add_ln74_3 = add i32 %add_ln74_2, %add_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %add_ln74_5 = add i32 %add_ln74_4, %mul_ln74_5

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %add_ln74_6 = add i32 %mul_ln74_9, %mul_ln74_10

]]></Node>
<StgValue><ssdm name="add_ln74_6"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %add_ln74_7 = add i32 %add_ln74_6, %mul_ln74_8

]]></Node>
<StgValue><ssdm name="add_ln74_7"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %add_ln74_8 = add i32 %add_ln74_7, %add_ln74_5

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %add_ln74_9 = add nsw i32 %add_ln74_8, %add_ln74_3

]]></Node>
<StgValue><ssdm name="add_ln74_9"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %add_ln74_9) nounwind

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:72  ret void

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="108" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="109" name="c" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="111" name="shift_reg_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_9"/></StgValue>
</port>
<port id="112" name="shift_reg_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_8"/></StgValue>
</port>
<port id="113" name="shift_reg_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_7"/></StgValue>
</port>
<port id="114" name="shift_reg_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_6"/></StgValue>
</port>
<port id="115" name="shift_reg_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_5"/></StgValue>
</port>
<port id="116" name="shift_reg_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_4"/></StgValue>
</port>
<port id="117" name="shift_reg_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_3"/></StgValue>
</port>
<port id="118" name="shift_reg_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_2"/></StgValue>
</port>
<port id="119" name="shift_reg_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_1"/></StgValue>
</port>
<port id="120" name="shift_reg_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="c" to="c_addr" fromId="109" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_122" to="c_addr" fromId="122" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_124" to="c_addr" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="c_addr" to="c_load" fromId="13" toId="14">
</dataflow>
<dataflow id="127" from="c_addr" to="c_load" fromId="13" toId="15">
</dataflow>
<dataflow id="128" from="c" to="c_addr_1" fromId="109" toId="16">
</dataflow>
<dataflow id="129" from="StgValue_122" to="c_addr_1" fromId="122" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_130" to="c_addr_1" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="c_addr_1" to="c_load_1" fromId="16" toId="17">
</dataflow>
<dataflow id="133" from="shift_reg_9" to="shift_reg_9_load" fromId="111" toId="18">
</dataflow>
<dataflow id="134" from="shift_reg_9_load" to="mul_ln74" fromId="18" toId="19">
</dataflow>
<dataflow id="135" from="c_load" to="mul_ln74" fromId="15" toId="19">
</dataflow>
<dataflow id="136" from="shift_reg_8" to="shift_reg_8_load" fromId="112" toId="20">
</dataflow>
<dataflow id="137" from="shift_reg_8_load" to="store_ln71" fromId="20" toId="21">
</dataflow>
<dataflow id="138" from="shift_reg_9" to="store_ln71" fromId="111" toId="21">
</dataflow>
<dataflow id="139" from="c_addr_1" to="c_load_1" fromId="16" toId="22">
</dataflow>
<dataflow id="140" from="shift_reg_8_load" to="mul_ln74_1" fromId="20" toId="23">
</dataflow>
<dataflow id="141" from="c_load_1" to="mul_ln74_1" fromId="22" toId="23">
</dataflow>
<dataflow id="142" from="c" to="c_addr_2" fromId="109" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_122" to="c_addr_2" fromId="122" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_144" to="c_addr_2" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="c_addr_2" to="c_load_2" fromId="24" toId="25">
</dataflow>
<dataflow id="147" from="mul_ln74" to="add_ln74" fromId="19" toId="26">
</dataflow>
<dataflow id="148" from="mul_ln74_1" to="add_ln74" fromId="23" toId="26">
</dataflow>
<dataflow id="149" from="c_addr_2" to="c_load_2" fromId="24" toId="27">
</dataflow>
<dataflow id="150" from="c" to="c_addr_3" fromId="109" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_122" to="c_addr_3" fromId="122" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_152" to="c_addr_3" fromId="152" toId="28">
</dataflow>
<dataflow id="154" from="c_addr_3" to="c_load_3" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="c_addr_3" to="c_load_3" fromId="28" toId="30">
</dataflow>
<dataflow id="156" from="c" to="c_addr_4" fromId="109" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_122" to="c_addr_4" fromId="122" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_158" to="c_addr_4" fromId="158" toId="31">
</dataflow>
<dataflow id="160" from="c_addr_4" to="c_load_4" fromId="31" toId="32">
</dataflow>
<dataflow id="161" from="shift_reg_7" to="shift_reg_7_load" fromId="113" toId="33">
</dataflow>
<dataflow id="162" from="shift_reg_7_load" to="store_ln71" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="shift_reg_8" to="store_ln71" fromId="112" toId="34">
</dataflow>
<dataflow id="164" from="shift_reg_7_load" to="mul_ln74_2" fromId="33" toId="35">
</dataflow>
<dataflow id="165" from="c_load_2" to="mul_ln74_2" fromId="27" toId="35">
</dataflow>
<dataflow id="166" from="shift_reg_6" to="shift_reg_6_load" fromId="114" toId="36">
</dataflow>
<dataflow id="167" from="shift_reg_6_load" to="store_ln71" fromId="36" toId="37">
</dataflow>
<dataflow id="168" from="shift_reg_7" to="store_ln71" fromId="113" toId="37">
</dataflow>
<dataflow id="169" from="shift_reg_6_load" to="mul_ln74_3" fromId="36" toId="38">
</dataflow>
<dataflow id="170" from="c_load_3" to="mul_ln74_3" fromId="30" toId="38">
</dataflow>
<dataflow id="171" from="shift_reg_5" to="shift_reg_5_load" fromId="115" toId="39">
</dataflow>
<dataflow id="172" from="shift_reg_5_load" to="store_ln71" fromId="39" toId="40">
</dataflow>
<dataflow id="173" from="shift_reg_6" to="store_ln71" fromId="114" toId="40">
</dataflow>
<dataflow id="174" from="c_addr_4" to="c_load_4" fromId="31" toId="41">
</dataflow>
<dataflow id="175" from="shift_reg_5_load" to="mul_ln74_4" fromId="39" toId="42">
</dataflow>
<dataflow id="176" from="c_load_4" to="mul_ln74_4" fromId="41" toId="42">
</dataflow>
<dataflow id="177" from="c" to="c_addr_5" fromId="109" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_122" to="c_addr_5" fromId="122" toId="43">
</dataflow>
<dataflow id="180" from="StgValue_179" to="c_addr_5" fromId="179" toId="43">
</dataflow>
<dataflow id="181" from="c_addr_5" to="c_load_5" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="mul_ln74_3" to="add_ln74_1" fromId="38" toId="45">
</dataflow>
<dataflow id="183" from="mul_ln74_4" to="add_ln74_1" fromId="42" toId="45">
</dataflow>
<dataflow id="184" from="add_ln74_1" to="add_ln74_2" fromId="45" toId="46">
</dataflow>
<dataflow id="185" from="mul_ln74_2" to="add_ln74_2" fromId="35" toId="46">
</dataflow>
<dataflow id="186" from="c_addr_5" to="c_load_5" fromId="43" toId="47">
</dataflow>
<dataflow id="187" from="c" to="c_addr_6" fromId="109" toId="48">
</dataflow>
<dataflow id="188" from="StgValue_122" to="c_addr_6" fromId="122" toId="48">
</dataflow>
<dataflow id="190" from="StgValue_189" to="c_addr_6" fromId="189" toId="48">
</dataflow>
<dataflow id="191" from="c_addr_6" to="c_load_6" fromId="48" toId="49">
</dataflow>
<dataflow id="192" from="c_addr_6" to="c_load_6" fromId="48" toId="50">
</dataflow>
<dataflow id="193" from="c" to="c_addr_7" fromId="109" toId="51">
</dataflow>
<dataflow id="194" from="StgValue_122" to="c_addr_7" fromId="122" toId="51">
</dataflow>
<dataflow id="196" from="StgValue_195" to="c_addr_7" fromId="195" toId="51">
</dataflow>
<dataflow id="197" from="c_addr_7" to="c_load_7" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="shift_reg_4" to="shift_reg_4_load" fromId="116" toId="53">
</dataflow>
<dataflow id="199" from="shift_reg_4_load" to="store_ln71" fromId="53" toId="54">
</dataflow>
<dataflow id="200" from="shift_reg_5" to="store_ln71" fromId="115" toId="54">
</dataflow>
<dataflow id="201" from="shift_reg_4_load" to="mul_ln74_5" fromId="53" toId="55">
</dataflow>
<dataflow id="202" from="c_load_5" to="mul_ln74_5" fromId="47" toId="55">
</dataflow>
<dataflow id="203" from="shift_reg_3" to="shift_reg_3_load" fromId="117" toId="56">
</dataflow>
<dataflow id="204" from="shift_reg_3_load" to="store_ln71" fromId="56" toId="57">
</dataflow>
<dataflow id="205" from="shift_reg_4" to="store_ln71" fromId="116" toId="57">
</dataflow>
<dataflow id="206" from="shift_reg_3_load" to="mul_ln74_6" fromId="56" toId="58">
</dataflow>
<dataflow id="207" from="c_load_6" to="mul_ln74_6" fromId="50" toId="58">
</dataflow>
<dataflow id="208" from="shift_reg_2" to="shift_reg_2_load" fromId="118" toId="59">
</dataflow>
<dataflow id="209" from="shift_reg_2_load" to="store_ln71" fromId="59" toId="60">
</dataflow>
<dataflow id="210" from="shift_reg_3" to="store_ln71" fromId="117" toId="60">
</dataflow>
<dataflow id="211" from="c_addr_7" to="c_load_7" fromId="51" toId="61">
</dataflow>
<dataflow id="212" from="shift_reg_2_load" to="mul_ln74_7" fromId="59" toId="62">
</dataflow>
<dataflow id="213" from="c_load_7" to="mul_ln74_7" fromId="61" toId="62">
</dataflow>
<dataflow id="214" from="c" to="c_addr_8" fromId="109" toId="63">
</dataflow>
<dataflow id="215" from="StgValue_122" to="c_addr_8" fromId="122" toId="63">
</dataflow>
<dataflow id="217" from="StgValue_216" to="c_addr_8" fromId="216" toId="63">
</dataflow>
<dataflow id="218" from="c_addr_8" to="c_load_8" fromId="63" toId="64">
</dataflow>
<dataflow id="219" from="mul_ln74_6" to="add_ln74_4" fromId="58" toId="65">
</dataflow>
<dataflow id="220" from="mul_ln74_7" to="add_ln74_4" fromId="62" toId="65">
</dataflow>
<dataflow id="221" from="c_addr_8" to="c_load_8" fromId="63" toId="66">
</dataflow>
<dataflow id="222" from="c" to="c_addr_9" fromId="109" toId="67">
</dataflow>
<dataflow id="223" from="StgValue_122" to="c_addr_9" fromId="122" toId="67">
</dataflow>
<dataflow id="225" from="StgValue_224" to="c_addr_9" fromId="224" toId="67">
</dataflow>
<dataflow id="226" from="c_addr_9" to="c_load_9" fromId="67" toId="68">
</dataflow>
<dataflow id="227" from="c_addr_9" to="c_load_9" fromId="67" toId="69">
</dataflow>
<dataflow id="228" from="c" to="c_addr_10" fromId="109" toId="70">
</dataflow>
<dataflow id="229" from="StgValue_122" to="c_addr_10" fromId="122" toId="70">
</dataflow>
<dataflow id="230" from="StgValue_122" to="c_addr_10" fromId="122" toId="70">
</dataflow>
<dataflow id="231" from="c_addr_10" to="c_load_10" fromId="70" toId="71">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="232" toId="72">
</dataflow>
<dataflow id="234" from="y" to="specbitsmap_ln0" fromId="108" toId="72">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="232" toId="73">
</dataflow>
<dataflow id="236" from="c" to="specbitsmap_ln0" fromId="109" toId="73">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="232" toId="74">
</dataflow>
<dataflow id="238" from="x" to="specbitsmap_ln0" fromId="110" toId="74">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="239" toId="75">
</dataflow>
<dataflow id="242" from="fir_str" to="spectopmodule_ln0" fromId="241" toId="75">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_vld.i32" to="x_read" fromId="243" toId="76">
</dataflow>
<dataflow id="245" from="x" to="x_read" fromId="110" toId="76">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecInterface" to="specinterface_ln53" fromId="246" toId="77">
</dataflow>
<dataflow id="248" from="y" to="specinterface_ln53" fromId="108" toId="77">
</dataflow>
<dataflow id="250" from="p_str" to="specinterface_ln53" fromId="249" toId="77">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="253" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="255" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="256" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="257" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="258" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="259" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="260" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="261" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="262" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="263" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="264" from="StgValue_251" to="specinterface_ln53" fromId="251" toId="77">
</dataflow>
<dataflow id="265" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="266" from="p_str1" to="specinterface_ln53" fromId="254" toId="77">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecInterface" to="specinterface_ln54" fromId="246" toId="78">
</dataflow>
<dataflow id="268" from="x" to="specinterface_ln54" fromId="110" toId="78">
</dataflow>
<dataflow id="269" from="p_str" to="specinterface_ln54" fromId="249" toId="78">
</dataflow>
<dataflow id="270" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="271" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="272" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="273" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="274" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="275" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="276" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="277" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="278" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="279" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="280" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="281" from="StgValue_251" to="specinterface_ln54" fromId="251" toId="78">
</dataflow>
<dataflow id="282" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="283" from="p_str1" to="specinterface_ln54" fromId="254" toId="78">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecMemCore" to="specmemcore_ln55" fromId="284" toId="79">
</dataflow>
<dataflow id="286" from="c" to="specmemcore_ln55" fromId="109" toId="79">
</dataflow>
<dataflow id="287" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="289" from="p_str2" to="specmemcore_ln55" fromId="288" toId="79">
</dataflow>
<dataflow id="290" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="292" from="StgValue_291" to="specmemcore_ln55" fromId="291" toId="79">
</dataflow>
<dataflow id="293" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="294" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="295" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="296" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="297" from="p_str1" to="specmemcore_ln55" fromId="254" toId="79">
</dataflow>
<dataflow id="298" from="shift_reg_1" to="shift_reg_1_load" fromId="119" toId="80">
</dataflow>
<dataflow id="299" from="shift_reg_1_load" to="store_ln71" fromId="80" toId="81">
</dataflow>
<dataflow id="300" from="shift_reg_2" to="store_ln71" fromId="118" toId="81">
</dataflow>
<dataflow id="301" from="shift_reg_1_load" to="mul_ln74_8" fromId="80" toId="82">
</dataflow>
<dataflow id="302" from="c_load_8" to="mul_ln74_8" fromId="66" toId="82">
</dataflow>
<dataflow id="303" from="shift_reg_0" to="shift_reg_0_load" fromId="120" toId="83">
</dataflow>
<dataflow id="304" from="shift_reg_0_load" to="store_ln71" fromId="83" toId="84">
</dataflow>
<dataflow id="305" from="shift_reg_1" to="store_ln71" fromId="119" toId="84">
</dataflow>
<dataflow id="306" from="shift_reg_0_load" to="mul_ln74_9" fromId="83" toId="85">
</dataflow>
<dataflow id="307" from="c_load_9" to="mul_ln74_9" fromId="69" toId="85">
</dataflow>
<dataflow id="308" from="x_read" to="store_ln68" fromId="76" toId="86">
</dataflow>
<dataflow id="309" from="shift_reg_0" to="store_ln68" fromId="120" toId="86">
</dataflow>
<dataflow id="310" from="c_addr_10" to="c_load_10" fromId="70" toId="87">
</dataflow>
<dataflow id="311" from="c_load_10" to="mul_ln74_10" fromId="87" toId="88">
</dataflow>
<dataflow id="312" from="x_read" to="mul_ln74_10" fromId="76" toId="88">
</dataflow>
<dataflow id="313" from="add_ln74_2" to="add_ln74_3" fromId="46" toId="89">
</dataflow>
<dataflow id="314" from="add_ln74" to="add_ln74_3" fromId="26" toId="89">
</dataflow>
<dataflow id="315" from="add_ln74_4" to="add_ln74_5" fromId="65" toId="90">
</dataflow>
<dataflow id="316" from="mul_ln74_5" to="add_ln74_5" fromId="55" toId="90">
</dataflow>
<dataflow id="317" from="mul_ln74_9" to="add_ln74_6" fromId="85" toId="91">
</dataflow>
<dataflow id="318" from="mul_ln74_10" to="add_ln74_6" fromId="88" toId="91">
</dataflow>
<dataflow id="319" from="add_ln74_6" to="add_ln74_7" fromId="91" toId="92">
</dataflow>
<dataflow id="320" from="mul_ln74_8" to="add_ln74_7" fromId="82" toId="92">
</dataflow>
<dataflow id="321" from="add_ln74_7" to="add_ln74_8" fromId="92" toId="93">
</dataflow>
<dataflow id="322" from="add_ln74_5" to="add_ln74_8" fromId="90" toId="93">
</dataflow>
<dataflow id="323" from="add_ln74_8" to="add_ln74_9" fromId="93" toId="94">
</dataflow>
<dataflow id="324" from="add_ln74_3" to="add_ln74_9" fromId="89" toId="94">
</dataflow>
<dataflow id="326" from="_ssdm_op_Write.ap_vld.i32P" to="write_ln76" fromId="325" toId="95">
</dataflow>
<dataflow id="327" from="y" to="write_ln76" fromId="108" toId="95">
</dataflow>
<dataflow id="328" from="add_ln74_9" to="write_ln76" fromId="94" toId="95">
</dataflow>
</dataflows>


</stg>
