#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  5 18:11:46 2024
# Process ID: 25740
# Current directory: D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27848 D:\LAVORO\Istituto Nazionale di Fisica Nucleare\Alfonso Boiano - T2K\Xilinx\mPMT\MAIN_ACQ-DEVEL\MAIN_ACQ_ZYNQ_v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.xpr
# Log file: D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/vivado.log
# Journal file: D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.xpr}
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
add_files -norecurse -scan_for_includes C:/Users/SER/Downloads/version_ip_v1_0.vhd
import_files -norecurse C:/Users/SER/Downloads/version_ip_v1_0.vhd
open_bd_design {D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference version_ip_v1_0 version_ip_v1_0_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/CLK_200_main (200 MHz)} Clk_slave {/CLK_200_main (200 MHz)} Clk_xbar {/CLK_200_main (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/version_ip_v1_0_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins version_ip_v1_0_0/s_axi]
startgroup
make_bd_pins_external  [get_bd_pins version_ip_v1_0_0/hash_in] [get_bd_pins version_ip_v1_0_0/time_in] [get_bd_pins version_ip_v1_0_0/date_in] [get_bd_pins version_ip_v1_0_0/version_in]
endgroup
validate_bd_design
make_wrapper -files [get_files {{D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}}] -top
import_files -force -norecurse {{D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/hdl/TOP_block_wrapper.vhd}}
update_compile_order -fileset sources_1
import_files -fileset utils_1 C:/Users/SER/Downloads/revision.tcl
set_property STEPS.SYNTH_DESIGN.TCL.PRE [ get_files {{D:/LAVORO/Istituto Nazionale di Fisica Nucleare/Alfonso Boiano - T2K/Xilinx/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/utils_1/imports/Downloads/revision.tcl}} -of [get_fileset utils_1] ] [get_runs synth_1]
