C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Verilog_1st_year\I2C\synthesis  -sap  E:\Verilog_1st_year\I2C\synthesis\I2C.sap  -otap  E:\Verilog_1st_year\I2C\synthesis\I2C.tap  -omap  E:\Verilog_1st_year\I2C\synthesis\I2C.map   -part M2S050  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile E:\Verilog_1st_year\I2C\synthesis\synlog\report\I2C_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  I2C  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\Verilog_1st_year\I2C\synthesis\scratchproject.prs  -multisrs  -ovm  E:\Verilog_1st_year\I2C\synthesis\I2C.vm   -freq 100.000   -tcl  E:\Verilog_1st_year\I2C\designer\I2C\synthesis.fdc  E:\Verilog_1st_year\I2C\synthesis\synwork\I2C_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  E:\Verilog_1st_year\I2C\synthesis\syntmp\I2C.plg  -osyn  E:\Verilog_1st_year\I2C\synthesis\I2C.srm  -prjdir  E:\Verilog_1st_year\I2C\synthesis\  -prjname  I2C_syn  -log  E:\Verilog_1st_year\I2C\synthesis\synlog\I2C_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\I2C.sap -otap ..\I2C.tap -omap ..\I2C.map -part M2S050 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\I2C_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module I2C -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\I2C.vm -freq 100.000 -tcl ..\..\designer\I2C\synthesis.fdc ..\synwork\I2C_prem.srd -devicelib C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam I2C.plg -osyn ..\I2C.srm -prjdir ..\ -prjname I2C_syn -log ..\synlog\I2C_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\I2C.sap|io:o|time:1731250662|size:2949|exec:0|csum:
file:..\I2C.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\I2C.map|io:o|time:1731250665|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1731138344|size:3372|exec:0|csum:
file:..\I2C.vm|io:o|time:1731250665|size:64859|exec:0|csum:
file:..\..\designer\I2C\synthesis.fdc|io:i|time:1731250631|size:54|exec:0|csum:AED9554002106E48DB19520117990039
file:..\synwork\I2C_prem.srd|io:i|time:1731250661|size:112985|exec:0|csum:34B912F1C8B254082D9BD9499E9B2692
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:I2C.plg|io:o|time:1731250665|size:1308|exec:0|csum:
file:..\I2C.srm|io:o|time:1731250664|size:6565|exec:0|csum:
file:..\synlog\I2C_fpga_mapper.srr|io:o|time:1731250665|size:44431|exec:0|csum:
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
