{"Source Block": ["oh/emmu/hdl/emmu.v@146:156@HdlStmAssign", "\t  emesh_ctrlmode_out[3:0]      <= emesh_ctrlmode_in[3:0];\n\t  emesh_datamode_out[1:0]      <= emesh_datamode_in[1:0];\n       end\n   \n   //32 or 64 bit address output\n   assign emesh_dstaddr_out[PAW-1:0] = {emmu_mem_rd_data[MW-1:0],emesh_dstaddr_reg[19:0]};//fix\n   \nendmodule // emmu\n// Local Variables:\n// verilog-library-directories:(\".\" \"../memory\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[151, "   assign emesh_dstaddr_out[PAW-1:0] = {emmu_mem_rd_data[MW-1:0],emesh_dstaddr_reg[19:0]};//fix\n"]], "Add": [[151, "   assign emesh_dstaddr_out[63:0]   = mmu_en ? {emmu_mem_rd_data[MW-1:0],emesh_dstaddr_reg[19:0]} :\n"], [151, "\t\t\t\t               {32'b0,emesh_dstaddr_reg[AW-1:0]};\n"]]}}