module dff #(parameter DATA_WIDTH=32)(input pclk,
				      input presetn,
				      input [DATA_WIDTH-1:0] d,
				      output [DATA_WIDTH-1:0] q
				      );


always @(posedge pclk,negedge presetn)
begin
if(~presetn)
q <= 0;
else 
q <= d;
end

endmodule
