module partsel_00653(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [27:1] x4;
  wire [28:3] x5;
  wire signed [6:24] x6;
  wire signed [3:25] x7;
  wire [28:2] x8;
  wire signed [27:5] x9;
  wire [4:31] x10;
  wire [6:30] x11;
  wire [6:26] x12;
  wire [1:30] x13;
  wire signed [30:4] x14;
  wire [6:28] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:4] p0 = 719947716;
  localparam signed [31:6] p1 = 882864496;
  localparam signed [25:0] p2 = 200068666;
  localparam [3:26] p3 = 733647654;
  assign x4 = (ctrl[3] || ctrl[3] && !ctrl[0] ? (ctrl[1] && !ctrl[0] && !ctrl[1] ? x1[19 + s2 +: 1] : (p1[14 +: 3] & {(!ctrl[2] || ctrl[0] || !ctrl[1] ? x1[9 + s1 +: 3] : (((x2[14 + s0 -: 2] - (p0[0 + s1 -: 4] + p3)) | (x2[7 + s1 -: 5] - (p2 - (x1 & (p0[18 + s3] + x2[8 + s0 +: 4]))))) - (p2 + p0[17 +: 1]))), (p3[6 + s0] | x2[21])})) : ({p0[14 + s2], (x1[5 + s3] - (!ctrl[3] || ctrl[0] || ctrl[2] ? (p0 - x3[19 + s2 -: 6]) : x3[24 + s3 -: 3]))} - x1[7 + s1 -: 7]));
  assign x5 = p0[13 +: 4];
  assign x6 = ((!ctrl[1] && ctrl[2] || ctrl[0] ? p2[0 + s3 +: 2] : p3[7 + s1 +: 8]) & {2{p2[9 + s0]}});
  assign x7 = (((!ctrl[2] || !ctrl[3] || !ctrl[3] ? (ctrl[0] || !ctrl[3] || ctrl[2] ? {p2[19 + s2 +: 2], x2[24 + s0 -: 5]} : p2) : p3[10]) + (p2 | (x1[15 + s3 -: 6] ^ (!ctrl[0] || !ctrl[0] || ctrl[1] ? x3 : p0[9])))) - x2);
  assign x8 = p2[21 -: 3];
  assign x9 = ((ctrl[3] && ctrl[2] && !ctrl[0] ? {2{(p0[10] ^ {x3, x3[27 + s2 -: 1]})}} : x7[6 + s0]) & x3[5 + s0]);
  assign x10 = x4[0 + s0 -: 4];
  assign x11 = p1;
  assign x12 = {2{p0[21 + s1 +: 3]}};
  assign x13 = x11[16 + s2];
  assign x14 = p1;
  assign x15 = p1[6 + s0];
  assign y0 = {2{x1[20 + s1 -: 8]}};
  assign y1 = {2{{2{p0[27 + s0 +: 3]}}}};
  assign y2 = p3;
  assign y3 = p2[18 + s3];
endmodule
