
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/proc_sys_reset_0'
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'top_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'top_i/proc_sys_reset_0'
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Finished Parsing XDC File [/home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 26 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1224.488 ; gain = 222.902 ; free physical = 3896 ; free virtual = 12445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1253.500 ; gain = 21.008 ; free physical = 3891 ; free virtual = 12440
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19e6ae4f7

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 24 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af760198

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3548 ; free virtual = 12097

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 49 cells.
Phase 2 Constant Propagation | Checksum: 243b28e63

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3548 ; free virtual = 12097

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 362 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 366 unconnected cells.
Phase 3 Sweep | Checksum: 15042f642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3548 ; free virtual = 12096

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3548 ; free virtual = 12096
Ending Logic Optimization Task | Checksum: 15042f642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3548 ; free virtual = 12096

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15042f642

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1599.992 ; gain = 0.000 ; free physical = 3547 ; free virtual = 12096
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1599.992 ; gain = 375.504 ; free physical = 3547 ; free virtual = 12096
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1632.008 ; gain = 0.000 ; free physical = 3542 ; free virtual = 12093
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.runs/impl_1/top_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.016 ; gain = 0.000 ; free physical = 3542 ; free virtual = 12092
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.016 ; gain = 0.000 ; free physical = 3542 ; free virtual = 12092

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 189d2265

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1632.016 ; gain = 0.000 ; free physical = 3542 ; free virtual = 12092
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 189d2265

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.008 ; gain = 5.992 ; free physical = 3543 ; free virtual = 12093

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 189d2265

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.008 ; gain = 5.992 ; free physical = 3543 ; free virtual = 12093

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1786e6c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.008 ; gain = 5.992 ; free physical = 3543 ; free virtual = 12093
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1900211

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.008 ; gain = 5.992 ; free physical = 3543 ; free virtual = 12093

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: ce9fab78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.008 ; gain = 5.992 ; free physical = 3543 ; free virtual = 12093
Phase 1.2.1 Place Init Design | Checksum: d53fe49c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 1.2 Build Placer Netlist Model | Checksum: d53fe49c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: d53fe49c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 1.3 Constrain Clocks/Macros | Checksum: d53fe49c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 1 Placer Initialization | Checksum: d53fe49c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11f7c7b2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f7c7b2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 110a0fc8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190955dd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 190955dd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bc566639

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bc566639

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 140649887

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 140649887

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 140649887

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 140649887

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 3.7 Small Shape Detail Placement | Checksum: 140649887

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 143f98933

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084
Phase 3 Detail Placement | Checksum: 143f98933

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.645 ; gain = 14.629 ; free physical = 3534 ; free virtual = 12084

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1b9cc0303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1b9cc0303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1b9cc0303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1571023fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1571023fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1571023fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.927. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4.1.3 Post Placement Optimization | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4.1 Post Commit Optimization | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4.4 Placer Reporting | Checksum: 165a7a694

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2332e5b1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2332e5b1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Ending Placer Task | Checksum: 1d1a49734

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.648 ; gain = 15.633 ; free physical = 3534 ; free virtual = 12084
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1647.648 ; gain = 0.000 ; free physical = 3531 ; free virtual = 12085
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1647.652 ; gain = 0.000 ; free physical = 3532 ; free virtual = 12083
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1647.652 ; gain = 0.000 ; free physical = 3532 ; free virtual = 12083
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1647.652 ; gain = 0.000 ; free physical = 3532 ; free virtual = 12083
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f6bf32cd ConstDB: 0 ShapeSum: dae56467 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb4bc71f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1708.648 ; gain = 60.996 ; free physical = 3469 ; free virtual = 12020

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb4bc71f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.648 ; gain = 65.996 ; free physical = 3465 ; free virtual = 12016

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fb4bc71f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.648 ; gain = 72.996 ; free physical = 3459 ; free virtual = 12010
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 161ca8651

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.021  | TNS=0.000  | WHS=-0.174 | THS=-13.715|

Phase 2 Router Initialization | Checksum: 116dd3523

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a424068b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12fa2b49c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.925  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23474554a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f200f701

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.925  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19c5013cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
Phase 4 Rip-up And Reroute | Checksum: 19c5013cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c8a1db4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.996  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c8a1db4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c8a1db4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
Phase 5 Delay and Skew Optimization | Checksum: 1c8a1db4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 209dbffa2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.996  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 214c97ea4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.80518 %
  Global Horizontal Routing Utilization  = 1.10202 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2125b3567

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.648 ; gain = 82.996 ; free physical = 3448 ; free virtual = 11999

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2125b3567

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.648 ; gain = 84.996 ; free physical = 3446 ; free virtual = 11997

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2088cece9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.648 ; gain = 84.996 ; free physical = 3446 ; free virtual = 11997

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.996  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2088cece9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.648 ; gain = 84.996 ; free physical = 3446 ; free virtual = 11997
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.648 ; gain = 84.996 ; free physical = 3446 ; free virtual = 11997

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.961 ; gain = 111.309 ; free physical = 3446 ; free virtual = 11997
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1758.961 ; gain = 0.000 ; free physical = 3442 ; free virtual = 11996
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kuky_nekoi/parallella-fpga-dummy-io/sample/my_test/my_test.runs/impl_1/top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer TX_rd_wait_p_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg input top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg input top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg output top_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are TX_rd_wait_p_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.277 ; gain = 302.383 ; free physical = 3123 ; free virtual = 11677
INFO: [Common 17-206] Exiting Vivado at Mon May  1 05:34:49 2017...
