

================================================================
== Vivado HLS Report for 'run_classification'
================================================================
* Date:           Tue Nov 30 08:52:46 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  37222|  88102|  37222|  88102|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+------+-------+------+-------+---------+
        |                     |          |    Latency   |   Interval   | Pipeline|
        |       Instance      |  Module  |  min |  max  |  min |  max  |   Type  |
        +---------------------+----------+------+-------+------+-------+---------+
        |grp_runLayer_fu_250  |runLayer  |  4241|  29681|  4241|  29681|   none  |
        |grp_relu_fu_266      |relu      |   141|    141|   141|    141|   none  |
        +---------------------+----------+------+-------+------+-------+---------+

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_resArray1     |     69|     69|         1|          -|          -|    70|    no    |
        |- memset_resArray2     |     69|     69|         1|          -|          -|    70|    no    |
        |- runLayer_outerloop   |  28280|  28280|       404|          -|          -|    70|    no    |
        | + runLayer_innerloop  |    400|    400|         5|          -|          -|    80|    no    |
        |- softmax_lite_loop    |     27|     27|         3|          -|          -|     9|    no    |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    411|    241|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|    973|    552|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    556|
|Register         |        -|      -|    342|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      9|   1726|   1349|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     11|      4|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |NeuralNetwork_mulbkb_x_U9  |NeuralNetwork_mulbkb  |        0|      4|  165|   50|
    |grp_relu_fu_266            |relu                  |        0|      0|   50|   61|
    |grp_runLayer_fu_250        |runLayer              |        0|      5|  758|  441|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      9|  973|  552|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |resArray1_U  |run_classificatiodEe  |        1|  0|   0|    70|   32|     1|         2240|
    |resArray2_U  |run_classificatiodEe  |        1|  0|   0|    70|   32|     1|         2240|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|   140|   64|     2|         4480|
    +-------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |i_fu_403_p2                     |     +    |      0|   17|   9|           4|           1|
    |inNeurons_fu_342_p2             |     +    |      0|   26|  12|           7|           1|
    |indvarinc3_fu_298_p2            |     +    |      0|   26|  12|           7|           1|
    |indvarinc_fu_281_p2             |     +    |      0|   26|  12|           7|           1|
    |next_mul_fu_348_p2              |     +    |      0|   44|  18|          13|           7|
    |outNeurons_fu_321_p2            |     +    |      0|   26|  12|           7|           1|
    |tmp_12_i_fu_382_p2              |     +    |      0|  101|  37|          32|          32|
    |tmp_19_i_i_fu_354_p2            |     +    |      0|   44|  18|          13|          13|
    |tmp_i_7_fu_372_p2               |     +    |      0|  101|  37|          32|          32|
    |exitcond3_fu_315_p2             |   icmp   |      0|    0|   4|           7|           7|
    |exitcond_fu_336_p2              |   icmp   |      0|    0|   4|           7|           7|
    |exitcond_i_fu_392_p2            |   icmp   |      0|    0|   2|           4|           4|
    |tmp_2_i2_fu_409_p2              |   icmp   |      0|    0|  16|          32|          32|
    |tmp_8_fu_304_p2                 |   icmp   |      0|    0|   4|           7|           7|
    |tmp_fu_287_p2                   |   icmp   |      0|    0|   4|           7|           7|
    |max_2_i_max1_i_fu_414_p3        |  select  |      0|    0|  32|           1|          32|
    |max_index_2_i_max_in_fu_421_p3  |  select  |      0|    0|   8|           1|           8|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  411| 241|         188|         193|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  113|         24|    1|         24|
    |ap_return                            |    9|          2|    8|         16|
    |bias_s_address0                      |   15|          3|    8|         24|
    |bias_s_ce0                           |   15|          3|    1|          3|
    |grp_relu_fu_266_data_q0              |   15|          3|   32|         96|
    |grp_runLayer_fu_250_input_r_q0       |   15|          3|   32|         96|
    |grp_runLayer_fu_250_layer            |   15|          3|    4|         12|
    |grp_runLayer_fu_250_numOfOutNeurons  |   15|          3|    8|         24|
    |grp_runLayer_fu_250_output_r_q0      |   15|          3|   32|         96|
    |inNeurons_i_reg_195                  |    9|          2|    7|         14|
    |invdar2_reg_173                      |    9|          2|    7|         14|
    |invdar_reg_162                       |    9|          2|    7|         14|
    |max1_i_reg_217                       |    9|          2|   32|         64|
    |max_index_i_reg_227                  |    9|          2|    8|         16|
    |max_index_reg_239                    |    9|          2|    4|          8|
    |outNeurons_i_reg_184                 |    9|          2|    7|         14|
    |phi_mul_reg_206                      |    9|          2|   13|         26|
    |resArray1_address0                   |   50|          9|    7|         63|
    |resArray1_ce0                        |   27|          5|    1|          5|
    |resArray1_d0                         |   33|          6|   32|        192|
    |resArray1_we0                        |   21|          4|    1|          4|
    |resArray2_address0                   |   27|          5|    7|         35|
    |resArray2_ce0                        |   27|          5|    1|          5|
    |resArray2_d0                         |   21|          4|   32|        128|
    |resArray2_we0                        |   21|          4|    1|          4|
    |weights_s_address0                   |   15|          3|   14|         42|
    |weights_s_ce0                        |   15|          3|    1|          3|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  556|        111|  308|       1042|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  23|   0|   23|          0|
    |ap_reg_grp_relu_fu_266_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_runLayer_fu_250_ap_start  |   1|   0|    1|          0|
    |ap_return_preg                       |   8|   0|    8|          0|
    |i_reg_538                            |   4|   0|    4|          0|
    |inNeurons_i_reg_195                  |   7|   0|    7|          0|
    |inNeurons_reg_470                    |   7|   0|    7|          0|
    |input_r_load_reg_500                 |  32|   0|   32|          0|
    |invdar2_reg_173                      |   7|   0|    7|          0|
    |invdar_reg_162                       |   7|   0|    7|          0|
    |max1_i_reg_217                       |  32|   0|   32|          0|
    |max_1_reg_543                        |  32|   0|   32|          0|
    |max_index_cast1_reg_525              |   4|   0|    8|          4|
    |max_index_i_reg_227                  |   8|   0|    8|          0|
    |max_index_reg_239                    |   4|   0|    4|          0|
    |next_mul_reg_475                     |  13|   0|   13|          0|
    |outNeurons_i_reg_184                 |   7|   0|    7|          0|
    |outNeurons_reg_452                   |   7|   0|    7|          0|
    |phi_mul_reg_206                      |  13|   0|   13|          0|
    |reg_271                              |  32|   0|   32|          0|
    |resArray1_addr_2_reg_457             |   7|   0|    7|          0|
    |tmp_12_i_reg_515                     |  32|   0|   32|          0|
    |tmp_17_i_i_cast_reg_462              |   7|   0|   13|          6|
    |tmp_1_i_reg_444                      |   7|   0|   32|         25|
    |tmp_9_i_reg_510                      |  32|   0|   32|          0|
    |weights_load_reg_495                 |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 342|   0|  377|         35|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | run_classification | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | run_classification | return value |
|ap_start            |  in |    1| ap_ctrl_hs | run_classification | return value |
|ap_done             | out |    1| ap_ctrl_hs | run_classification | return value |
|ap_idle             | out |    1| ap_ctrl_hs | run_classification | return value |
|ap_ready            | out |    1| ap_ctrl_hs | run_classification | return value |
|ap_return           | out |    8| ap_ctrl_hs | run_classification | return value |
|input_r_address0    | out |    7|  ap_memory |       input_r      |     array    |
|input_r_ce0         | out |    1|  ap_memory |       input_r      |     array    |
|input_r_q0          |  in |   32|  ap_memory |       input_r      |     array    |
|weights_s_address0  | out |   14|  ap_memory |      weights_s     |     array    |
|weights_s_ce0       | out |    1|  ap_memory |      weights_s     |     array    |
|weights_s_q0        |  in |    8|  ap_memory |      weights_s     |     array    |
|bias_s_address0     | out |    8|  ap_memory |       bias_s       |     array    |
|bias_s_ce0          | out |    1|  ap_memory |       bias_s       |     array    |
|bias_s_q0           |  in |    8|  ap_memory |       bias_s       |     array    |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	3  / (!tmp_8)
	4  / (tmp_8)
4 --> 
	12  / (exitcond3)
	5  / (!exitcond3)
5 --> 
	6  / (!exitcond)
	10  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_i)
22 --> 
	23  / true
23 --> 
	21  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: empty (4)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([80 x i32]* %input_r, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

ST_1: resArray1 (5)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
:1  %resArray1 = alloca [70 x i32], align 4

ST_1: resArray2 (6)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
:2  %resArray2 = alloca [70 x i32], align 4

ST_1: StgValue_27 (7)  [1/1] 1.59ns
:3  br label %meminst


 <State 2>: 3.25ns
ST_2: invdar (9)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:0  %invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]

ST_2: invdar_cast (10)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:1  %invdar_cast = zext i7 %invdar to i32

ST_2: indvarinc (11)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:2  %indvarinc = add i7 %invdar, 1

ST_2: resArray1_addr (12)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:3  %resArray1_addr = getelementptr [70 x i32]* %resArray1, i32 0, i32 %invdar_cast

ST_2: StgValue_32 (13)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:4  store i32 0, i32* %resArray1_addr, align 4

ST_2: tmp (14)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:5  %tmp = icmp eq i7 %invdar, -59

ST_2: StgValue_34 (15)  [1/1] 0.00ns
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_resArray1_str)

ST_2: empty_3 (16)  [1/1] 0.00ns
meminst:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

ST_2: StgValue_36 (17)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:93
meminst:8  br i1 %tmp, label %meminst1.preheader, label %meminst

ST_2: StgValue_37 (19)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1.preheader:0  br label %meminst1


 <State 3>: 3.25ns
ST_3: invdar2 (21)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:0  %invdar2 = phi i7 [ %indvarinc3, %meminst1 ], [ 0, %meminst1.preheader ]

ST_3: invdar2_cast (22)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:1  %invdar2_cast = zext i7 %invdar2 to i32

ST_3: indvarinc3 (23)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:2  %indvarinc3 = add i7 %invdar2, 1

ST_3: resArray2_addr (24)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:3  %resArray2_addr = getelementptr [70 x i32]* %resArray2, i32 0, i32 %invdar2_cast

ST_3: StgValue_42 (25)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:4  store i32 0, i32* %resArray2_addr, align 4

ST_3: tmp_8 (26)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:5  %tmp_8 = icmp eq i7 %invdar2, -59

ST_3: StgValue_44 (27)  [1/1] 0.00ns
meminst1:6  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_resArray2_str)

ST_3: empty_4 (28)  [1/1] 0.00ns
meminst1:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

ST_3: StgValue_46 (29)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:94
meminst1:8  br i1 %tmp_8, label %.preheader.preheader, label %meminst1

ST_3: StgValue_47 (31)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
.preheader.preheader:0  br label %.preheader


 <State 4>: 3.25ns
ST_4: outNeurons_i (33)  [1/1] 0.00ns
.preheader:0  %outNeurons_i = phi i7 [ %outNeurons, %4 ], [ 0, %.preheader.preheader ]

ST_4: tmp_1_i (34)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
.preheader:1  %tmp_1_i = zext i7 %outNeurons_i to i32

ST_4: empty_5 (35)  [1/1] 0.00ns
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

ST_4: exitcond3 (36)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
.preheader:3  %exitcond3 = icmp eq i7 %outNeurons_i, -58

ST_4: outNeurons (37)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
.preheader:4  %outNeurons = add i7 %outNeurons_i, 1

ST_4: StgValue_53 (38)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
.preheader:5  br i1 %exitcond3, label %runLayer.1.exit, label %1

ST_4: StgValue_54 (40)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:56->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind

ST_4: tmp_i (41)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:56->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)

ST_4: resArray1_addr_2 (42)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:57->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:2  %resArray1_addr_2 = getelementptr [70 x i32]* %resArray1, i32 0, i32 %tmp_1_i

ST_4: StgValue_57 (43)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:57->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:3  store i32 0, i32* %resArray1_addr_2, align 4

ST_4: tmp_17_i_i_cast (44)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:4  %tmp_17_i_i_cast = zext i7 %outNeurons_i to i13

ST_4: StgValue_59 (45)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:5  br label %2

ST_4: StgValue_60 (79)  [2/2] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:97
runLayer.1.exit:0  call fastcc void @relu([70 x i32]* %resArray1)


 <State 5>: 5.59ns
ST_5: inNeurons_i (47)  [1/1] 0.00ns
:0  %inNeurons_i = phi i7 [ 0, %1 ], [ %inNeurons, %3 ]

ST_5: phi_mul (48)  [1/1] 0.00ns
:1  %phi_mul = phi i13 [ 0, %1 ], [ %next_mul, %3 ]

ST_5: tmp_4_i (49)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:2  %tmp_4_i = zext i7 %inNeurons_i to i32

ST_5: empty_6 (50)  [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

ST_5: exitcond (51)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:4  %exitcond = icmp eq i7 %inNeurons_i, -48

ST_5: inNeurons (52)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:5  %inNeurons = add i7 %inNeurons_i, 1

ST_5: StgValue_67 (53)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:6  br i1 %exitcond, label %4, label %3

ST_5: next_mul (56)  [1/1] 2.34ns
:1  %next_mul = add i13 %phi_mul, 70

ST_5: tmp_19_i_i (57)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:2  %tmp_19_i_i = add i13 %phi_mul, %tmp_17_i_i_cast

ST_5: tmp_19_i_i_cast (58)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:3  %tmp_19_i_i_cast = zext i13 %tmp_19_i_i to i32

ST_5: weights_addr (59)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:4  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_19_i_i_cast

ST_5: weights_load (60)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:5  %weights_load = load i8* %weights_addr, align 1

ST_5: input_r_addr (62)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:7  %input_r_addr = getelementptr [80 x i32]* %input_r, i32 0, i32 %tmp_4_i

ST_5: input_r_load (63)  [2/2] 2.31ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:8  %input_r_load = load i32* %input_r_addr, align 4

ST_5: bias_addr (70)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:0  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_1_i

ST_5: bias_load (71)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:1  %bias_load = load i8* %bias_addr, align 1

ST_5: resArray1_load (73)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:3  %resArray1_load = load i32* %resArray1_addr_2, align 4


 <State 6>: 3.25ns
ST_6: weights_load (60)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:51->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:5  %weights_load = load i8* %weights_addr, align 1

ST_6: input_r_load (63)  [1/2] 2.31ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:8  %input_r_load = load i32* %input_r_addr, align 4


 <State 7>: 6.91ns
ST_7: tmp_8_i (61)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:6  %tmp_8_i = sext i8 %weights_load to i32

ST_7: tmp_9_i (64)  [2/2] 6.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:9  %tmp_9_i = mul nsw i32 %input_r_load, %tmp_8_i

ST_7: resArray1_load_1 (65)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:10  %resArray1_load_1 = load i32* %resArray1_addr_2, align 4


 <State 8>: 6.91ns
ST_8: tmp_9_i (64)  [1/2] 6.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:9  %tmp_9_i = mul nsw i32 %input_r_load, %tmp_8_i

ST_8: resArray1_load_1 (65)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:10  %resArray1_load_1 = load i32* %resArray1_addr_2, align 4


 <State 9>: 6.15ns
ST_9: StgValue_85 (55)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:60->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind

ST_9: tmp_i_7 (66)  [1/1] 2.90ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:11  %tmp_i_7 = add nsw i32 %resArray1_load_1, %tmp_9_i

ST_9: StgValue_87 (67)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:61->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:12  store i32 %tmp_i_7, i32* %resArray1_addr_2, align 4

ST_9: StgValue_88 (68)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:59->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:13  br label %2


 <State 10>: 6.15ns
ST_10: bias_load (71)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:29->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:1  %bias_load = load i8* %bias_addr, align 1

ST_10: tmp_11_i (72)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:2  %tmp_11_i = sext i8 %bias_load to i32

ST_10: resArray1_load (73)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:3  %resArray1_load = load i32* %resArray1_addr_2, align 4

ST_10: tmp_12_i (74)  [1/1] 2.90ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:4  %tmp_12_i = add nsw i32 %resArray1_load, %tmp_11_i


 <State 11>: 3.25ns
ST_11: StgValue_93 (75)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:64->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:5  store i32 %tmp_12_i, i32* %resArray1_addr_2, align 4

ST_11: empty_8 (76)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:65->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_i)

ST_11: StgValue_95 (77)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:55->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:96
:7  br label %.preheader


 <State 12>: 0.00ns
ST_12: StgValue_96 (79)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:97
runLayer.1.exit:0  call fastcc void @relu([70 x i32]* %resArray1)


 <State 13>: 7.00ns
ST_13: StgValue_97 (80)  [2/2] 7.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:98
runLayer.1.exit:1  call fastcc void @runLayer(i4 zeroext 1, i8 zeroext 70, [70 x i32]* %resArray1, [70 x i32]* %resArray2)


 <State 14>: 0.00ns
ST_14: StgValue_98 (80)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:98
runLayer.1.exit:1  call fastcc void @runLayer(i4 zeroext 1, i8 zeroext 70, [70 x i32]* %resArray1, [70 x i32]* %resArray2)


 <State 15>: 1.59ns
ST_15: StgValue_99 (81)  [2/2] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:99
runLayer.1.exit:2  call fastcc void @relu([70 x i32]* %resArray2)


 <State 16>: 0.00ns
ST_16: StgValue_100 (81)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:99
runLayer.1.exit:2  call fastcc void @relu([70 x i32]* %resArray2)


 <State 17>: 7.00ns
ST_17: StgValue_101 (82)  [2/2] 7.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:100
runLayer.1.exit:3  call fastcc void @runLayer(i4 zeroext 2, i8 zeroext 10, [70 x i32]* %resArray2, [70 x i32]* %resArray1)


 <State 18>: 0.00ns
ST_18: StgValue_102 (82)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:100
runLayer.1.exit:3  call fastcc void @runLayer(i4 zeroext 2, i8 zeroext 10, [70 x i32]* %resArray2, [70 x i32]* %resArray1)


 <State 19>: 3.25ns
ST_19: resArray1_addr_1 (83)  [1/1] 0.00ns
runLayer.1.exit:4  %resArray1_addr_1 = getelementptr [70 x i32]* %resArray1, i32 0, i32 0

ST_19: max (84)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:79->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
runLayer.1.exit:5  %max = load i32* %resArray1_addr_1, align 4


 <State 20>: 4.84ns
ST_20: max (84)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:79->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
runLayer.1.exit:5  %max = load i32* %resArray1_addr_1, align 4

ST_20: StgValue_106 (85)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
runLayer.1.exit:6  br label %5


 <State 21>: 3.25ns
ST_21: max1_i (87)  [1/1] 0.00ns
:0  %max1_i = phi i32 [ %max, %runLayer.1.exit ], [ %max_2_i_max1_i, %._crit_edge.i ]

ST_21: max_index_i (88)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
:1  %max_index_i = phi i8 [ 0, %runLayer.1.exit ], [ %max_index_2_i_max_in, %._crit_edge.i ]

ST_21: max_index (89)  [1/1] 0.00ns
:2  %max_index = phi i4 [ 1, %runLayer.1.exit ], [ %i, %._crit_edge.i ]

ST_21: max_index_cast1 (90)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:84->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
:3  %max_index_cast1 = zext i4 %max_index to i8

ST_21: exitcond_i (91)  [1/1] 3.10ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
:4  %exitcond_i = icmp eq i4 %max_index, -6

ST_21: empty_9 (92)  [1/1] 0.00ns
:5  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_21: StgValue_113 (93)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
:6  br i1 %exitcond_i, label %softmax_lite.exit, label %._crit_edge.i

ST_21: tmp_1_i1 (96)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:1  %tmp_1_i1 = zext i4 %max_index to i32

ST_21: resArray1_addr_3 (97)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:2  %resArray1_addr_3 = getelementptr [70 x i32]* %resArray1, i32 0, i32 %tmp_1_i1

ST_21: max_1 (98)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:3  %max_1 = load i32* %resArray1_addr_3, align 4

ST_21: i (102)  [1/1] 2.35ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:7  %i = add i4 %max_index, 1

ST_21: StgValue_118 (105)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
softmax_lite.exit:0  ret i8 %max_index_i


 <State 22>: 3.25ns
ST_22: max_1 (98)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:3  %max_1 = load i32* %resArray1_addr_3, align 4


 <State 23>: 5.33ns
ST_23: StgValue_120 (95)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str3) nounwind

ST_23: tmp_2_i2 (99)  [1/1] 3.26ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:4  %tmp_2_i2 = icmp sgt i32 %max_1, %max1_i

ST_23: max_2_i_max1_i (100)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:5  %max_2_i_max1_i = select i1 %tmp_2_i2, i32 %max_1, i32 %max1_i

ST_23: max_index_2_i_max_in (101)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:83->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:6  %max_index_2_i_max_in = select i1 %tmp_2_i2, i8 %max_index_cast1, i8 %max_index_i

ST_23: StgValue_124 (103)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:82->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:102
._crit_edge.i:8  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specmemcore      ) [ 000000000000000000000000]
resArray1            (alloca           ) [ 001111111111111111111111]
resArray2            (alloca           ) [ 001111111111111111100000]
StgValue_27          (br               ) [ 011000000000000000000000]
invdar               (phi              ) [ 001000000000000000000000]
invdar_cast          (zext             ) [ 000000000000000000000000]
indvarinc            (add              ) [ 011000000000000000000000]
resArray1_addr       (getelementptr    ) [ 000000000000000000000000]
StgValue_32          (store            ) [ 000000000000000000000000]
tmp                  (icmp             ) [ 001000000000000000000000]
StgValue_34          (specloopname     ) [ 000000000000000000000000]
empty_3              (speclooptripcount) [ 000000000000000000000000]
StgValue_36          (br               ) [ 011000000000000000000000]
StgValue_37          (br               ) [ 001100000000000000000000]
invdar2              (phi              ) [ 000100000000000000000000]
invdar2_cast         (zext             ) [ 000000000000000000000000]
indvarinc3           (add              ) [ 001100000000000000000000]
resArray2_addr       (getelementptr    ) [ 000000000000000000000000]
StgValue_42          (store            ) [ 000000000000000000000000]
tmp_8                (icmp             ) [ 000100000000000000000000]
StgValue_44          (specloopname     ) [ 000000000000000000000000]
empty_4              (speclooptripcount) [ 000000000000000000000000]
StgValue_46          (br               ) [ 001100000000000000000000]
StgValue_47          (br               ) [ 000111111111000000000000]
outNeurons_i         (phi              ) [ 000010000000000000000000]
tmp_1_i              (zext             ) [ 000001111100000000000000]
empty_5              (speclooptripcount) [ 000000000000000000000000]
exitcond3            (icmp             ) [ 000011111111000000000000]
outNeurons           (add              ) [ 000111111111000000000000]
StgValue_53          (br               ) [ 000000000000000000000000]
StgValue_54          (specloopname     ) [ 000000000000000000000000]
tmp_i                (specregionbegin  ) [ 000001111111000000000000]
resArray1_addr_2     (getelementptr    ) [ 000001111111000000000000]
StgValue_57          (store            ) [ 000000000000000000000000]
tmp_17_i_i_cast      (zext             ) [ 000001111100000000000000]
StgValue_59          (br               ) [ 000011111111000000000000]
inNeurons_i          (phi              ) [ 000001000000000000000000]
phi_mul              (phi              ) [ 000001000000000000000000]
tmp_4_i              (zext             ) [ 000000000000000000000000]
empty_6              (speclooptripcount) [ 000000000000000000000000]
exitcond             (icmp             ) [ 000011111111000000000000]
inNeurons            (add              ) [ 000011111111000000000000]
StgValue_67          (br               ) [ 000000000000000000000000]
next_mul             (add              ) [ 000011111111000000000000]
tmp_19_i_i           (add              ) [ 000000000000000000000000]
tmp_19_i_i_cast      (zext             ) [ 000000000000000000000000]
weights_addr         (getelementptr    ) [ 000000100000000000000000]
input_r_addr         (getelementptr    ) [ 000000100000000000000000]
bias_addr            (getelementptr    ) [ 000000000010000000000000]
weights_load         (load             ) [ 000000010000000000000000]
input_r_load         (load             ) [ 000000011000000000000000]
tmp_8_i              (sext             ) [ 000000001000000000000000]
tmp_9_i              (mul              ) [ 000000000100000000000000]
resArray1_load_1     (load             ) [ 000000000100000000000000]
StgValue_85          (specloopname     ) [ 000000000000000000000000]
tmp_i_7              (add              ) [ 000000000000000000000000]
StgValue_87          (store            ) [ 000000000000000000000000]
StgValue_88          (br               ) [ 000011111111000000000000]
bias_load            (load             ) [ 000000000000000000000000]
tmp_11_i             (sext             ) [ 000000000000000000000000]
resArray1_load       (load             ) [ 000000000000000000000000]
tmp_12_i             (add              ) [ 000000000001000000000000]
StgValue_93          (store            ) [ 000000000000000000000000]
empty_8              (specregionend    ) [ 000000000000000000000000]
StgValue_95          (br               ) [ 000111111111000000000000]
StgValue_96          (call             ) [ 000000000000000000000000]
StgValue_98          (call             ) [ 000000000000000000000000]
StgValue_100         (call             ) [ 000000000000000000000000]
StgValue_102         (call             ) [ 000000000000000000000000]
resArray1_addr_1     (getelementptr    ) [ 000000000000000000001000]
max                  (load             ) [ 000000000000000000001111]
StgValue_106         (br               ) [ 000000000000000000001111]
max1_i               (phi              ) [ 000000000000000000000111]
max_index_i          (phi              ) [ 000000000000000000000111]
max_index            (phi              ) [ 000000000000000000000100]
max_index_cast1      (zext             ) [ 000000000000000000000011]
exitcond_i           (icmp             ) [ 000000000000000000000111]
empty_9              (speclooptripcount) [ 000000000000000000000000]
StgValue_113         (br               ) [ 000000000000000000000000]
tmp_1_i1             (zext             ) [ 000000000000000000000000]
resArray1_addr_3     (getelementptr    ) [ 000000000000000000000010]
i                    (add              ) [ 000000000000000000001111]
StgValue_118         (ret              ) [ 000000000000000000000000]
max_1                (load             ) [ 000000000000000000000001]
StgValue_120         (specloopname     ) [ 000000000000000000000000]
tmp_2_i2             (icmp             ) [ 000000000000000000000000]
max_2_i_max1_i       (select           ) [ 000000000000000000001111]
max_index_2_i_max_in (select           ) [ 000000000000000000001111]
StgValue_124         (br               ) [ 000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_resArray1_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_resArray2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runLayer"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="resArray1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resArray1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="resArray2_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resArray2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="resArray1_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray1_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_32/2 StgValue_57/4 resArray1_load/5 resArray1_load_1/7 StgValue_87/9 StgValue_93/11 max/19 max_1/21 "/>
</bind>
</comp>

<comp id="92" class="1004" name="resArray2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray2_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_42_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="resArray1_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray1_addr_2/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="weights_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="13" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_r_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bias_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="1"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="resArray1_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray1_addr_1/19 "/>
</bind>
</comp>

<comp id="155" class="1004" name="resArray1_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resArray1_addr_3/21 "/>
</bind>
</comp>

<comp id="162" class="1005" name="invdar_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="invdar_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="invdar2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="invdar2 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="invdar2_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar2/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="outNeurons_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outNeurons_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="outNeurons_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outNeurons_i/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="inNeurons_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inNeurons_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="inNeurons_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inNeurons_i/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="phi_mul_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="1"/>
<pin id="208" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="phi_mul_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="13" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="max1_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max1_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="max1_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max1_i/21 "/>
</bind>
</comp>

<comp id="227" class="1005" name="max_index_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_index_i (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="max_index_i_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="8" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_index_i/21 "/>
</bind>
</comp>

<comp id="239" class="1005" name="max_index_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_index (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="max_index_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_index/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_runLayer_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="8" slack="0"/>
<pin id="257" dir="0" index="6" bw="8" slack="0"/>
<pin id="258" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_97/13 StgValue_101/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_relu_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_60/4 StgValue_99/15 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resArray1_load_1 max "/>
</bind>
</comp>

<comp id="276" class="1004" name="invdar_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="invdar_cast/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvarinc_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="invdar2_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="invdar2_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvarinc3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc3/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_8_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="exitcond3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="outNeurons_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outNeurons/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_17_i_i_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i_i_cast/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_4_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="inNeurons_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="next_mul_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_19_i_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="1"/>
<pin id="357" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i_i/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_19_i_i_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i_i_cast/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_8_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_i/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_i/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_i_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_7/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_11_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_i/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_12_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_i/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="max_index_cast1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_index_cast1/21 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_1_i1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i1/21 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/21 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_2_i2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="2"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i2/23 "/>
</bind>
</comp>

<comp id="414" class="1004" name="max_2_i_max1_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="32" slack="2"/>
<pin id="418" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2_i_max1_i/23 "/>
</bind>
</comp>

<comp id="421" class="1004" name="max_index_2_i_max_in_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="2"/>
<pin id="424" dir="0" index="2" bw="8" slack="2"/>
<pin id="425" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_index_2_i_max_in/23 "/>
</bind>
</comp>

<comp id="428" class="1005" name="indvarinc_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="436" class="1005" name="indvarinc3_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_1_i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="452" class="1005" name="outNeurons_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons "/>
</bind>
</comp>

<comp id="457" class="1005" name="resArray1_addr_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="resArray1_addr_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_17_i_i_cast_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="1"/>
<pin id="464" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i_i_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="inNeurons_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons "/>
</bind>
</comp>

<comp id="475" class="1005" name="next_mul_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="13" slack="0"/>
<pin id="477" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="480" class="1005" name="weights_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="14" slack="1"/>
<pin id="482" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="input_r_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="bias_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="weights_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="input_r_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_8_i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_9_i_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_12_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="520" class="1005" name="resArray1_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="1"/>
<pin id="522" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="resArray1_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="max_index_cast1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_index_cast1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="resArray1_addr_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="resArray1_addr_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="i_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="543" class="1005" name="max_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="max_2_i_max1_i_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2_i_max1_i "/>
</bind>
</comp>

<comp id="554" class="1005" name="max_index_2_i_max_in_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_index_2_i_max_in "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="220" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="86" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="279"><net_src comp="166" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="285"><net_src comp="166" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="166" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="177" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="302"><net_src comp="177" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="177" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="188" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="319"><net_src comp="188" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="188" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="188" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="199" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="340"><net_src comp="199" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="199" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="210" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="210" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="271" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="372" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="381"><net_src comp="142" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="86" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="243" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="243" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="243" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="407"><net_src comp="243" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="217" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="217" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="409" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="227" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="281" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="439"><net_src comp="298" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="447"><net_src comp="310" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="455"><net_src comp="321" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="460"><net_src comp="104" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="465"><net_src comp="327" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="473"><net_src comp="342" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="478"><net_src comp="348" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="483"><net_src comp="111" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="488"><net_src comp="123" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="493"><net_src comp="135" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="498"><net_src comp="118" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="503"><net_src comp="130" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="508"><net_src comp="364" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="513"><net_src comp="367" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="518"><net_src comp="382" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="523"><net_src comp="147" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="528"><net_src comp="388" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="536"><net_src comp="155" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="541"><net_src comp="403" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="546"><net_src comp="86" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="552"><net_src comp="414" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="557"><net_src comp="421" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weights_s | {}
	Port: bias_s | {}
 - Input state : 
	Port: run_classification : input_r | {5 6 }
	Port: run_classification : weights_s | {5 6 13 14 17 18 }
	Port: run_classification : bias_s | {5 10 13 14 17 18 }
  - Chain level:
	State 1
	State 2
		invdar_cast : 1
		indvarinc : 1
		resArray1_addr : 2
		StgValue_32 : 3
		tmp : 1
		StgValue_36 : 2
	State 3
		invdar2_cast : 1
		indvarinc3 : 1
		resArray2_addr : 2
		StgValue_42 : 3
		tmp_8 : 1
		StgValue_46 : 2
	State 4
		tmp_1_i : 1
		exitcond3 : 1
		outNeurons : 1
		StgValue_53 : 2
		resArray1_addr_2 : 2
		StgValue_57 : 3
		tmp_17_i_i_cast : 1
	State 5
		tmp_4_i : 1
		exitcond : 1
		inNeurons : 1
		StgValue_67 : 2
		next_mul : 1
		tmp_19_i_i : 1
		tmp_19_i_i_cast : 2
		weights_addr : 3
		weights_load : 4
		input_r_addr : 2
		input_r_load : 3
		bias_load : 1
	State 6
	State 7
		tmp_9_i : 1
	State 8
	State 9
		StgValue_87 : 1
	State 10
		tmp_11_i : 1
		tmp_12_i : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		max : 1
	State 20
	State 21
		max_index_cast1 : 1
		exitcond_i : 1
		StgValue_113 : 2
		tmp_1_i1 : 1
		resArray1_addr_3 : 2
		max_1 : 3
		i : 1
		StgValue_118 : 1
	State 22
	State 23
		max_2_i_max1_i : 1
		max_index_2_i_max_in : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |     grp_runLayer_fu_250     |    5    |  9.713  |   863   |   385   |
|          |       grp_relu_fu_266       |    0    |  1.588  |    47   |    25   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       indvarinc_fu_281      |    0    |    0    |    26   |    12   |
|          |      indvarinc3_fu_298      |    0    |    0    |    26   |    12   |
|          |      outNeurons_fu_321      |    0    |    0    |    26   |    12   |
|          |       inNeurons_fu_342      |    0    |    0    |    26   |    12   |
|    add   |       next_mul_fu_348       |    0    |    0    |    44   |    18   |
|          |      tmp_19_i_i_fu_354      |    0    |    0    |    44   |    18   |
|          |        tmp_i_7_fu_372       |    0    |    0    |   101   |    37   |
|          |       tmp_12_i_fu_382       |    0    |    0    |   101   |    37   |
|          |           i_fu_403          |    0    |    0    |    17   |    9    |
|----------|-----------------------------|---------|---------|---------|---------|
|    mul   |          grp_fu_367         |    4    |    0    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|---------|
|  select  |    max_2_i_max1_i_fu_414    |    0    |    0    |    0    |    32   |
|          | max_index_2_i_max_in_fu_421 |    0    |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_287         |    0    |    0    |    0    |    4    |
|          |         tmp_8_fu_304        |    0    |    0    |    0    |    4    |
|   icmp   |       exitcond3_fu_315      |    0    |    0    |    0    |    4    |
|          |       exitcond_fu_336       |    0    |    0    |    0    |    4    |
|          |      exitcond_i_fu_392      |    0    |    0    |    0    |    2    |
|          |       tmp_2_i2_fu_409       |    0    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      invdar_cast_fu_276     |    0    |    0    |    0    |    0    |
|          |     invdar2_cast_fu_293     |    0    |    0    |    0    |    0    |
|          |        tmp_1_i_fu_310       |    0    |    0    |    0    |    0    |
|   zext   |    tmp_17_i_i_cast_fu_327   |    0    |    0    |    0    |    0    |
|          |        tmp_4_i_fu_331       |    0    |    0    |    0    |    0    |
|          |    tmp_19_i_i_cast_fu_359   |    0    |    0    |    0    |    0    |
|          |    max_index_cast1_fu_388   |    0    |    0    |    0    |    0    |
|          |       tmp_1_i1_fu_398       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |        tmp_8_i_fu_364       |    0    |    0    |    0    |    0    |
|          |       tmp_11_i_fu_378       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    9    |  11.301 |   1486  |   701   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|resArray1|    1   |    0   |    0   |
|resArray2|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      bias_addr_reg_490     |    8   |
|          i_reg_538         |    4   |
|     inNeurons_i_reg_195    |    7   |
|      inNeurons_reg_470     |    7   |
|     indvarinc3_reg_436     |    7   |
|      indvarinc_reg_428     |    7   |
|    input_r_addr_reg_485    |    7   |
|    input_r_load_reg_500    |   32   |
|       invdar2_reg_173      |    7   |
|       invdar_reg_162       |    7   |
|       max1_i_reg_217       |   32   |
|        max_1_reg_543       |   32   |
|   max_2_i_max1_i_reg_549   |   32   |
|max_index_2_i_max_in_reg_554|    8   |
|   max_index_cast1_reg_525  |    8   |
|     max_index_i_reg_227    |    8   |
|      max_index_reg_239     |    4   |
|      next_mul_reg_475      |   13   |
|    outNeurons_i_reg_184    |    7   |
|     outNeurons_reg_452     |    7   |
|       phi_mul_reg_206      |   13   |
|           reg_271          |   32   |
|  resArray1_addr_1_reg_520  |    7   |
|  resArray1_addr_2_reg_457  |    7   |
|  resArray1_addr_3_reg_533  |    7   |
|      tmp_12_i_reg_515      |   32   |
|   tmp_17_i_i_cast_reg_462  |   13   |
|       tmp_1_i_reg_444      |   32   |
|       tmp_8_i_reg_505      |   32   |
|       tmp_9_i_reg_510      |   32   |
|    weights_addr_reg_480    |   14   |
|    weights_load_reg_495    |    8   |
+----------------------------+--------+
|            Total           |   473  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_86  |  p0  |   7  |   7  |   49   ||    40   |
|   grp_access_fu_86  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_118  |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_130  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_142  |  p0  |   2  |   8  |   16   ||    9    |
| max_index_i_reg_227 |  p0  |   2  |   8  |   16   ||    9    |
| grp_runLayer_fu_250 |  p1  |   2  |   3  |    6   |
| grp_runLayer_fu_250 |  p2  |   2  |   8  |   16   |
|      grp_fu_367     |  p1  |   2  |   8  |   16   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   257  || 15.2925 ||   100   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   11   |  1486  |   701  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   100  |
|  Register |    -   |    -   |    -   |   473  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   26   |  1959  |   801  |
+-----------+--------+--------+--------+--------+--------+
