<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_caFunc.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_caFunc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__ca_func_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2013 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef __CORE_CAFUNC_H__</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CAFUNC_H__</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">/* ###########################  Core Function Access  ########################### */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if   defined ( __CC_ARM ) </span><span class="comment">/*------------------RealView Compiler -----------------*/</span>
<a name="l00049"></a>00049 <span class="comment">/* ARM armcc specific functions */</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="preprocessor">#if (__ARMCC_VERSION &lt; 400677)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">  #error &quot;Please use ARM Compiler Toolchain V4.0.677 or later!&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#define MODE_USR 0x10</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define MODE_FIQ 0x11</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define MODE_IRQ 0x12</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SVC 0x13</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define MODE_MON 0x16</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define MODE_ABT 0x17</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define MODE_HYP 0x1A</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define MODE_UND 0x1B</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SYS 0x1F</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00071"></a>00071 __STATIC_INLINE uint32_t __get_APSR(<span class="keywordtype">void</span>)
<a name="l00072"></a>00072 {
<a name="l00073"></a>00073   <span class="keyword">register</span> uint32_t __regAPSR          __ASM(<span class="stringliteral">&quot;apsr&quot;</span>);
<a name="l00074"></a>00074   <span class="keywordflow">return</span>(__regAPSR);
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 
<a name="l00084"></a>00084 __STATIC_INLINE uint32_t __get_CPSR(<span class="keywordtype">void</span>)
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086   <span class="keyword">register</span> uint32_t __regCPSR          __ASM(<span class="stringliteral">&quot;cpsr&quot;</span>);
<a name="l00087"></a>00087   <span class="keywordflow">return</span>(__regCPSR);
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00096"></a>00096 <span class="keyword">register</span> uint32_t __regSP              __ASM(<span class="stringliteral">&quot;sp&quot;</span>);
<a name="l00097"></a>00097 __STATIC_INLINE <span class="keywordtype">void</span> __set_SP(uint32_t topOfStack)
<a name="l00098"></a>00098 {
<a name="l00099"></a>00099     __regSP = topOfStack;
<a name="l00100"></a>00100 }
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 
<a name="l00109"></a>00109 <span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);
<a name="l00110"></a>00110 __STATIC_INLINE uint32_t __get_LR(<span class="keywordtype">void</span>)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112   <span class="keywordflow">return</span>(__reglr);
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 
<a name="l00121"></a>00121 __STATIC_INLINE <span class="keywordtype">void</span> __set_LR(uint32_t lr)
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123   __reglr = lr;
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00132"></a>00132 __STATIC_ASM <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack)
<a name="l00133"></a>00133 {
<a name="l00134"></a>00134     ARM
<a name="l00135"></a>00135     PRESERVE8
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     BIC     R0, R0, #7  ;ensure stack is 8-byte aligned
<a name="l00138"></a>00138     MRS     R1, CPSR
<a name="l00139"></a>00139     CPS     #MODE_SYS   ;no effect in USR mode
<a name="l00140"></a>00140     MOV     SP, R0
<a name="l00141"></a>00141     MSR     CPSR_c, R1  ;no effect in USR mode
<a name="l00142"></a>00142     ISB
<a name="l00143"></a>00143     BX      LR
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 
<a name="l00151"></a>00151 __STATIC_ASM <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     ARM 
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     CPS  #MODE_USR  
<a name="l00156"></a>00156     BX   LR
<a name="l00157"></a>00157 }
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 
<a name="l00165"></a>00165 <span class="preprocessor">#define __enable_fault_irq                __enable_fiq</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 
<a name="l00173"></a>00173 <span class="preprocessor">#define __disable_fault_irq               __disable_fiq</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 
<a name="l00182"></a>00182 __STATIC_INLINE uint32_t __get_FPSCR(<span class="keywordtype">void</span>)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184 <span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);
<a name="l00186"></a>00186   <span class="keywordflow">return</span>(__regfpscr);
<a name="l00187"></a>00187 <span class="preprocessor">#else</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>   <span class="keywordflow">return</span>(0);
<a name="l00189"></a>00189 <span class="preprocessor">#endif</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>}
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 
<a name="l00199"></a>00199 __STATIC_INLINE <span class="keywordtype">void</span> __set_FPSCR(uint32_t fpscr)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201 <span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);
<a name="l00203"></a>00203   __regfpscr = (fpscr);
<a name="l00204"></a>00204 <span class="preprocessor">#endif</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>}
<a name="l00206"></a>00206 
<a name="l00213"></a>00213 __STATIC_INLINE uint32_t __get_FPEXC(<span class="keywordtype">void</span>)
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);
<a name="l00217"></a>00217   <span class="keywordflow">return</span>(__regfpexc);
<a name="l00218"></a>00218 <span class="preprocessor">#else</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>   <span class="keywordflow">return</span>(0);
<a name="l00220"></a>00220 <span class="preprocessor">#endif</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>}
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 
<a name="l00230"></a>00230 __STATIC_INLINE <span class="keywordtype">void</span> __set_FPEXC(uint32_t fpexc)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);
<a name="l00234"></a>00234   __regfpexc = (fpexc);
<a name="l00235"></a>00235 <span class="preprocessor">#endif</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span>}
<a name="l00237"></a>00237 
<a name="l00244"></a>00244 __STATIC_INLINE uint32_t __get_CPACR(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);
<a name="l00247"></a>00247     <span class="keywordflow">return</span> __regCPACR;
<a name="l00248"></a>00248 }
<a name="l00249"></a>00249 
<a name="l00256"></a>00256 __STATIC_INLINE <span class="keywordtype">void</span> __set_CPACR(uint32_t cpacr)
<a name="l00257"></a>00257 {
<a name="l00258"></a>00258     <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);
<a name="l00259"></a>00259     __regCPACR = cpacr;
<a name="l00260"></a>00260     __ISB();
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 
<a name="l00269"></a>00269 __STATIC_INLINE uint32_t __get_CBAR() {
<a name="l00270"></a>00270     <span class="keyword">register</span> uint32_t __regCBAR         __ASM(<span class="stringliteral">&quot;cp15:4:c15:c0:0&quot;</span>);
<a name="l00271"></a>00271     <span class="keywordflow">return</span>(__regCBAR);
<a name="l00272"></a>00272 }
<a name="l00273"></a>00273 
<a name="l00280"></a>00280 __STATIC_INLINE uint32_t __get_TTBR0() {
<a name="l00281"></a>00281     <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);
<a name="l00282"></a>00282     <span class="keywordflow">return</span>(__regTTBR0);
<a name="l00283"></a>00283 }
<a name="l00284"></a>00284 
<a name="l00291"></a>00291 __STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {
<a name="l00292"></a>00292     <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);
<a name="l00293"></a>00293     __regTTBR0 = ttbr0;
<a name="l00294"></a>00294     __ISB();
<a name="l00295"></a>00295 }
<a name="l00296"></a>00296 
<a name="l00303"></a>00303 __STATIC_INLINE uint32_t __get_DACR() {
<a name="l00304"></a>00304     <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);
<a name="l00305"></a>00305     <span class="keywordflow">return</span>(__regDACR);
<a name="l00306"></a>00306 }
<a name="l00307"></a>00307 
<a name="l00314"></a>00314 __STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {
<a name="l00315"></a>00315     <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);
<a name="l00316"></a>00316     __regDACR = dacr;
<a name="l00317"></a>00317     __ISB();
<a name="l00318"></a>00318 }
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span>
<a name="l00321"></a>00321 
<a name="l00328"></a>00328 __STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr)
<a name="l00329"></a>00329 {
<a name="l00330"></a>00330     <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);
<a name="l00331"></a>00331     __regSCTLR = sctlr;
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00340"></a>00340 __STATIC_INLINE uint32_t __get_SCTLR() {
<a name="l00341"></a>00341     <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);
<a name="l00342"></a>00342     <span class="keywordflow">return</span>(__regSCTLR);
<a name="l00343"></a>00343 }
<a name="l00344"></a>00344 
<a name="l00349"></a>00349 __STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {
<a name="l00350"></a>00350     <span class="comment">// Set I bit 12 to enable I Cache</span>
<a name="l00351"></a>00351     <span class="comment">// Set C bit  2 to enable D Cache</span>
<a name="l00352"></a>00352     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 
<a name="l00359"></a>00359 __STATIC_INLINE <span class="keywordtype">void</span> __disable_caches(<span class="keywordtype">void</span>) {
<a name="l00360"></a>00360     <span class="comment">// Clear I bit 12 to disable I Cache</span>
<a name="l00361"></a>00361     <span class="comment">// Clear C bit  2 to disable D Cache</span>
<a name="l00362"></a>00362     __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 12) &amp; ~(1 &lt;&lt; 2));
<a name="l00363"></a>00363     __ISB();
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 
<a name="l00370"></a>00370 __STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {
<a name="l00371"></a>00371     <span class="comment">// Set Z bit 11 to enable branch prediction</span>
<a name="l00372"></a>00372     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));
<a name="l00373"></a>00373     __ISB();
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 
<a name="l00380"></a>00380 __STATIC_INLINE <span class="keywordtype">void</span> __disable_btac(<span class="keywordtype">void</span>) {
<a name="l00381"></a>00381     <span class="comment">// Clear Z bit 11 to disable branch prediction</span>
<a name="l00382"></a>00382     __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 11));
<a name="l00383"></a>00383 }
<a name="l00384"></a>00384 
<a name="l00385"></a>00385 
<a name="l00390"></a>00390 __STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {
<a name="l00391"></a>00391     <span class="comment">// Set M bit 0 to enable the MMU</span>
<a name="l00392"></a>00392     <span class="comment">// Set AFE bit to enable simplified access permissions model</span>
<a name="l00393"></a>00393     <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span>
<a name="l00394"></a>00394     __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));
<a name="l00395"></a>00395     __ISB();
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 
<a name="l00402"></a>00402 __STATIC_INLINE <span class="keywordtype">void</span> __disable_mmu(<span class="keywordtype">void</span>) {
<a name="l00403"></a>00403     <span class="comment">// Clear M bit 0 to disable the MMU</span>
<a name="l00404"></a>00404     __set_SCTLR( __get_SCTLR() &amp; ~1);
<a name="l00405"></a>00405     __ISB();
<a name="l00406"></a>00406 }
<a name="l00407"></a>00407 
<a name="l00408"></a>00408 <span class="comment">/******************************** TLB maintenance operations ************************************************/</span>
<a name="l00414"></a>00414 __STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {
<a name="l00415"></a>00415     <span class="keyword">register</span> uint32_t __TLBIALL         __ASM(<span class="stringliteral">&quot;cp15:0:c8:c7:0&quot;</span>);
<a name="l00416"></a>00416     __TLBIALL = 0;
<a name="l00417"></a>00417     __DSB();
<a name="l00418"></a>00418     __ISB();
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421 <span class="comment">/******************************** BTB maintenance operations ************************************************/</span>
<a name="l00427"></a>00427 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {
<a name="l00428"></a>00428     <span class="keyword">register</span> uint32_t __BPIALL          __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:6&quot;</span>);
<a name="l00429"></a>00429     __BPIALL  = 0;
<a name="l00430"></a>00430     __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l00431"></a>00431     __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span>
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 
<a name="l00435"></a>00435 <span class="comment">/******************************** L1 cache operations ******************************************************/</span>
<a name="l00436"></a>00436 
<a name="l00441"></a>00441 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {
<a name="l00442"></a>00442     <span class="keyword">register</span> uint32_t __ICIALLU         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:0&quot;</span>);
<a name="l00443"></a>00443     __ICIALLU = 0;
<a name="l00444"></a>00444     __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l00445"></a>00445     __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span>
<a name="l00446"></a>00446 }
<a name="l00447"></a>00447 
<a name="l00452"></a>00452 __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l00453"></a>00453     <span class="keyword">register</span> uint32_t __DCCMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c10:1&quot;</span>);
<a name="l00454"></a>00454     __DCCMVAC = (uint32_t)va;
<a name="l00455"></a>00455     __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l00456"></a>00456 }
<a name="l00457"></a>00457 
<a name="l00462"></a>00462 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l00463"></a>00463     <span class="keyword">register</span> uint32_t __DCIMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c6:1&quot;</span>);
<a name="l00464"></a>00464     __DCIMVAC = (uint32_t)va;
<a name="l00465"></a>00465     __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l00466"></a>00466 }
<a name="l00467"></a>00467 
<a name="l00472"></a>00472 __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l00473"></a>00473     <span class="keyword">register</span> uint32_t __DCCIMVAC        __ASM(<span class="stringliteral">&quot;cp15:0:c7:c14:1&quot;</span>);
<a name="l00474"></a>00474     __DCCIMVAC = (uint32_t)va;
<a name="l00475"></a>00475     __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 
<a name="l00482"></a>00482 <span class="preprocessor">#pragma push</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#pragma arm</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span>__STATIC_ASM <span class="keywordtype">void</span> __v7_all_cache(uint32_t op) {
<a name="l00485"></a>00485         ARM 
<a name="l00486"></a>00486 
<a name="l00487"></a>00487         PUSH    {R4-R11}
<a name="l00488"></a>00488 
<a name="l00489"></a>00489         MRC     p15, 1, R6, c0, c0, 1      <span class="comment">// Read CLIDR</span>
<a name="l00490"></a>00490         ANDS    R3, R6, #0x07000000        <span class="comment">// Extract coherency level</span>
<a name="l00491"></a>00491         MOV     R3, R3, LSR #23            <span class="comment">// Total cache levels &lt;&lt; 1</span>
<a name="l00492"></a>00492         BEQ     Finished                   <span class="comment">// If 0, no need to clean</span>
<a name="l00493"></a>00493 
<a name="l00494"></a>00494         MOV     R10, #0                    <span class="comment">// R10 holds current cache level &lt;&lt; 1</span>
<a name="l00495"></a>00495 Loop1   ADD     R2, R10, R10, LSR #1       <span class="comment">// R2 holds cache &quot;Set&quot; position</span>
<a name="l00496"></a>00496         MOV     R1, R6, LSR R2             <span class="comment">// Bottom 3 bits are the Cache-type for this level</span>
<a name="l00497"></a>00497         AND     R1, R1, #7                 <span class="comment">// Isolate those lower 3 bits</span>
<a name="l00498"></a>00498         CMP     R1, #2
<a name="l00499"></a>00499         BLT     Skip                       <span class="comment">// No cache or only instruction cache at this level</span>
<a name="l00500"></a>00500 
<a name="l00501"></a>00501         MCR     p15, 2, R10, c0, c0, 0     <span class="comment">// Write the Cache Size selection register</span>
<a name="l00502"></a>00502         ISB                                <span class="comment">// ISB to sync the change to the CacheSizeID reg</span>
<a name="l00503"></a>00503         MRC     p15, 1, R1, c0, c0, 0      <span class="comment">// Reads current Cache Size ID register</span>
<a name="l00504"></a>00504         AND     R2, R1, #7                 <span class="comment">// Extract the line length field</span>
<a name="l00505"></a>00505         ADD     R2, R2, #4                 <span class="comment">// Add 4 for the line length offset (log2 16 bytes)</span>
<a name="l00506"></a>00506         LDR     R4, =0x3FF
<a name="l00507"></a>00507         ANDS    R4, R4, R1, LSR #3         <span class="comment">// R4 is the max number on the way size (right aligned)</span>
<a name="l00508"></a>00508         CLZ     R5, R4                     <span class="comment">// R5 is the bit position of the way size increment</span>
<a name="l00509"></a>00509         LDR     R7, =0x7FFF
<a name="l00510"></a>00510         ANDS    R7, R7, R1, LSR #13        <span class="comment">// R7 is the max number of the index size (right aligned)</span>
<a name="l00511"></a>00511 
<a name="l00512"></a>00512 Loop2   MOV     R9, R4                     <span class="comment">// R9 working copy of the max way size (right aligned)</span>
<a name="l00513"></a>00513 
<a name="l00514"></a>00514 Loop3   ORR     R11, R10, R9, LSL R5       <span class="comment">// Factor in the Way number and cache number into R11</span>
<a name="l00515"></a>00515         ORR     R11, R11, R7, LSL R2       <span class="comment">// Factor in the Set number</span>
<a name="l00516"></a>00516         CMP     R0, #0
<a name="l00517"></a>00517         BNE     Dccsw
<a name="l00518"></a>00518         MCR     p15, 0, R11, c7, c6, 2     <span class="comment">// DCISW. Invalidate by Set/Way</span>
<a name="l00519"></a>00519         B       cont
<a name="l00520"></a>00520 Dccsw   CMP     R0, #1
<a name="l00521"></a>00521         BNE     Dccisw
<a name="l00522"></a>00522         MCR     p15, 0, R11, c7, c10, 2    <span class="comment">// DCCSW. Clean by Set/Way</span>
<a name="l00523"></a>00523         B       cont
<a name="l00524"></a>00524 Dccisw  MCR     p15, 0, R11, c7, c14, 2    <span class="comment">// DCCISW. Clean and Invalidate by Set/Way</span>
<a name="l00525"></a>00525 cont    SUBS    R9, R9, #1                 <span class="comment">// Decrement the Way number</span>
<a name="l00526"></a>00526         BGE     Loop3
<a name="l00527"></a>00527         SUBS    R7, R7, #1                 <span class="comment">// Decrement the Set number</span>
<a name="l00528"></a>00528         BGE     Loop2
<a name="l00529"></a>00529 Skip    ADD     R10, R10, #2               <span class="comment">// Increment the cache number</span>
<a name="l00530"></a>00530         CMP     R3, R10
<a name="l00531"></a>00531         BGT     Loop1
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 Finished
<a name="l00534"></a>00534         DSB
<a name="l00535"></a>00535         POP    {R4-R11}
<a name="l00536"></a>00536         BX     lr
<a name="l00537"></a>00537 
<a name="l00538"></a>00538 }
<a name="l00539"></a>00539 <span class="preprocessor">#pragma pop</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span>
<a name="l00541"></a>00541 
<a name="l00547"></a>00547 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {
<a name="l00548"></a>00548     __v7_all_cache(0);
<a name="l00549"></a>00549 }
<a name="l00550"></a>00550 
<a name="l00556"></a>00556 __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_all(<span class="keywordtype">void</span>) {
<a name="l00557"></a>00557     __v7_all_cache(1);
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 
<a name="l00565"></a>00565 __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_all(<span class="keywordtype">void</span>) {
<a name="l00566"></a>00566     __v7_all_cache(2);
<a name="l00567"></a>00567 }
<a name="l00568"></a>00568 
<a name="l00569"></a>00569 <span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html" title="MMU Startup File for A9_MP Device Series ; *.">core_ca_mmu.h</a>&quot;</span>
<a name="l00570"></a>00570 
<a name="l00571"></a>00571 <span class="preprocessor">#elif (defined (__ICCARM__)) </span><span class="comment">/*---------------- ICC Compiler ---------------------*/</span>
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 <span class="preprocessor">#define __inline inline</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span>
<a name="l00575"></a>00575 <span class="keyword">inline</span> <span class="keyword">static</span> uint32_t __disable_irq_iar() {
<a name="l00576"></a>00576   <span class="keywordtype">int</span> irq_dis = __get_CPSR() &amp; 0x80;      <span class="comment">// 7bit CPSR.I</span>
<a name="l00577"></a>00577   __disable_irq();
<a name="l00578"></a>00578   <span class="keywordflow">return</span> irq_dis;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 
<a name="l00581"></a>00581 <span class="preprocessor">#define MODE_USR 0x10</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#define MODE_FIQ 0x11</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#define MODE_IRQ 0x12</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SVC 0x13</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#define MODE_MON 0x16</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#define MODE_ABT 0x17</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#define MODE_HYP 0x1A</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#define MODE_UND 0x1B</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SYS 0x1F</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span>
<a name="l00597"></a>00597 <span class="comment">// from rt_CMSIS.c</span>
<a name="l00598"></a>00598 __arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack) {
<a name="l00599"></a>00599 __asm(
<a name="l00600"></a>00600   <span class="stringliteral">&quot;    ARM\n&quot;</span>
<a name="l00601"></a>00601 <span class="comment">//  &quot;    PRESERVE8\n&quot;</span>
<a name="l00602"></a>00602 
<a name="l00603"></a>00603   <span class="stringliteral">&quot;    BIC     R0, R0, #7  ;ensure stack is 8-byte aligned \n&quot;</span>
<a name="l00604"></a>00604   <span class="stringliteral">&quot;    MRS     R1, CPSR \n&quot;</span>
<a name="l00605"></a>00605   <span class="stringliteral">&quot;    CPS     #0x1F   ;no effect in USR mode \n&quot;</span>        <span class="comment">// MODE_SYS</span>
<a name="l00606"></a>00606   <span class="stringliteral">&quot;    MOV     SP, R0 \n&quot;</span>
<a name="l00607"></a>00607   <span class="stringliteral">&quot;    MSR     CPSR_c, R1  ;no effect in USR mode \n&quot;</span>
<a name="l00608"></a>00608   <span class="stringliteral">&quot;    ISB \n&quot;</span>
<a name="l00609"></a>00609   <span class="stringliteral">&quot;    BX      LR \n&quot;</span>);
<a name="l00610"></a>00610 }
<a name="l00611"></a>00611 
<a name="l00616"></a>00616 <span class="comment">// from rt_CMSIS.c</span>
<a name="l00617"></a>00617 __arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>) {
<a name="l00618"></a>00618 __asm(
<a name="l00619"></a>00619   <span class="stringliteral">&quot;    ARM \n&quot;</span>
<a name="l00620"></a>00620 
<a name="l00621"></a>00621   <span class="stringliteral">&quot;    CPS  #0x10  \n&quot;</span>                  <span class="comment">// MODE_USR</span>
<a name="l00622"></a>00622   <span class="stringliteral">&quot;    BX   LR\n&quot;</span>);
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 
<a name="l00631"></a>00631 <span class="comment">// from mmu_Renesas_RZ_A1.c</span>
<a name="l00632"></a>00632 __STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {
<a name="l00633"></a>00633     __MCR(15, 0, ttbr0, 2, 0, 0);      <span class="comment">// reg to cp15</span>
<a name="l00634"></a>00634     __ISB();
<a name="l00635"></a>00635 }
<a name="l00636"></a>00636 
<a name="l00643"></a>00643 <span class="comment">// from mmu_Renesas_RZ_A1.c</span>
<a name="l00644"></a>00644 __STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {
<a name="l00645"></a>00645     __MCR(15, 0, dacr, 3, 0, 0);      <span class="comment">// reg to cp15</span>
<a name="l00646"></a>00646     __ISB();
<a name="l00647"></a>00647 }
<a name="l00648"></a>00648 
<a name="l00649"></a>00649 
<a name="l00650"></a>00650 <span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span>
<a name="l00657"></a>00657 <span class="comment">// from __enable_mmu()</span>
<a name="l00658"></a>00658 __STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr) {
<a name="l00659"></a>00659     __MCR(15, 0, sctlr, 1, 0, 0);      <span class="comment">// reg to cp15</span>
<a name="l00660"></a>00660 }
<a name="l00661"></a>00661 
<a name="l00668"></a>00668 <span class="comment">// from __enable_mmu()</span>
<a name="l00669"></a>00669 __STATIC_INLINE uint32_t __get_SCTLR() {
<a name="l00670"></a>00670         uint32_t __regSCTLR = __MRC(15, 0, 1, 0, 0);
<a name="l00671"></a>00671         <span class="keywordflow">return</span> __regSCTLR;
<a name="l00672"></a>00672 }
<a name="l00673"></a>00673 
<a name="l00678"></a>00678 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00679"></a>00679 __STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {
<a name="l00680"></a>00680     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));
<a name="l00681"></a>00681 }
<a name="l00682"></a>00682 
<a name="l00687"></a>00687 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00688"></a>00688 __STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {
<a name="l00689"></a>00689     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));
<a name="l00690"></a>00690     __ISB();
<a name="l00691"></a>00691 }
<a name="l00692"></a>00692 
<a name="l00697"></a>00697 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00698"></a>00698 __STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {
<a name="l00699"></a>00699     <span class="comment">// Set M bit 0 to enable the MMU</span>
<a name="l00700"></a>00700     <span class="comment">// Set AFE bit to enable simplified access permissions model</span>
<a name="l00701"></a>00701     <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span>
<a name="l00702"></a>00702     __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));
<a name="l00703"></a>00703     __ISB();
<a name="l00704"></a>00704 }
<a name="l00705"></a>00705 
<a name="l00706"></a>00706 <span class="comment">/******************************** TLB maintenance operations ************************************************/</span>
<a name="l00711"></a>00711 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00712"></a>00712 __STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {
<a name="l00713"></a>00713         uint32_t val = 0;
<a name="l00714"></a>00714     __MCR(15, 0, val, 8, 7, 0);      <span class="comment">// reg to cp15</span>
<a name="l00715"></a>00715     __MCR(15, 0, val, 8, 6, 0);      <span class="comment">// reg to cp15</span>
<a name="l00716"></a>00716     __MCR(15, 0, val, 8, 5, 0);      <span class="comment">// reg to cp15</span>
<a name="l00717"></a>00717     __DSB();
<a name="l00718"></a>00718     __ISB();
<a name="l00719"></a>00719 }
<a name="l00720"></a>00720 
<a name="l00721"></a>00721 <span class="comment">/******************************** BTB maintenance operations ************************************************/</span>
<a name="l00726"></a>00726 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00727"></a>00727 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {
<a name="l00728"></a>00728         uint32_t val = 0;
<a name="l00729"></a>00729     __MCR(15, 0, val, 7, 5, 6);      <span class="comment">// reg to cp15</span>
<a name="l00730"></a>00730     __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l00731"></a>00731     __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span>
<a name="l00732"></a>00732 }
<a name="l00733"></a>00733 
<a name="l00734"></a>00734 
<a name="l00735"></a>00735 <span class="comment">/******************************** L1 cache operations ******************************************************/</span>
<a name="l00736"></a>00736 
<a name="l00741"></a>00741 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00742"></a>00742 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {
<a name="l00743"></a>00743         uint32_t val = 0;
<a name="l00744"></a>00744     __MCR(15, 0, val, 7, 5, 0);      <span class="comment">// reg to cp15</span>
<a name="l00745"></a>00745     __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l00746"></a>00746     __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span>
<a name="l00747"></a>00747 }
<a name="l00748"></a>00748 
<a name="l00749"></a>00749 <span class="comment">// from __v7_inv_dcache_all()</span>
<a name="l00750"></a>00750 __arm <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __v7_all_cache(uint32_t op) {
<a name="l00751"></a>00751 __asm(
<a name="l00752"></a>00752         <span class="stringliteral">&quot;        ARM \n&quot;</span>
<a name="l00753"></a>00753 
<a name="l00754"></a>00754         <span class="stringliteral">&quot;        PUSH    {R4-R11} \n&quot;</span>
<a name="l00755"></a>00755 
<a name="l00756"></a>00756         <span class="stringliteral">&quot;        MRC     p15, 1, R6, c0, c0, 1\n&quot;</span>      <span class="comment">// Read CLIDR</span>
<a name="l00757"></a>00757         <span class="stringliteral">&quot;        ANDS    R3, R6, #0x07000000\n&quot;</span>        <span class="comment">// Extract coherency level</span>
<a name="l00758"></a>00758         <span class="stringliteral">&quot;        MOV     R3, R3, LSR #23\n&quot;</span>            <span class="comment">// Total cache levels &lt;&lt; 1</span>
<a name="l00759"></a>00759         <span class="stringliteral">&quot;        BEQ     Finished\n&quot;</span>                   <span class="comment">// If 0, no need to clean</span>
<a name="l00760"></a>00760 
<a name="l00761"></a>00761         <span class="stringliteral">&quot;        MOV     R10, #0\n&quot;</span>                    <span class="comment">// R10 holds current cache level &lt;&lt; 1</span>
<a name="l00762"></a>00762     <span class="stringliteral">&quot;Loop1:   ADD     R2, R10, R10, LSR #1\n&quot;</span>       <span class="comment">// R2 holds cache &quot;Set&quot; position</span>
<a name="l00763"></a>00763         <span class="stringliteral">&quot;        MOV     R1, R6, LSR R2 \n&quot;</span>            <span class="comment">// Bottom 3 bits are the Cache-type for this level</span>
<a name="l00764"></a>00764         <span class="stringliteral">&quot;        AND     R1, R1, #7 \n&quot;</span>                <span class="comment">// Isolate those lower 3 bits</span>
<a name="l00765"></a>00765         <span class="stringliteral">&quot;        CMP     R1, #2 \n&quot;</span>
<a name="l00766"></a>00766         <span class="stringliteral">&quot;        BLT     Skip \n&quot;</span>                      <span class="comment">// No cache or only instruction cache at this level</span>
<a name="l00767"></a>00767 
<a name="l00768"></a>00768         <span class="stringliteral">&quot;        MCR     p15, 2, R10, c0, c0, 0 \n&quot;</span>    <span class="comment">// Write the Cache Size selection register</span>
<a name="l00769"></a>00769         <span class="stringliteral">&quot;        ISB \n&quot;</span>                               <span class="comment">// ISB to sync the change to the CacheSizeID reg</span>
<a name="l00770"></a>00770         <span class="stringliteral">&quot;        MRC     p15, 1, R1, c0, c0, 0 \n&quot;</span>     <span class="comment">// Reads current Cache Size ID register</span>
<a name="l00771"></a>00771         <span class="stringliteral">&quot;        AND     R2, R1, #7 \n&quot;</span>                <span class="comment">// Extract the line length field</span>
<a name="l00772"></a>00772         <span class="stringliteral">&quot;        ADD     R2, R2, #4 \n&quot;</span>                <span class="comment">// Add 4 for the line length offset (log2 16 bytes)</span>
<a name="l00773"></a>00773         <span class="stringliteral">&quot;        movw    R4, #0x3FF \n&quot;</span>
<a name="l00774"></a>00774         <span class="stringliteral">&quot;        ANDS    R4, R4, R1, LSR #3 \n&quot;</span>        <span class="comment">// R4 is the max number on the way size (right aligned)</span>
<a name="l00775"></a>00775         <span class="stringliteral">&quot;        CLZ     R5, R4 \n&quot;</span>                    <span class="comment">// R5 is the bit position of the way size increment</span>
<a name="l00776"></a>00776         <span class="stringliteral">&quot;        movw    R7, #0x7FFF \n&quot;</span>
<a name="l00777"></a>00777         <span class="stringliteral">&quot;        ANDS    R7, R7, R1, LSR #13 \n&quot;</span>       <span class="comment">// R7 is the max number of the index size (right aligned)</span>
<a name="l00778"></a>00778 
<a name="l00779"></a>00779         <span class="stringliteral">&quot;Loop2:   MOV     R9, R4 \n&quot;</span>                    <span class="comment">// R9 working copy of the max way size (right aligned)</span>
<a name="l00780"></a>00780 
<a name="l00781"></a>00781         <span class="stringliteral">&quot;Loop3:   ORR     R11, R10, R9, LSL R5 \n&quot;</span>      <span class="comment">// Factor in the Way number and cache number into R11</span>
<a name="l00782"></a>00782         <span class="stringliteral">&quot;        ORR     R11, R11, R7, LSL R2 \n&quot;</span>      <span class="comment">// Factor in the Set number</span>
<a name="l00783"></a>00783         <span class="stringliteral">&quot;        CMP     R0, #0 \n&quot;</span>
<a name="l00784"></a>00784         <span class="stringliteral">&quot;        BNE     Dccsw \n&quot;</span>
<a name="l00785"></a>00785         <span class="stringliteral">&quot;        MCR     p15, 0, R11, c7, c6, 2 \n&quot;</span>    <span class="comment">// DCISW. Invalidate by Set/Way</span>
<a name="l00786"></a>00786         <span class="stringliteral">&quot;        B       cont \n&quot;</span>
<a name="l00787"></a>00787         <span class="stringliteral">&quot;Dccsw:   CMP     R0, #1 \n&quot;</span>
<a name="l00788"></a>00788         <span class="stringliteral">&quot;        BNE     Dccisw \n&quot;</span>
<a name="l00789"></a>00789         <span class="stringliteral">&quot;        MCR     p15, 0, R11, c7, c10, 2 \n&quot;</span>   <span class="comment">// DCCSW. Clean by Set/Way</span>
<a name="l00790"></a>00790         <span class="stringliteral">&quot;        B       cont \n&quot;</span>
<a name="l00791"></a>00791         <span class="stringliteral">&quot;Dccisw:  MCR     p15, 0, R11, c7, c14, 2 \n&quot;</span>   <span class="comment">// DCCISW, Clean and Invalidate by Set/Way</span>
<a name="l00792"></a>00792         <span class="stringliteral">&quot;cont:    SUBS    R9, R9, #1 \n&quot;</span>                <span class="comment">// Decrement the Way number</span>
<a name="l00793"></a>00793         <span class="stringliteral">&quot;        BGE     Loop3 \n&quot;</span>
<a name="l00794"></a>00794         <span class="stringliteral">&quot;        SUBS    R7, R7, #1 \n&quot;</span>                <span class="comment">// Decrement the Set number</span>
<a name="l00795"></a>00795         <span class="stringliteral">&quot;        BGE     Loop2 \n&quot;</span>
<a name="l00796"></a>00796         <span class="stringliteral">&quot;Skip:    ADD     R10, R10, #2 \n&quot;</span>              <span class="comment">// increment the cache number</span>
<a name="l00797"></a>00797         <span class="stringliteral">&quot;        CMP     R3, R10 \n&quot;</span>
<a name="l00798"></a>00798         <span class="stringliteral">&quot;        BGT     Loop1 \n&quot;</span>
<a name="l00799"></a>00799 
<a name="l00800"></a>00800         <span class="stringliteral">&quot;Finished: \n&quot;</span>
<a name="l00801"></a>00801         <span class="stringliteral">&quot;        DSB \n&quot;</span>
<a name="l00802"></a>00802         <span class="stringliteral">&quot;        POP    {R4-R11} \n&quot;</span>
<a name="l00803"></a>00803         <span class="stringliteral">&quot;        BX     lr \n&quot;</span> );
<a name="l00804"></a>00804 }
<a name="l00805"></a>00805 
<a name="l00810"></a>00810 <span class="comment">// from system_Renesas_RZ_A1.c</span>
<a name="l00811"></a>00811 __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {
<a name="l00812"></a>00812     __v7_all_cache(0);
<a name="l00813"></a>00813 }
<a name="l00818"></a>00818 __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l00819"></a>00819     __MCR(15, 0, (uint32_t)va, 7, 14, 1);
<a name="l00820"></a>00820     __DMB();
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 
<a name="l00823"></a>00823 <span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html" title="MMU Startup File for A9_MP Device Series ; *.">core_ca_mmu.h</a>&quot;</span>
<a name="l00824"></a>00824 
<a name="l00825"></a>00825 <span class="preprocessor">#elif (defined (__GNUC__)) </span><span class="comment">/*------------------ GNU Compiler ---------------------*/</span>
<a name="l00826"></a>00826 <span class="comment">/* GNU gcc specific functions */</span>
<a name="l00827"></a>00827 
<a name="l00828"></a>00828 <span class="preprocessor">#define MODE_USR 0x10</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="preprocessor">#define MODE_FIQ 0x11</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">#define MODE_IRQ 0x12</span>
<a name="l00831"></a>00831 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SVC 0x13</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="preprocessor">#define MODE_MON 0x16</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#define MODE_ABT 0x17</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#define MODE_HYP 0x1A</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#define MODE_UND 0x1B</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#define MODE_SYS 0x1F</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span>
<a name="l00838"></a>00838 
<a name="l00839"></a>00839 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_irq(<span class="keywordtype">void</span>)
<a name="l00840"></a>00840 {
<a name="l00841"></a>00841     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsie i&quot;</span>);
<a name="l00842"></a>00842 }
<a name="l00843"></a>00843 
<a name="l00849"></a>00849 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __disable_irq(<span class="keywordtype">void</span>)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     uint32_t result;
<a name="l00852"></a>00852 
<a name="l00853"></a>00853     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, cpsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result));
<a name="l00854"></a>00854     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsid i&quot;</span>);
<a name="l00855"></a>00855     <span class="keywordflow">return</span>(result &amp; 0x80);
<a name="l00856"></a>00856 }
<a name="l00857"></a>00857 
<a name="l00858"></a>00858 
<a name="l00865"></a>00865 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(<span class="keywordtype">void</span>)
<a name="l00866"></a>00866 {
<a name="l00867"></a>00867 <span class="preprocessor">#if 1</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regAPSR;
<a name="l00869"></a>00869   __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, apsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regAPSR) );
<a name="l00870"></a>00870 <span class="preprocessor">#else</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regAPSR          __ASM(<span class="stringliteral">&quot;apsr&quot;</span>);
<a name="l00872"></a>00872 <span class="preprocessor">#endif</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span>  <span class="keywordflow">return</span>(__regAPSR);
<a name="l00874"></a>00874 }
<a name="l00875"></a>00875 
<a name="l00876"></a>00876 
<a name="l00883"></a>00883 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPSR(<span class="keywordtype">void</span>)
<a name="l00884"></a>00884 {
<a name="l00885"></a>00885 <span class="preprocessor">#if 1</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regCPSR;
<a name="l00887"></a>00887   __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, cpsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCPSR));
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regCPSR          __ASM(<span class="stringliteral">&quot;cpsr&quot;</span>);
<a name="l00890"></a>00890 <span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span>  <span class="keywordflow">return</span>(__regCPSR);
<a name="l00892"></a>00892 }
<a name="l00893"></a>00893 
<a name="l00894"></a>00894 <span class="preprocessor">#if 0</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>
<a name="l00901"></a>00901 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_SP(uint32_t topOfStack)
<a name="l00902"></a>00902 {
<a name="l00903"></a>00903     <span class="keyword">register</span> uint32_t __regSP       __ASM(<span class="stringliteral">&quot;sp&quot;</span>);
<a name="l00904"></a>00904     __regSP = topOfStack;
<a name="l00905"></a>00905 }
<a name="l00906"></a>00906 <span class="preprocessor">#endif</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span>
<a name="l00914"></a>00914 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_LR(<span class="keywordtype">void</span>)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916   <span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);
<a name="l00917"></a>00917   <span class="keywordflow">return</span>(__reglr);
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 <span class="preprocessor">#if 0</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span>
<a name="l00927"></a>00927 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_LR(uint32_t lr)
<a name="l00928"></a>00928 {
<a name="l00929"></a>00929   <span class="keyword">register</span> uint32_t __reglr         __ASM(<span class="stringliteral">&quot;lr&quot;</span>);
<a name="l00930"></a>00930   __reglr = lr;
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#endif</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>
<a name="l00940"></a>00940 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack)
<a name="l00941"></a>00941 {
<a name="l00942"></a>00942     __asm__ <span class="keyword">volatile</span> (
<a name="l00943"></a>00943     <span class="stringliteral">&quot;.ARM;&quot;</span>
<a name="l00944"></a>00944     <span class="stringliteral">&quot;.eabi_attribute Tag_ABI_align8_preserved,1;&quot;</span>
<a name="l00945"></a>00945 
<a name="l00946"></a>00946     <span class="stringliteral">&quot;BIC     R0, R0, #7;&quot;</span> <span class="comment">/* ;ensure stack is 8-byte aligned */</span>
<a name="l00947"></a>00947     <span class="stringliteral">&quot;MRS     R1, CPSR;&quot;</span>
<a name="l00948"></a>00948     <span class="stringliteral">&quot;CPS     %0;&quot;</span>         <span class="comment">/* ;no effect in USR mode */</span>
<a name="l00949"></a>00949     <span class="stringliteral">&quot;MOV     SP, R0;&quot;</span>
<a name="l00950"></a>00950     <span class="stringliteral">&quot;MSR     CPSR_c, R1;&quot;</span> <span class="comment">/* ;no effect in USR mode */</span>
<a name="l00951"></a>00951     <span class="stringliteral">&quot;ISB;&quot;</span>
<a name="l00952"></a>00952     <span class="comment">//&quot;BX      LR;&quot;</span>
<a name="l00953"></a>00953     :
<a name="l00954"></a>00954     : <span class="stringliteral">&quot;i&quot;</span>(MODE_SYS)
<a name="l00955"></a>00955     : <span class="stringliteral">&quot;r0&quot;</span>, <span class="stringliteral">&quot;r1&quot;</span>);
<a name="l00956"></a>00956     <span class="keywordflow">return</span>;
<a name="l00957"></a>00957 }
<a name="l00958"></a>00958 
<a name="l00963"></a>00963 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_CPS_USR(<span class="keywordtype">void</span>)
<a name="l00964"></a>00964 {
<a name="l00965"></a>00965     __asm__ <span class="keyword">volatile</span> (
<a name="l00966"></a>00966     <span class="stringliteral">&quot;.ARM;&quot;</span>
<a name="l00967"></a>00967 
<a name="l00968"></a>00968     <span class="stringliteral">&quot;CPS  %0;&quot;</span>
<a name="l00969"></a>00969     <span class="comment">//&quot;BX   LR;&quot;</span>
<a name="l00970"></a>00970     :
<a name="l00971"></a>00971     : <span class="stringliteral">&quot;i&quot;</span>(MODE_USR)
<a name="l00972"></a>00972     : );
<a name="l00973"></a>00973     <span class="keywordflow">return</span>;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 
<a name="l00976"></a>00976 
<a name="l00982"></a>00982 <span class="preprocessor">#define __enable_fault_irq()                __asm__ volatile (&quot;cpsie f&quot;)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>
<a name="l00984"></a>00984 
<a name="l00990"></a>00990 <span class="preprocessor">#define __disable_fault_irq()               __asm__ volatile (&quot;cpsid f&quot;)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span>
<a name="l00992"></a>00992 
<a name="l00999"></a>00999 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(<span class="keywordtype">void</span>)
<a name="l01000"></a>01000 {
<a name="l01001"></a>01001 <span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#if 1</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span>    uint32_t result;
<a name="l01004"></a>01004 
<a name="l01005"></a>01005     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmrs %0, fpscr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) );
<a name="l01006"></a>01006     <span class="keywordflow">return</span> (result);
<a name="l01007"></a>01007 <span class="preprocessor">#else</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);
<a name="l01009"></a>01009   <span class="keywordflow">return</span>(__regfpscr);
<a name="l01010"></a>01010 <span class="preprocessor">#endif</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span>   <span class="keywordflow">return</span>(0);
<a name="l01013"></a>01013 <span class="preprocessor">#endif</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span>}
<a name="l01015"></a>01015 
<a name="l01016"></a>01016 
<a name="l01023"></a>01023 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_FPSCR(uint32_t fpscr)
<a name="l01024"></a>01024 {
<a name="l01025"></a>01025 <span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span><span class="preprocessor">#if 1</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmsr fpscr, %0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (fpscr) );
<a name="l01028"></a>01028 <span class="preprocessor">#else</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpscr         __ASM(<span class="stringliteral">&quot;fpscr&quot;</span>);
<a name="l01030"></a>01030   __regfpscr = (fpscr);
<a name="l01031"></a>01031 <span class="preprocessor">#endif</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>}
<a name="l01034"></a>01034 
<a name="l01041"></a>01041 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPEXC(<span class="keywordtype">void</span>)
<a name="l01042"></a>01042 {
<a name="l01043"></a>01043 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#if 1</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span>    uint32_t result;
<a name="l01046"></a>01046 
<a name="l01047"></a>01047     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmrs %0, fpexc&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result));
<a name="l01048"></a>01048     <span class="keywordflow">return</span> (result);
<a name="l01049"></a>01049 <span class="preprocessor">#else</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);
<a name="l01051"></a>01051   <span class="keywordflow">return</span>(__regfpexc);
<a name="l01052"></a>01052 <span class="preprocessor">#endif</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>   <span class="keywordflow">return</span>(0);
<a name="l01055"></a>01055 <span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span>}
<a name="l01057"></a>01057 
<a name="l01058"></a>01058 
<a name="l01065"></a>01065 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_FPEXC(uint32_t fpexc)
<a name="l01066"></a>01066 {
<a name="l01067"></a>01067 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#if 1</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;vmsr fpexc, %0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (fpexc));
<a name="l01070"></a>01070 <span class="preprocessor">#else</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span>  <span class="keyword">register</span> uint32_t __regfpexc         __ASM(<span class="stringliteral">&quot;fpexc&quot;</span>);
<a name="l01072"></a>01072   __regfpexc = (fpexc);
<a name="l01073"></a>01073 <span class="preprocessor">#endif</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span>}
<a name="l01076"></a>01076 
<a name="l01083"></a>01083 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPACR(<span class="keywordtype">void</span>)
<a name="l01084"></a>01084 {
<a name="l01085"></a>01085 <span class="preprocessor">#if 1</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regCPACR;
<a name="l01087"></a>01087     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c1, c0, 2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCPACR));
<a name="l01088"></a>01088 <span class="preprocessor">#else</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);
<a name="l01090"></a>01090 <span class="preprocessor">#endif</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>    <span class="keywordflow">return</span> __regCPACR;
<a name="l01092"></a>01092 }
<a name="l01093"></a>01093 
<a name="l01100"></a>01100 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_CPACR(uint32_t cpacr)
<a name="l01101"></a>01101 {
<a name="l01102"></a>01102 <span class="preprocessor">#if 1</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c1, c0, 2&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (cpacr));
<a name="l01104"></a>01104 <span class="preprocessor">#else</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regCPACR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:2&quot;</span>);
<a name="l01106"></a>01106     __regCPACR = cpacr;
<a name="l01107"></a>01107 <span class="preprocessor">#endif</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>    __ISB();
<a name="l01109"></a>01109 }
<a name="l01110"></a>01110 
<a name="l01117"></a>01117 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CBAR() {
<a name="l01118"></a>01118 <span class="preprocessor">#if 1</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regCBAR;
<a name="l01120"></a>01120     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 4, %0, c15, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regCBAR));
<a name="l01121"></a>01121 <span class="preprocessor">#else</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regCBAR         __ASM(<span class="stringliteral">&quot;cp15:4:c15:c0:0&quot;</span>);
<a name="l01123"></a>01123 <span class="preprocessor">#endif</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>    <span class="keywordflow">return</span>(__regCBAR);
<a name="l01125"></a>01125 }
<a name="l01126"></a>01126 
<a name="l01133"></a>01133 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_TTBR0() {
<a name="l01134"></a>01134 <span class="preprocessor">#if 1</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regTTBR0;
<a name="l01136"></a>01136     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c2, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regTTBR0));
<a name="l01137"></a>01137 <span class="preprocessor">#else</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);
<a name="l01139"></a>01139 <span class="preprocessor">#endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>    <span class="keywordflow">return</span>(__regTTBR0);
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 
<a name="l01149"></a>01149 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_TTBR0(uint32_t ttbr0) {
<a name="l01150"></a>01150 <span class="preprocessor">#if 1</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c2, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (ttbr0));
<a name="l01152"></a>01152 <span class="preprocessor">#else</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regTTBR0        __ASM(<span class="stringliteral">&quot;cp15:0:c2:c0:0&quot;</span>);
<a name="l01154"></a>01154     __regTTBR0 = ttbr0;
<a name="l01155"></a>01155 <span class="preprocessor">#endif</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span>    __ISB();
<a name="l01157"></a>01157 }
<a name="l01158"></a>01158 
<a name="l01165"></a>01165 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_DACR() {
<a name="l01166"></a>01166 <span class="preprocessor">#if 1</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regDACR;
<a name="l01168"></a>01168     __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c3, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regDACR));
<a name="l01169"></a>01169 <span class="preprocessor">#else</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);
<a name="l01171"></a>01171 <span class="preprocessor">#endif</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span>    <span class="keywordflow">return</span>(__regDACR);
<a name="l01173"></a>01173 }
<a name="l01174"></a>01174 
<a name="l01181"></a>01181 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_DACR(uint32_t dacr) {
<a name="l01182"></a>01182 <span class="preprocessor">#if 1</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c3, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (dacr));
<a name="l01184"></a>01184 <span class="preprocessor">#else</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regDACR         __ASM(<span class="stringliteral">&quot;cp15:0:c3:c0:0&quot;</span>);
<a name="l01186"></a>01186     __regDACR = dacr;
<a name="l01187"></a>01187 <span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>    __ISB();
<a name="l01189"></a>01189 }
<a name="l01190"></a>01190 
<a name="l01191"></a>01191 <span class="comment">/******************************** Cache and BTAC enable  ****************************************************/</span>
<a name="l01192"></a>01192 
<a name="l01199"></a>01199 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __set_SCTLR(uint32_t sctlr)
<a name="l01200"></a>01200 {
<a name="l01201"></a>01201 <span class="preprocessor">#if 1</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c1, c0, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (sctlr));
<a name="l01203"></a>01203 <span class="preprocessor">#else</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);
<a name="l01205"></a>01205     __regSCTLR = sctlr;
<a name="l01206"></a>01206 <span class="preprocessor">#endif</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span>}
<a name="l01208"></a>01208 
<a name="l01215"></a>01215 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_SCTLR() {
<a name="l01216"></a>01216 <span class="preprocessor">#if 1</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span>        <span class="keyword">register</span> uint32_t __regSCTLR;
<a name="l01218"></a>01218         __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c1, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (__regSCTLR));
<a name="l01219"></a>01219 <span class="preprocessor">#else</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __regSCTLR         __ASM(<span class="stringliteral">&quot;cp15:0:c1:c0:0&quot;</span>);
<a name="l01221"></a>01221 <span class="preprocessor">#endif</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span>    <span class="keywordflow">return</span>(__regSCTLR);
<a name="l01223"></a>01223 }
<a name="l01224"></a>01224 
<a name="l01229"></a>01229 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_caches(<span class="keywordtype">void</span>) {
<a name="l01230"></a>01230     <span class="comment">// Set I bit 12 to enable I Cache</span>
<a name="l01231"></a>01231     <span class="comment">// Set C bit  2 to enable D Cache</span>
<a name="l01232"></a>01232     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 12) | (1 &lt;&lt; 2));
<a name="l01233"></a>01233 }
<a name="l01234"></a>01234 
<a name="l01239"></a>01239 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_caches(<span class="keywordtype">void</span>) {
<a name="l01240"></a>01240     <span class="comment">// Clear I bit 12 to disable I Cache</span>
<a name="l01241"></a>01241     <span class="comment">// Clear C bit  2 to disable D Cache</span>
<a name="l01242"></a>01242     __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 12) &amp; ~(1 &lt;&lt; 2));
<a name="l01243"></a>01243     __ISB();
<a name="l01244"></a>01244 }
<a name="l01245"></a>01245 
<a name="l01250"></a>01250 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_btac(<span class="keywordtype">void</span>) {
<a name="l01251"></a>01251     <span class="comment">// Set Z bit 11 to enable branch prediction</span>
<a name="l01252"></a>01252     __set_SCTLR( __get_SCTLR() | (1 &lt;&lt; 11));
<a name="l01253"></a>01253     __ISB();
<a name="l01254"></a>01254 }
<a name="l01255"></a>01255 
<a name="l01260"></a>01260 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_btac(<span class="keywordtype">void</span>) {
<a name="l01261"></a>01261     <span class="comment">// Clear Z bit 11 to disable branch prediction</span>
<a name="l01262"></a>01262     __set_SCTLR( __get_SCTLR() &amp; ~(1 &lt;&lt; 11));
<a name="l01263"></a>01263 }
<a name="l01264"></a>01264 
<a name="l01265"></a>01265 
<a name="l01270"></a>01270 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __enable_mmu(<span class="keywordtype">void</span>) {
<a name="l01271"></a>01271     <span class="comment">// Set M bit 0 to enable the MMU</span>
<a name="l01272"></a>01272     <span class="comment">// Set AFE bit to enable simplified access permissions model</span>
<a name="l01273"></a>01273     <span class="comment">// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking</span>
<a name="l01274"></a>01274     __set_SCTLR( (__get_SCTLR() &amp; ~(1 &lt;&lt; 28) &amp; ~(1 &lt;&lt; 1)) | 1 | (1 &lt;&lt; 29));
<a name="l01275"></a>01275     __ISB();
<a name="l01276"></a>01276 }
<a name="l01277"></a>01277 
<a name="l01282"></a>01282 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __disable_mmu(<span class="keywordtype">void</span>) {
<a name="l01283"></a>01283     <span class="comment">// Clear M bit 0 to disable the MMU</span>
<a name="l01284"></a>01284     __set_SCTLR( __get_SCTLR() &amp; ~1);
<a name="l01285"></a>01285     __ISB();
<a name="l01286"></a>01286 }
<a name="l01287"></a>01287 
<a name="l01288"></a>01288 <span class="comment">/******************************** TLB maintenance operations ************************************************/</span>
<a name="l01294"></a>01294 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __ca9u_inv_tlb_all(<span class="keywordtype">void</span>) {
<a name="l01295"></a>01295 <span class="preprocessor">#if 1</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c8, c7, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));
<a name="l01297"></a>01297 <span class="preprocessor">#else</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __TLBIALL         __ASM(<span class="stringliteral">&quot;cp15:0:c8:c7:0&quot;</span>);
<a name="l01299"></a>01299     __TLBIALL = 0;
<a name="l01300"></a>01300 <span class="preprocessor">#endif</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span>    __DSB();
<a name="l01302"></a>01302     __ISB();
<a name="l01303"></a>01303 }
<a name="l01304"></a>01304 
<a name="l01305"></a>01305 <span class="comment">/******************************** BTB maintenance operations ************************************************/</span>
<a name="l01311"></a>01311 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_btac(<span class="keywordtype">void</span>) {
<a name="l01312"></a>01312 <span class="preprocessor">#if 1</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 6&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));
<a name="l01314"></a>01314 <span class="preprocessor">#else</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __BPIALL          __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:6&quot;</span>);
<a name="l01316"></a>01316     __BPIALL  = 0;
<a name="l01317"></a>01317 <span class="preprocessor">#endif</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span>    __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l01319"></a>01319     __ISB();     <span class="comment">//ensure instruction fetch path sees new state</span>
<a name="l01320"></a>01320 }
<a name="l01321"></a>01321 
<a name="l01322"></a>01322 
<a name="l01323"></a>01323 <span class="comment">/******************************** L1 cache operations ******************************************************/</span>
<a name="l01324"></a>01324 
<a name="l01329"></a>01329 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_icache_all(<span class="keywordtype">void</span>) {
<a name="l01330"></a>01330 <span class="preprocessor">#if 1</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>        __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c5, 0&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (0));
<a name="l01332"></a>01332 <span class="preprocessor">#else</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __ICIALLU         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c5:0&quot;</span>);
<a name="l01334"></a>01334     __ICIALLU = 0;
<a name="l01335"></a>01335 <span class="preprocessor">#endif</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    __DSB();     <span class="comment">//ensure completion of the invalidation</span>
<a name="l01337"></a>01337     __ISB();     <span class="comment">//ensure instruction fetch path sees new I cache state</span>
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 
<a name="l01344"></a>01344 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l01345"></a>01345 <span class="preprocessor">#if 1</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c10, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));
<a name="l01347"></a>01347 <span class="preprocessor">#else</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __DCCMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c10:1&quot;</span>);
<a name="l01349"></a>01349     __DCCMVAC = (uint32_t)va;
<a name="l01350"></a>01350 <span class="preprocessor">#endif</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span>    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l01352"></a>01352 }
<a name="l01353"></a>01353 
<a name="l01358"></a>01358 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l01359"></a>01359 <span class="preprocessor">#if 1</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c6, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));
<a name="l01361"></a>01361 <span class="preprocessor">#else</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __DCIMVAC         __ASM(<span class="stringliteral">&quot;cp15:0:c7:c6:1&quot;</span>);
<a name="l01363"></a>01363     __DCIMVAC = (uint32_t)va;
<a name="l01364"></a>01364 <span class="preprocessor">#endif</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span>    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l01366"></a>01366 }
<a name="l01367"></a>01367 
<a name="l01372"></a>01372 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_mva(<span class="keywordtype">void</span> *va) {
<a name="l01373"></a>01373 <span class="preprocessor">#if 1</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span>    __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c14, 1&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> ((uint32_t)va));
<a name="l01375"></a>01375 <span class="preprocessor">#else</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span>    <span class="keyword">register</span> uint32_t __DCCIMVAC        __ASM(<span class="stringliteral">&quot;cp15:0:c7:c14:1&quot;</span>);
<a name="l01377"></a>01377     __DCCIMVAC = (uint32_t)va;
<a name="l01378"></a>01378 <span class="preprocessor">#endif</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>    __DMB();     <span class="comment">//ensure the ordering of data cache maintenance operations and their effects</span>
<a name="l01380"></a>01380 }
<a name="l01381"></a>01381 
<a name="l01386"></a>01386 <span class="keyword">extern</span> <span class="keywordtype">void</span> __v7_all_cache(uint32_t op);
<a name="l01387"></a>01387 
<a name="l01388"></a>01388 
<a name="l01394"></a>01394 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_inv_dcache_all(<span class="keywordtype">void</span>) {
<a name="l01395"></a>01395     __v7_all_cache(0);
<a name="l01396"></a>01396 }
<a name="l01397"></a>01397 
<a name="l01403"></a>01403 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_dcache_all(<span class="keywordtype">void</span>) {
<a name="l01404"></a>01404     __v7_all_cache(1);
<a name="l01405"></a>01405 }
<a name="l01406"></a>01406 
<a name="l01412"></a>01412 __attribute__( ( always_inline ) ) __STATIC_INLINE <span class="keywordtype">void</span> __v7_clean_inv_dcache_all(<span class="keywordtype">void</span>) {
<a name="l01413"></a>01413     __v7_all_cache(2);
<a name="l01414"></a>01414 }
<a name="l01415"></a>01415 
<a name="l01416"></a>01416 <span class="preprocessor">#include &quot;<a class="code" href="core__ca__mmu_8h.html" title="MMU Startup File for A9_MP Device Series ; *.">core_ca_mmu.h</a>&quot;</span>
<a name="l01417"></a>01417 
<a name="l01418"></a>01418 <span class="preprocessor">#elif (defined (__TASKING__)) </span><span class="comment">/*--------------- TASKING Compiler -----------------*/</span>
<a name="l01419"></a>01419 
<a name="l01420"></a>01420 <span class="preprocessor">#error TASKING Compiler support not implemented for Cortex-A</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span>
<a name="l01422"></a>01422 <span class="preprocessor">#endif</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span>
<a name="l01427"></a>01427 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CAFUNC_H__ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
