library verilog;
use verilog.vl_types.all;
entity tstExtRam is
end tstExtRam;
