Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:24:51 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          251         
TIMING-18  Warning   Missing input or output delay  745         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (221)
6. checking no_output_delay (494)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (221)
--------------------------------
 There are 221 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (494)
---------------------------------
 There are 494 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.439    -1665.692                   4322                21609        0.041        0.000                      0                21609        0.028        0.000                       0                 10268  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.439    -1665.692                   4322                21609        0.041        0.000                      0                21609        0.028        0.000                       0                 10268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4322  Failing Endpoints,  Worst Slack       -1.439ns,  Total Violation    -1665.692ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.114ns (25.211%)  route 3.305ns (74.789%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.460     5.206    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.744%)  route 0.103ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/ap_clk
    SLICE_X28Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/data_buf_reg[15]/Q
                         net (fo=1, routed)           0.103     0.634    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[15]
    SLICE_X30Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.594    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y77         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[9]/Q
                         net (fo=2, routed)           0.119     0.650    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[7]
    SLICE_X30Y76         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y76         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.594    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.258%)  route 0.129ns (47.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[57]/Q
                         net (fo=2, routed)           0.129     0.660    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[55]
    SLICE_X38Y79         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X38Y79         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X38Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.594    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[12]
    SLICE_X30Y79         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y79         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y81         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[22]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[20]
    SLICE_X30Y81         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y81         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y83         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[30]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[28]
    SLICE_X30Y83         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y83         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y85         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[38]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[36]
    SLICE_X30Y85         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y85         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y87         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[46]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[44]
    SLICE_X30Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X31Y89         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[54]/Q
                         net (fo=2, routed)           0.066     0.597    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[52]
    SLICE_X30Y89         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X30Y89         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X30Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.528    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.471%)  route 0.104ns (42.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/data_p1_reg[23]/Q
                         net (fo=1, routed)           0.104     0.636    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[23]
    RAMB18_X1Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X1Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.411    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.566    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         3.300       0.028      DSP48_X3Y16    bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X2Y36   bd_0_i/hls_inst/inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X2Y37   bd_0_i/hls_inst/inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X3Y34   bd_0_i/hls_inst/inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X3Y19   bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         3.300       0.828      RAMB18_X3Y19   bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X2Y40   bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         3.300       0.828      RAMB18_X2Y40   bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB18_X1Y14   bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         3.300       0.828      RAMB18_X1Y14   bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X50Y42   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X50Y42   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X26Y45   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X26Y45   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X42Y102  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X42Y102  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X66Y51   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_684_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X66Y51   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_684_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X82Y41   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_Filter2d_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X82Y41   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_Filter2d_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X50Y42   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X50Y42   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X26Y45   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X26Y45   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X42Y102  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X42Y102  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X66Y51   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_684_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X66Y51   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_684_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X82Y41   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_Filter2d_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.650       0.796      SLICE_X82Y41   bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_Filter2d_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           494 Endpoints
Min Delay           494 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem3_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.079ns  (logic 0.656ns (21.308%)  route 2.423ns (78.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X26Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/Q
                         net (fo=5, routed)           0.815     2.035    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[4][2]
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.105     2.140 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem3_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.821     2.961    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_42
    SLICE_X26Y66         LUT2 (Prop_lut2_I0_O)        0.118     3.079 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem3_WVALID_INST_0/O
                         net (fo=0)                   0.787     3.866    m_axi_gmem3_wvalid
                                                                      r  m_axi_gmem3_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.812ns  (logic 0.657ns (23.363%)  route 2.155ns (76.637%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[2]/Q
                         net (fo=5, routed)           0.685     1.905    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/Q[2]
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.105     2.010 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.683     2.693    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_49
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.119     2.812 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.787     3.599    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[10]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[10]
                                                                      r  m_axi_gmem0_araddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[11]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[11]
                                                                      r  m_axi_gmem0_araddr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[12]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[12]
                                                                      r  m_axi_gmem0_araddr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y67         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[13]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[13]
                                                                      r  m_axi_gmem0_araddr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[14]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[14]
                                                                      r  m_axi_gmem0_araddr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[15]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[15]
                                                                      r  m_axi_gmem0_araddr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[16]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[16]
                                                                      r  m_axi_gmem0_araddr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_araddr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.433ns (35.492%)  route 0.787ns (64.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X90Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_buf_reg[17]/Q
                         net (fo=1, unset)            0.787     2.007    m_axi_gmem0_araddr[17]
                                                                      r  m_axi_gmem0_araddr[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_arlen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X88Y64         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[0]/Q
                         net (fo=0)                   0.390     0.909    m_axi_gmem0_arlen[0]
                                                                      r  m_axi_gmem0_arlen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X88Y64         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/Q
                         net (fo=0)                   0.390     0.909    m_axi_gmem0_arlen[3]
                                                                      r  m_axi_gmem0_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem0_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=4, unset)            0.390     0.909    m_axi_gmem0_rready
                                                                      r  m_axi_gmem0_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem1_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y102        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=4, unset)            0.390     0.909    m_axi_gmem1_rready
                                                                      r  m_axi_gmem1_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem2_arlen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[1]/Q
                         net (fo=0)                   0.390     0.909    m_axi_gmem2_arlen[1]
                                                                      r  m_axi_gmem2_arlen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem2_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[3]/Q
                         net (fo=0)                   0.390     0.909    m_axi_gmem2_arlen[3]
                                                                      r  m_axi_gmem2_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem2_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X24Y39         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=4, unset)            0.390     0.909    m_axi_gmem2_rready
                                                                      r  m_axi_gmem2_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            m_axi_gmem3_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X28Y133        FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=3, unset)            0.390     0.909    m_axi_gmem3_rready
                                                                      r  m_axi_gmem3_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_r_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            s_axi_control_r_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X60Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/control_r_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.390     0.909    s_axi_control_r_rvalid
                                                                      r  s_axi_control_r_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.390     0.390    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X59Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.390     0.909    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          7923 Endpoints
Min Delay          7923 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.305ns  (logic 0.105ns (0.734%)  route 14.200ns (99.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.413    14.305    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[17]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.305ns  (logic 0.105ns (0.734%)  route 14.200ns (99.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.413    14.305    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[18]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.305ns  (logic 0.105ns (0.734%)  route 14.200ns (99.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.413    14.305    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y92         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[19]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.285ns  (logic 0.105ns (0.735%)  route 14.180ns (99.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.393    14.285    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.285ns  (logic 0.105ns (0.735%)  route 14.180ns (99.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.393    14.285    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.285ns  (logic 0.105ns (0.735%)  route 14.180ns (99.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.393    14.285    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X82Y94         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.197ns  (logic 0.105ns (0.740%)  route 14.092ns (99.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.305    14.197    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[13]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.197ns  (logic 0.105ns (0.740%)  route 14.092ns (99.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.305    14.197    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[14]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.197ns  (logic 0.105ns (0.740%)  route 14.092ns (99.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.305    14.197    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[15]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.197ns  (logic 0.105ns (0.740%)  route 14.092ns (99.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=122, unset)          0.787     0.787    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/FSM_onehot_wstate[1]_i_1__0/O
                         net (fo=4089, routed)       13.305    14.197    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_rst_n_inv
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     0.748    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_total_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_r_awaddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[0] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[0]
    SLICE_X80Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X80Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_r_awaddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[1] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[1]
    SLICE_X80Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X80Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_r_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[2] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[2]
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_r_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[3] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[3]
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_r_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[4] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[4]
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_control_r_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_r_awaddr[5] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_r_s_axi_U/s_axi_control_r_AWADDR[5]
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_r_s_axi_U/ap_clk
    SLICE_X81Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_r_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[0] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X60Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X60Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[1] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X60Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X60Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[2]
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[3]
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.411     0.411    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C





