{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618421814532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618421814537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 19:36:54 2021 " "Processing started: Wed Apr 14 19:36:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618421814537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421814537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421814538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618421814836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618421814836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823573 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823573 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/KeyToASCII.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823574 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823576 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main-behavior " "Found design unit 1: calcu_main-behavior" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823578 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main " "Found entity 1: calcu_main" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_in.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keyboard_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_in-arch " "Found design unit 1: keyboard_in-arch" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/keyboard_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823580 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 keyboard_in_package " "Found design unit 2: keyboard_in_package" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/keyboard_in.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823580 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/keyboard_in.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618421823580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcu_main " "Elaborating entity \"calcu_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618421823609 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "solucion calcu_main.vhd(61) " "VHDL Signal Declaration warning at calcu_main.vhd(61): used implicit default value for signal \"solucion\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618421823610 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset calcu_main.vhd(97) " "VHDL Process Statement warning at calcu_main.vhd(97): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(133) " "VHDL Process Statement warning at calcu_main.vhd(133): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(148) " "VHDL Process Statement warning at calcu_main.vhd(148): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(150) " "VHDL Process Statement warning at calcu_main.vhd(150): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(151) " "VHDL Process Statement warning at calcu_main.vhd(151): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(156) " "VHDL Process Statement warning at calcu_main.vhd(156): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(179) " "VHDL Process Statement warning at calcu_main.vhd(179): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(181) " "VHDL Process Statement warning at calcu_main.vhd(181): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(194) " "VHDL Process Statement warning at calcu_main.vhd(194): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(196) " "VHDL Process Statement warning at calcu_main.vhd(196): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(197) " "VHDL Process Statement warning at calcu_main.vhd(197): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(202) " "VHDL Process Statement warning at calcu_main.vhd(202): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823612 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(225) " "VHDL Process Statement warning at calcu_main.vhd(225): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(227) " "VHDL Process Statement warning at calcu_main.vhd(227): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(229) " "VHDL Process Statement warning at calcu_main.vhd(229): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(240) " "VHDL Process Statement warning at calcu_main.vhd(240): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(243) " "VHDL Process Statement warning at calcu_main.vhd(243): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(244) " "VHDL Process Statement warning at calcu_main.vhd(244): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(271) " "VHDL Process Statement warning at calcu_main.vhd(271): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(273) " "VHDL Process Statement warning at calcu_main.vhd(273): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(275) " "VHDL Process Statement warning at calcu_main.vhd(275): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(279) " "VHDL Process Statement warning at calcu_main.vhd(279): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(289) " "VHDL Process Statement warning at calcu_main.vhd(289): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(290) " "VHDL Process Statement warning at calcu_main.vhd(290): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823613 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(326) " "VHDL Process Statement warning at calcu_main.vhd(326): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823614 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato1 calcu_main.vhd(104) " "VHDL Process Statement warning at calcu_main.vhd(104): inferring latch(es) for signal or variable \"dato1\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618421823614 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operador calcu_main.vhd(104) " "VHDL Process Statement warning at calcu_main.vhd(104): inferring latch(es) for signal or variable \"operador\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618421823615 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato2 calcu_main.vhd(104) " "VHDL Process Statement warning at calcu_main.vhd(104): inferring latch(es) for signal or variable \"dato2\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618421823615 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[0\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[1\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[2\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[3\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[4\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[5\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[6\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] calcu_main.vhd(104) " "Inferred latch for \"dato2\[7\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[0\] calcu_main.vhd(104) " "Inferred latch for \"operador\[0\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[1\] calcu_main.vhd(104) " "Inferred latch for \"operador\[1\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[2\] calcu_main.vhd(104) " "Inferred latch for \"operador\[2\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[3\] calcu_main.vhd(104) " "Inferred latch for \"operador\[3\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[4\] calcu_main.vhd(104) " "Inferred latch for \"operador\[4\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[5\] calcu_main.vhd(104) " "Inferred latch for \"operador\[5\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[6\] calcu_main.vhd(104) " "Inferred latch for \"operador\[6\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[7\] calcu_main.vhd(104) " "Inferred latch for \"operador\[7\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[0\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823617 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[1\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[2\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[3\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[4\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[5\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[6\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] calcu_main.vhd(104) " "Inferred latch for \"dato1\[7\]\" at calcu_main.vhd(104)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421823618 "|calcu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"lcd16x2_ctrl:DUT\"" {  } { { "calcu_main.vhd" "DUT" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618421823626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK10 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK10\"" {  } { { "calcu_main.vhd" "CLK10" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618421823629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618421823630 "|calcu_main|clk_div:CLK10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_in keyboard_in:KB " "Elaborating entity \"keyboard_in\" for hierarchy \"keyboard_in:KB\"" {  } { { "calcu_main.vhd" "KB" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618421823631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyToASCII keyboard_in:KB\|KeyToASCII:OUT1 " "Elaborating entity \"KeyToASCII\" for hierarchy \"keyboard_in:KB\|KeyToASCII:OUT1\"" {  } { { "keyboard_in.vhd" "OUT1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/keyboard_in.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618421823633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618421824312 "|calcu_main|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V1/calcu_main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618421824312 "|calcu_main|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618421824312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618421824376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618421825331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618421825331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618421825363 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618421825363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618421825363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618421825363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618421825375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 19:37:05 2021 " "Processing ended: Wed Apr 14 19:37:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618421825375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618421825375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618421825375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618421825375 ""}
