#! 
:ivl_version "13.0 (devel)" "(s20251012-33-ga7502173d-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2009.vpi";
S_000001df0e065e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001df0e065ff0 .scope module, "tb_pwb_multi_width" "tb_pwb_multi_width" 3 15;
 .timescale -9 -12;
L_000001df0e020630 .functor AND 1, L_000001df0e0d1250, L_000001df0e0d07b0, C4<1>, C4<1>;
L_000001df0e021190 .functor AND 1, L_000001df0e0d20b0, L_000001df0e0d2290, C4<1>, C4<1>;
L_000001df0e01f9f0 .functor AND 1, L_000001df0e0d1a70, v000001df0e0c3f60_0, C4<1>, C4<1>;
L_000001df0e01fa60 .functor AND 1, L_000001df0e020630, v000001df0e0c1e40_0, C4<1>, C4<1>;
L_000001df0e01fb40 .functor OR 1, L_000001df0e01f9f0, L_000001df0e01fa60, C4<0>, C4<0>;
L_000001df0e020780 .functor AND 1, L_000001df0e021190, v000001df0e0c4000_0, C4<1>, C4<1>;
L_000001df0e0202b0 .functor OR 1, L_000001df0e01fb40, L_000001df0e020780, C4<0>, C4<0>;
L_000001df0e020940 .functor AND 1, L_000001df0e0d2330, v000001df0e0c3380_0, C4<1>, C4<1>;
L_000001df0e020b70 .functor OR 1, L_000001df0e0202b0, L_000001df0e020940, C4<0>, C4<0>;
L_000001df0e1313d0 .functor AND 1, v000001df0e0c13a0_0, L_000001df0e0d1a70, C4<1>, C4<1>;
L_000001df0e130a30 .functor AND 1, v000001df0e0c1620_0, L_000001df0e0d1a70, C4<1>, C4<1>;
L_000001df0e130fe0 .functor AND 1, v000001df0e0c13a0_0, L_000001df0e020630, C4<1>, C4<1>;
L_000001df0e131440 .functor AND 1, v000001df0e0c1620_0, L_000001df0e020630, C4<1>, C4<1>;
L_000001df0e131520 .functor AND 1, v000001df0e0c13a0_0, L_000001df0e021190, C4<1>, C4<1>;
L_000001df0e1302c0 .functor AND 1, v000001df0e0c1620_0, L_000001df0e021190, C4<1>, C4<1>;
L_000001df0e1316e0 .functor AND 1, v000001df0e0c13a0_0, L_000001df0e0d2330, C4<1>, C4<1>;
L_000001df0e131910 .functor AND 1, v000001df0e0c1620_0, L_000001df0e0d2330, C4<1>, C4<1>;
L_000001df0e1318a0 .functor AND 1, L_000001df0e1340e0, v000001df0e0cfe50_0, C4<1>, C4<1>;
L_000001df0e131130 .functor OR 1, L_000001df0e020b70, L_000001df0e1318a0, C4<0>, C4<0>;
v000001df0e0cb080_0 .net *"_ivl_1", 7 0, L_000001df0e0d11b0;  1 drivers
v000001df0e0ca680_0 .net *"_ivl_10", 0 0, L_000001df0e0d1250;  1 drivers
v000001df0e0ca720_0 .net *"_ivl_101", 6 0, L_000001df0e133f00;  1 drivers
L_000001df0e0d47e8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001df0e0ca040_0 .net/2u *"_ivl_102", 6 0, L_000001df0e0d47e8;  1 drivers
v000001df0e0cb4e0_0 .net *"_ivl_106", 0 0, L_000001df0e1318a0;  1 drivers
L_000001df0e0d4830 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0cacc0_0 .net/2u *"_ivl_110", 23 0, L_000001df0e0d4830;  1 drivers
v000001df0e0ca0e0_0 .net *"_ivl_112", 31 0, L_000001df0e133640;  1 drivers
v000001df0e0ca7c0_0 .net *"_ivl_13", 0 0, L_000001df0e0d1b10;  1 drivers
v000001df0e0ca180_0 .net *"_ivl_15", 0 0, L_000001df0e0d07b0;  1 drivers
v000001df0e0ca220_0 .net *"_ivl_19", 7 0, L_000001df0e0d0850;  1 drivers
L_000001df0e0d4248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0ca860_0 .net/2u *"_ivl_2", 7 0, L_000001df0e0d4248;  1 drivers
L_000001df0e0d42d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001df0e0cab80_0 .net/2u *"_ivl_20", 7 0, L_000001df0e0d42d8;  1 drivers
v000001df0e0cad60_0 .net *"_ivl_22", 0 0, L_000001df0e0d20b0;  1 drivers
v000001df0e0caae0_0 .net *"_ivl_25", 0 0, L_000001df0e0d2290;  1 drivers
v000001df0e0cb620_0 .net *"_ivl_29", 7 0, L_000001df0e0d08f0;  1 drivers
L_000001df0e0d4320 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v000001df0e0caea0_0 .net/2u *"_ivl_30", 7 0, L_000001df0e0d4320;  1 drivers
v000001df0e0cb440_0 .net *"_ivl_34", 0 0, L_000001df0e01f9f0;  1 drivers
v000001df0e0cb260_0 .net *"_ivl_36", 0 0, L_000001df0e01fa60;  1 drivers
v000001df0e0cb300_0 .net *"_ivl_38", 0 0, L_000001df0e01fb40;  1 drivers
v000001df0e0ca900_0 .net *"_ivl_40", 0 0, L_000001df0e020780;  1 drivers
v000001df0e0caf40_0 .net *"_ivl_42", 0 0, L_000001df0e0202b0;  1 drivers
v000001df0e0cb580_0 .net *"_ivl_44", 0 0, L_000001df0e020940;  1 drivers
L_000001df0e0d4368 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0ca2c0_0 .net/2u *"_ivl_48", 23 0, L_000001df0e0d4368;  1 drivers
v000001df0e0cafe0_0 .net *"_ivl_50", 31 0, L_000001df0e0d1430;  1 drivers
L_000001df0e0d43b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0cb3a0_0 .net/2u *"_ivl_52", 15 0, L_000001df0e0d43b0;  1 drivers
v000001df0e0cb6c0_0 .net *"_ivl_54", 31 0, L_000001df0e0d0ad0;  1 drivers
L_000001df0e0d43f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0ca9a0_0 .net/2u *"_ivl_56", 7 0, L_000001df0e0d43f8;  1 drivers
v000001df0e0ca360_0 .net *"_ivl_58", 31 0, L_000001df0e0d12f0;  1 drivers
L_000001df0e0d4440 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v000001df0e0ca400_0 .net/2u *"_ivl_60", 31 0, L_000001df0e0d4440;  1 drivers
v000001df0e0ca4a0_0 .net *"_ivl_62", 31 0, L_000001df0e0d0a30;  1 drivers
v000001df0e0ca540_0 .net *"_ivl_64", 31 0, L_000001df0e0d0b70;  1 drivers
v000001df0e0caa40_0 .net *"_ivl_66", 31 0, L_000001df0e0d1390;  1 drivers
v000001df0e0d03f0_0 .net *"_ivl_7", 7 0, L_000001df0e0d2010;  1 drivers
L_000001df0e0d4290 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001df0e0d0fd0_0 .net/2u *"_ivl_8", 7 0, L_000001df0e0d4290;  1 drivers
v000001df0e0cfdb0_0 .var "clk", 0 0;
v000001df0e0d1c50_0 .var/i "fail_16", 31 0;
v000001df0e0d1d90_0 .var/i "fail_24", 31 0;
v000001df0e0d2150_0 .var/i "fail_32", 31 0;
v000001df0e0d0f30_0 .var/i "fail_8", 31 0;
v000001df0e0d1070_0 .var/i "fail_burst", 31 0;
v000001df0e0d19d0_0 .net "fifo_rx_almost_full", 0 0, L_000001df0e131210;  1 drivers
v000001df0e0d1bb0_0 .net "fifo_tx_almost_empty", 0 0, L_000001df0e1309c0;  1 drivers
v000001df0e0d14d0_0 .var/i "idx", 31 0;
v000001df0e0d0d50_0 .var/i "pass_16", 31 0;
v000001df0e0d1610_0 .var/i "pass_24", 31 0;
v000001df0e0d17f0_0 .var/i "pass_32", 31 0;
v000001df0e0d0350_0 .var/i "pass_8", 31 0;
v000001df0e0d1e30_0 .var/i "pass_burst", 31 0;
v000001df0e0cfe50_0 .var "ram_ack", 0 0;
v000001df0e0d23d0_0 .var "ram_dat_o", 7 0;
v000001df0e0d0490 .array "ram_mem", 511 0, 7 0;
v000001df0e0d1570_0 .var "rst", 0 0;
v000001df0e0d0e90_0 .net "sel_16", 0 0, L_000001df0e020630;  1 drivers
v000001df0e0d1ed0_0 .net "sel_24", 0 0, L_000001df0e021190;  1 drivers
v000001df0e0d1750_0 .net "sel_32", 0 0, L_000001df0e0d2330;  1 drivers
v000001df0e0d0c10_0 .net "sel_8", 0 0, L_000001df0e0d1a70;  1 drivers
v000001df0e0d1cf0_0 .net "sel_ram", 0 0, L_000001df0e1340e0;  1 drivers
v000001df0e0d0df0_0 .var "spi_cs_n", 0 0;
v000001df0e0d1930_0 .net "spi_miso", 0 0, L_000001df0e133e60;  1 drivers
v000001df0e0d0030_0 .var "spi_mosi", 0 0;
v000001df0e0cfc70_0 .var "spi_sclk", 0 0;
v000001df0e0d1f70_0 .net "wb_ack", 0 0, L_000001df0e020b70;  1 drivers
v000001df0e0cfef0_0 .net "wb_ack_16", 0 0, v000001df0e0c1e40_0;  1 drivers
v000001df0e0d0990_0 .net "wb_ack_24", 0 0, v000001df0e0c4000_0;  1 drivers
v000001df0e0d0cb0_0 .net "wb_ack_32", 0 0, v000001df0e0c3380_0;  1 drivers
v000001df0e0d21f0_0 .net "wb_ack_8", 0 0, v000001df0e0c3f60_0;  1 drivers
v000001df0e0cff90_0 .net "wb_ack_with_ram", 0 0, L_000001df0e131130;  1 drivers
v000001df0e0d0530_0 .net "wb_adr", 15 0, v000001df0e0c0fe0_0;  1 drivers
v000001df0e0d16b0_0 .net "wb_cyc", 0 0, v000001df0e0c13a0_0;  1 drivers
v000001df0e0d05d0_0 .net "wb_dat_16", 15 0, v000001df0e0c2980_0;  1 drivers
v000001df0e0d0670_0 .net "wb_dat_24", 23 0, v000001df0e0c3e20_0;  1 drivers
v000001df0e0d00d0_0 .net "wb_dat_32", 31 0, v000001df0e0c3d80_0;  1 drivers
v000001df0e0d0210_0 .net "wb_dat_8", 7 0, v000001df0e0c3b00_0;  1 drivers
v000001df0e0cfd10_0 .net "wb_dat_m2s", 31 0, v000001df0e0c2520_0;  1 drivers
v000001df0e0d0170_0 .net "wb_dat_s2m", 31 0, L_000001df0e0d3410;  1 drivers
v000001df0e0d02b0_0 .net "wb_dat_s2m_with_ram", 31 0, L_000001df0e134360;  1 drivers
v000001df0e0d1110_0 .net "wb_sel", 3 0, v000001df0e0c1580_0;  1 drivers
v000001df0e0d1890_0 .net "wb_stb", 0 0, v000001df0e0c1620_0;  1 drivers
v000001df0e0d0710_0 .net "wb_we", 0 0, v000001df0e0c1760_0;  1 drivers
L_000001df0e0d11b0 .part v000001df0e0c0fe0_0, 8, 8;
L_000001df0e0d1a70 .cmp/eq 8, L_000001df0e0d11b0, L_000001df0e0d4248;
L_000001df0e0d2010 .part v000001df0e0c0fe0_0, 8, 8;
L_000001df0e0d1250 .cmp/eq 8, L_000001df0e0d2010, L_000001df0e0d4290;
L_000001df0e0d1b10 .part v000001df0e0c0fe0_0, 7, 1;
L_000001df0e0d07b0 .reduce/nor L_000001df0e0d1b10;
L_000001df0e0d0850 .part v000001df0e0c0fe0_0, 8, 8;
L_000001df0e0d20b0 .cmp/eq 8, L_000001df0e0d0850, L_000001df0e0d42d8;
L_000001df0e0d2290 .part v000001df0e0c0fe0_0, 7, 1;
L_000001df0e0d08f0 .part v000001df0e0c0fe0_0, 8, 8;
L_000001df0e0d2330 .cmp/eq 8, L_000001df0e0d08f0, L_000001df0e0d4320;
L_000001df0e0d1430 .concat [ 8 24 0 0], v000001df0e0c3b00_0, L_000001df0e0d4368;
L_000001df0e0d0ad0 .concat [ 16 16 0 0], v000001df0e0c2980_0, L_000001df0e0d43b0;
L_000001df0e0d12f0 .concat [ 24 8 0 0], v000001df0e0c3e20_0, L_000001df0e0d43f8;
L_000001df0e0d0a30 .functor MUXZ 32, L_000001df0e0d4440, v000001df0e0c3d80_0, L_000001df0e0d2330, C4<>;
L_000001df0e0d0b70 .functor MUXZ 32, L_000001df0e0d0a30, L_000001df0e0d12f0, L_000001df0e021190, C4<>;
L_000001df0e0d1390 .functor MUXZ 32, L_000001df0e0d0b70, L_000001df0e0d0ad0, L_000001df0e020630, C4<>;
L_000001df0e0d3410 .functor MUXZ 32, L_000001df0e0d1390, L_000001df0e0d1430, L_000001df0e0d1a70, C4<>;
L_000001df0e133320 .part v000001df0e0c0fe0_0, 0, 4;
L_000001df0e133b40 .part v000001df0e0c2520_0, 0, 8;
L_000001df0e134860 .part v000001df0e0c0fe0_0, 0, 4;
L_000001df0e1322e0 .part v000001df0e0c2520_0, 0, 16;
L_000001df0e133fa0 .part v000001df0e0c0fe0_0, 0, 4;
L_000001df0e132ce0 .part v000001df0e0c2520_0, 0, 24;
L_000001df0e133000 .part v000001df0e0c0fe0_0, 0, 4;
L_000001df0e133f00 .part v000001df0e0c0fe0_0, 9, 7;
L_000001df0e1340e0 .cmp/eq 7, L_000001df0e133f00, L_000001df0e0d47e8;
L_000001df0e133640 .concat [ 8 24 0 0], v000001df0e0d23d0_0, L_000001df0e0d4830;
L_000001df0e134360 .functor MUXZ 32, L_000001df0e0d3410, L_000001df0e133640, L_000001df0e1340e0, C4<>;
S_000001df0df2b8e0 .scope task, "check_burst_read32" "check_burst_read32" 3 610, 3 610 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05af40_0 .var/i "ok", 31 0;
v000001df0e05b800_0 .var "rd0", 31 0;
v000001df0e059dc0_0 .var "rd1", 31 0;
v000001df0e05b6c0_0 .var "rd2", 31 0;
v000001df0e05b9e0_0 .var "rd3", 31 0;
v000001df0e05afe0_0 .var "start_addr", 15 0;
v000001df0e05b760_0 .var "wr0", 31 0;
v000001df0e05a360_0 .var "wr1", 31 0;
v000001df0e05aa40_0 .var "wr2", 31 0;
v000001df0e05b940_0 .var "wr3", 31 0;
TD_tb_pwb_multi_width.check_burst_read32 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001df0e05b760_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000001df0e05a360_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001df0e05aa40_0, 0, 32;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v000001df0e05b940_0, 0, 32;
    %load/vec4 v000001df0e05afe0_0;
    %store/vec4 v000001df0e0c8100_0, 0, 16;
    %load/vec4 v000001df0e05b760_0;
    %store/vec4 v000001df0e0c82e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_000001df0e0cd460;
    %join;
    %load/vec4 v000001df0e05afe0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001df0e0c8100_0, 0, 16;
    %load/vec4 v000001df0e05a360_0;
    %store/vec4 v000001df0e0c82e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_000001df0e0cd460;
    %join;
    %load/vec4 v000001df0e05afe0_0;
    %addi 2, 0, 16;
    %store/vec4 v000001df0e0c8100_0, 0, 16;
    %load/vec4 v000001df0e05aa40_0;
    %store/vec4 v000001df0e0c82e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_000001df0e0cd460;
    %join;
    %load/vec4 v000001df0e05afe0_0;
    %addi 3, 0, 16;
    %store/vec4 v000001df0e0c8100_0, 0, 16;
    %load/vec4 v000001df0e05b940_0;
    %store/vec4 v000001df0e0c82e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_000001df0e0cd460;
    %join;
    %load/vec4 v000001df0e05afe0_0;
    %store/vec4 v000001df0e0c7ca0_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001df0e0c3ce0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_read32, S_000001df0e0c4e00;
    %join;
    %load/vec4 v000001df0e0c3ec0_0;
    %store/vec4 v000001df0e05b800_0, 0, 32;
    %load/vec4 v000001df0e0c7e80_0;
    %store/vec4 v000001df0e059dc0_0, 0, 32;
    %load/vec4 v000001df0e0c9320_0;
    %store/vec4 v000001df0e05b6c0_0, 0, 32;
    %load/vec4 v000001df0e0c8880_0;
    %store/vec4 v000001df0e05b9e0_0, 0, 32;
    %load/vec4 v000001df0e05b800_0;
    %load/vec4 v000001df0e05b760_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v000001df0e059dc0_0;
    %load/vec4 v000001df0e05a360_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.1, 9;
    %load/vec4 v000001df0e05b6c0_0;
    %load/vec4 v000001df0e05aa40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000001df0e05b9e0_0;
    %load/vec4 v000001df0e05b940_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.0;
    %pad/u 32;
    %store/vec4 v000001df0e05af40_0, 0, 32;
    %load/vec4 v000001df0e05af40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.3, 4;
    %load/vec4 v000001df0e0d1e30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1e30_0, 0, 32;
    %vpi_call/w 3 632 "$display", "[PASS] Burst32 Read Addr 0x%04h: 0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e05afe0_0, v000001df0e05b800_0, v000001df0e059dc0_0, v000001df0e05b6c0_0, v000001df0e05b9e0_0 {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001df0e0d1070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1070_0, 0, 32;
    %vpi_call/w 3 636 "$display", "[FAIL] Burst32 Read Addr 0x%04h", v000001df0e05afe0_0 {0 0 0};
    %vpi_call/w 3 637 "$display", "       Expected: 0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e05b760_0, v000001df0e05a360_0, v000001df0e05aa40_0, v000001df0e05b940_0 {0 0 0};
    %vpi_call/w 3 638 "$display", "       Got:      0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e05b800_0, v000001df0e059dc0_0, v000001df0e05b6c0_0, v000001df0e05b9e0_0 {0 0 0};
T_0.4 ;
    %end;
S_000001df0df2ba70 .scope task, "check_burst_write_read32" "check_burst_write_read32" 3 582, 3 582 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05b260_0 .var/i "ok", 31 0;
v000001df0e05b120_0 .var "rd0", 31 0;
v000001df0e05b620_0 .var "rd1", 31 0;
v000001df0e05a860_0 .var "rd2", 31 0;
v000001df0e05ad60_0 .var "rd3", 31 0;
v000001df0e05b8a0_0 .var "start_addr", 15 0;
v000001df0e059e60_0 .var "val0", 31 0;
v000001df0e05ba80_0 .var "val1", 31 0;
v000001df0e05b080_0 .var "val2", 31 0;
v000001df0e05a400_0 .var "val3", 31 0;
TD_tb_pwb_multi_width.check_burst_write_read32 ;
    %load/vec4 v000001df0e05b8a0_0;
    %store/vec4 v000001df0e0c8c40_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001df0e0c7a20_0, 0, 16;
    %load/vec4 v000001df0e059e60_0;
    %store/vec4 v000001df0e0c9140_0, 0, 32;
    %load/vec4 v000001df0e05ba80_0;
    %store/vec4 v000001df0e0c8420_0, 0, 32;
    %load/vec4 v000001df0e05b080_0;
    %store/vec4 v000001df0e0c9780_0, 0, 32;
    %load/vec4 v000001df0e05a400_0;
    %store/vec4 v000001df0e0c9dc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_burst_write32, S_000001df0e0c4f90;
    %join;
    %load/vec4 v000001df0e05b8a0_0;
    %store/vec4 v000001df0e0c84c0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_000001df0e0cc7e0;
    %join;
    %load/vec4 v000001df0e0c87e0_0;
    %store/vec4 v000001df0e05b120_0, 0, 32;
    %load/vec4 v000001df0e05b8a0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001df0e0c84c0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_000001df0e0cc7e0;
    %join;
    %load/vec4 v000001df0e0c87e0_0;
    %store/vec4 v000001df0e05b620_0, 0, 32;
    %load/vec4 v000001df0e05b8a0_0;
    %addi 2, 0, 16;
    %store/vec4 v000001df0e0c84c0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_000001df0e0cc7e0;
    %join;
    %load/vec4 v000001df0e0c87e0_0;
    %store/vec4 v000001df0e05a860_0, 0, 32;
    %load/vec4 v000001df0e05b8a0_0;
    %addi 3, 0, 16;
    %store/vec4 v000001df0e0c84c0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_000001df0e0cc7e0;
    %join;
    %load/vec4 v000001df0e0c87e0_0;
    %store/vec4 v000001df0e05ad60_0, 0, 32;
    %load/vec4 v000001df0e05b120_0;
    %load/vec4 v000001df0e059e60_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_1.7, 6;
    %load/vec4 v000001df0e05b620_0;
    %load/vec4 v000001df0e05ba80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001df0e05a860_0;
    %load/vec4 v000001df0e05b080_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.5, 8;
    %load/vec4 v000001df0e05ad60_0;
    %load/vec4 v000001df0e05a400_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %pad/u 32;
    %store/vec4 v000001df0e05b260_0, 0, 32;
    %load/vec4 v000001df0e05b260_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001df0e0d1e30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1e30_0, 0, 32;
    %vpi_call/w 3 599 "$display", "[PASS] Burst32 Write Addr 0x%04h: 0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e05b8a0_0, v000001df0e059e60_0, v000001df0e05ba80_0, v000001df0e05b080_0, v000001df0e05a400_0 {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001df0e0d1070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1070_0, 0, 32;
    %vpi_call/w 3 603 "$display", "[FAIL] Burst32 Write Addr 0x%04h", v000001df0e05b8a0_0 {0 0 0};
    %vpi_call/w 3 604 "$display", "       Expected: 0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e059e60_0, v000001df0e05ba80_0, v000001df0e05b080_0, v000001df0e05a400_0 {0 0 0};
    %vpi_call/w 3 605 "$display", "       Got:      0x%08h 0x%08h 0x%08h 0x%08h", v000001df0e05b120_0, v000001df0e05b620_0, v000001df0e05a860_0, v000001df0e05ad60_0 {0 0 0};
T_1.9 ;
    %end;
S_000001df0df2bc00 .scope task, "check_large_burst8" "check_large_burst8" 3 703, 3 703 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e059f00_0 .var "count", 15 0;
v000001df0e05a9a0_0 .var/i "read_errors", 31 0;
TD_tb_pwb_multi_width.check_large_burst8 ;
    %vpi_call/w 3 707 "$display", "  Testing %0d-word burst (0x%04h words)...", v000001df0e059f00_0, v000001df0e059f00_0 {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000001df0e0c9500_0, 0, 16;
    %load/vec4 v000001df0e059f00_0;
    %store/vec4 v000001df0e0c9fa0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_write8_large, S_000001df0e0c47c0;
    %join;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000001df0e0c8600_0, 0, 16;
    %load/vec4 v000001df0e059f00_0;
    %store/vec4 v000001df0e0c9e60_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_read8_large, S_000001df0e0c52b0;
    %join;
    %load/vec4 v000001df0e0c86a0_0;
    %store/vec4 v000001df0e05a9a0_0, 0, 32;
    %load/vec4 v000001df0e05a9a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000001df0e0d1e30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1e30_0, 0, 32;
    %vpi_call/w 3 715 "$display", "[PASS] Large Burst8: %0d words written and verified correctly", v000001df0e059f00_0 {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001df0e0d1070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1070_0, 0, 32;
    %vpi_call/w 3 718 "$display", "[FAIL] Large Burst8: %0d words, %0d mismatches", v000001df0e059f00_0, v000001df0e05a9a0_0 {0 0 0};
T_2.11 ;
    %end;
S_000001df0df3db40 .scope task, "check_write_read16" "check_write_read16" 3 445, 3 445 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05b1c0_0 .var "addr", 15 0;
v000001df0e059fa0_0 .var "rd", 15 0;
v000001df0e05bb20_0 .var "value", 15 0;
TD_tb_pwb_multi_width.check_write_read16 ;
    %load/vec4 v000001df0e05b1c0_0;
    %store/vec4 v000001df0e0c9c80_0, 0, 16;
    %load/vec4 v000001df0e05bb20_0;
    %store/vec4 v000001df0e0c7980_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_write16, S_000001df0e0cb9d0;
    %join;
    %load/vec4 v000001df0e05b1c0_0;
    %store/vec4 v000001df0e0c8560_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read16, S_000001df0e0c5120;
    %join;
    %load/vec4 v000001df0e0c8060_0;
    %store/vec4 v000001df0e059fa0_0, 0, 16;
    %load/vec4 v000001df0e059fa0_0;
    %load/vec4 v000001df0e05bb20_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 6;
    %load/vec4 v000001df0e0d0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d0d50_0, 0, 32;
    %vpi_call/w 3 454 "$display", "[PASS] 16-bit Addr 0x%04h wrote 0x%04h read 0x%04h", v000001df0e05b1c0_0, v000001df0e05bb20_0, v000001df0e059fa0_0 {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000001df0e0d1c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1c50_0, 0, 32;
    %vpi_call/w 3 457 "$display", "[FAIL] 16-bit Addr 0x%04h wrote 0x%04h read 0x%04h", v000001df0e05b1c0_0, v000001df0e05bb20_0, v000001df0e059fa0_0 {0 0 0};
T_3.13 ;
    %end;
S_000001df0df3dcd0 .scope task, "check_write_read24" "check_write_read24" 3 462, 3 462 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05b300_0 .var "addr", 15 0;
v000001df0e059d20_0 .var "rd", 23 0;
v000001df0e05a040_0 .var "value", 23 0;
TD_tb_pwb_multi_width.check_write_read24 ;
    %load/vec4 v000001df0e05b300_0;
    %store/vec4 v000001df0e0c7c00_0, 0, 16;
    %load/vec4 v000001df0e05a040_0;
    %store/vec4 v000001df0e0c7d40_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_write24, S_000001df0e0cc1a0;
    %join;
    %load/vec4 v000001df0e05b300_0;
    %store/vec4 v000001df0e0c8a60_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read24, S_000001df0e0cc330;
    %join;
    %load/vec4 v000001df0e0c9820_0;
    %store/vec4 v000001df0e059d20_0, 0, 24;
    %load/vec4 v000001df0e059d20_0;
    %load/vec4 v000001df0e05a040_0;
    %cmp/e;
    %jmp/0xz  T_4.14, 6;
    %load/vec4 v000001df0e0d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1610_0, 0, 32;
    %vpi_call/w 3 471 "$display", "[PASS] 24-bit Addr 0x%04h wrote 0x%06h read 0x%06h", v000001df0e05b300_0, v000001df0e05a040_0, v000001df0e059d20_0 {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001df0e0d1d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d1d90_0, 0, 32;
    %vpi_call/w 3 474 "$display", "[FAIL] 24-bit Addr 0x%04h wrote 0x%06h read 0x%06h", v000001df0e05b300_0, v000001df0e05a040_0, v000001df0e059d20_0 {0 0 0};
T_4.15 ;
    %end;
S_000001df0df3de60 .scope task, "check_write_read32" "check_write_read32" 3 479, 3 479 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05ae00_0 .var "addr", 15 0;
v000001df0e05a540_0 .var "rd", 31 0;
v000001df0e05bbc0_0 .var "value", 31 0;
TD_tb_pwb_multi_width.check_write_read32 ;
    %load/vec4 v000001df0e05ae00_0;
    %store/vec4 v000001df0e0c8100_0, 0, 16;
    %load/vec4 v000001df0e05bbc0_0;
    %store/vec4 v000001df0e0c82e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_000001df0e0cd460;
    %join;
    %load/vec4 v000001df0e05ae00_0;
    %store/vec4 v000001df0e0c84c0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_000001df0e0cc7e0;
    %join;
    %load/vec4 v000001df0e0c87e0_0;
    %store/vec4 v000001df0e05a540_0, 0, 32;
    %load/vec4 v000001df0e05a540_0;
    %load/vec4 v000001df0e05bbc0_0;
    %cmp/e;
    %jmp/0xz  T_5.16, 6;
    %load/vec4 v000001df0e0d17f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d17f0_0, 0, 32;
    %vpi_call/w 3 488 "$display", "[PASS] 32-bit Addr 0x%04h wrote 0x%08h read 0x%08h", v000001df0e05ae00_0, v000001df0e05bbc0_0, v000001df0e05a540_0 {0 0 0};
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v000001df0e0d2150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d2150_0, 0, 32;
    %vpi_call/w 3 491 "$display", "[FAIL] 32-bit Addr 0x%04h wrote 0x%08h read 0x%08h", v000001df0e05ae00_0, v000001df0e05bbc0_0, v000001df0e05a540_0 {0 0 0};
T_5.17 ;
    %end;
S_000001df0dea6400 .scope task, "check_write_read8" "check_write_read8" 3 428, 3 428 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e05a5e0_0 .var "addr", 15 0;
v000001df0e05a0e0_0 .var "rd", 7 0;
v000001df0e05a2c0_0 .var "value", 7 0;
TD_tb_pwb_multi_width.check_write_read8 ;
    %load/vec4 v000001df0e05a5e0_0;
    %store/vec4 v000001df0e0ca5e0_0, 0, 16;
    %load/vec4 v000001df0e05a2c0_0;
    %store/vec4 v000001df0e0cac20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_write8, S_000001df0e0cbcf0;
    %join;
    %load/vec4 v000001df0e05a5e0_0;
    %store/vec4 v000001df0e0c8ba0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read8, S_000001df0e0cbe80;
    %join;
    %load/vec4 v000001df0e0c98c0_0;
    %store/vec4 v000001df0e05a0e0_0, 0, 8;
    %load/vec4 v000001df0e05a0e0_0;
    %load/vec4 v000001df0e05a2c0_0;
    %cmp/e;
    %jmp/0xz  T_6.18, 6;
    %load/vec4 v000001df0e0d0350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d0350_0, 0, 32;
    %vpi_call/w 3 437 "$display", "[PASS] 8-bit  Addr 0x%04h wrote 0x%02h read 0x%02h", v000001df0e05a5e0_0, v000001df0e05a2c0_0, v000001df0e05a0e0_0 {0 0 0};
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v000001df0e0d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d0f30_0, 0, 32;
    %vpi_call/w 3 440 "$display", "[FAIL] 8-bit  Addr 0x%04h wrote 0x%02h read 0x%02h", v000001df0e05a5e0_0, v000001df0e05a2c0_0, v000001df0e05a0e0_0 {0 0 0};
T_6.19 ;
    %end;
S_000001df0dea6590 .scope module, "dut_bridge" "pwb_spi_wb_bridge" 3 74, 4 34 0, S_000001df0e065ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "spi_sclk";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "spi_miso";
    .port_info 5 /INPUT 1 "spi_cs_n";
    .port_info 6 /OUTPUT 16 "wb_adr_o";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /INPUT 32 "wb_dat_i";
    .port_info 9 /OUTPUT 4 "wb_sel_o";
    .port_info 10 /OUTPUT 1 "wb_we_o";
    .port_info 11 /OUTPUT 1 "wb_cyc_o";
    .port_info 12 /OUTPUT 1 "wb_stb_o";
    .port_info 13 /INPUT 1 "wb_ack_i";
    .port_info 14 /OUTPUT 1 "fifo_rx_almost_full";
    .port_info 15 /OUTPUT 1 "fifo_tx_almost_empty";
P_000001df0e0bb220 .param/l "ALMOST_EMPTY_THRESHOLD" 0 4 37, +C4<00000000000000000000000000000100>;
P_000001df0e0bb258 .param/l "ALMOST_FULL_THRESHOLD" 0 4 36, +C4<00000000000000000000000000000100>;
P_000001df0e0bb290 .param/l "CMD_BURST_BIT" 1 4 69, +C4<00000000000000000000000000000011>;
P_000001df0e0bb2c8 .param/l "CMD_RW_BIT" 1 4 66, +C4<00000000000000000000000000000000>;
P_000001df0e0bb300 .param/l "CMD_WIDTH_LSB" 1 4 67, +C4<00000000000000000000000000000001>;
P_000001df0e0bb338 .param/l "CMD_WIDTH_MSB" 1 4 68, +C4<00000000000000000000000000000010>;
P_000001df0e0bb370 .param/l "FIFO_ADDR_WIDTH" 1 4 131, +C4<00000000000000000000000000000110>;
P_000001df0e0bb3a8 .param/l "FIFO_DEPTH" 0 4 35, +C4<00000000000000000000000001000000>;
P_000001df0e0bb3e0 .param/l "RX_DRAIN_DONE" 1 4 211, C4<11>;
P_000001df0e0bb418 .param/l "RX_DRAIN_IDLE" 1 4 208, C4<00>;
P_000001df0e0bb450 .param/l "RX_DRAIN_WB_START" 1 4 209, C4<01>;
P_000001df0e0bb488 .param/l "RX_DRAIN_WB_WAIT" 1 4 210, C4<10>;
P_000001df0e0bb4c0 .param/l "TX_PREFETCH_IDLE" 1 4 220, C4<00>;
P_000001df0e0bb4f8 .param/l "TX_PREFETCH_PUSH" 1 4 223, C4<11>;
P_000001df0e0bb530 .param/l "TX_PREFETCH_WB_START" 1 4 221, C4<01>;
P_000001df0e0bb568 .param/l "TX_PREFETCH_WB_WAIT" 1 4 222, C4<10>;
P_000001df0e0bb5a0 .param/l "WB_BURST_READ_PREFETCH" 1 4 506, C4<011>;
P_000001df0e0bb5d8 .param/l "WB_BURST_WRITE_DRAIN" 1 4 507, C4<100>;
P_000001df0e0bb610 .param/l "WB_DONE" 1 4 505, C4<010>;
P_000001df0e0bb648 .param/l "WB_IDLE" 1 4 503, C4<000>;
P_000001df0e0bb680 .param/l "WB_WAIT_ACK" 1 4 504, C4<001>;
P_000001df0e0bb6b8 .param/l "WIDTH_16" 1 4 72, C4<01>;
P_000001df0e0bb6f0 .param/l "WIDTH_24" 1 4 73, C4<10>;
P_000001df0e0bb728 .param/l "WIDTH_32" 1 4 74, C4<11>;
P_000001df0e0bb760 .param/l "WIDTH_8" 1 4 71, C4<00>;
L_000001df0e020160 .functor AND 1, v000001df0e0c0d60_0, L_000001df0e0d2970, C4<1>, C4<1>;
L_000001df0e020320 .functor AND 1, L_000001df0e0d2ab0, v000001df0e0c0400_0, C4<1>, C4<1>;
L_000001df0e0208d0 .functor NOT 1, v000001df0e0d1570_0, C4<0>, C4<0>, C4<0>;
L_000001df0e131210 .functor BUFZ 1, L_000001df0e0d2bf0, C4<0>, C4<0>, C4<0>;
L_000001df0e1309c0 .functor BUFZ 1, L_000001df0e0d26f0, C4<0>, C4<0>, C4<0>;
L_000001df0e131590 .functor AND 1, v000001df0e0bfc10_0, v000001df0e0bfcb0_0, C4<1>, C4<1>;
L_000001df0e130e20 .functor AND 1, v000001df0e0bfc10_0, v000001df0e0bfcb0_0, C4<1>, C4<1>;
v000001df0e0bf210_0 .net *"_ivl_17", 0 0, L_000001df0e134040;  1 drivers
o000001df0e068c78 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v000001df0e0bfad0_0 name=_ivl_18
v000001df0e0bf030_0 .net *"_ivl_23", 0 0, L_000001df0e131590;  1 drivers
v000001df0e0bdff0_0 .net *"_ivl_27", 0 0, L_000001df0e130e20;  1 drivers
v000001df0e0bf530_0 .net *"_ivl_3", 0 0, L_000001df0e0d2970;  1 drivers
v000001df0e0bf8f0_0 .net *"_ivl_7", 0 0, L_000001df0e0d2ab0;  1 drivers
v000001df0e0beb30_0 .var "addr", 15 0;
v000001df0e0be8b0_0 .var "addr_high", 7 0;
v000001df0e0be270_0 .var "addr_low", 7 0;
v000001df0e0bf490_0 .var "bit_count", 5 0;
v000001df0e0bed10_0 .var "burst_count", 15 0;
v000001df0e0bea90_0 .var "burst_word_done", 0 0;
v000001df0e0bedb0_0 .var "byte_count", 2 0;
v000001df0e0be3b0_0 .var "byte_shift", 7 0;
v000001df0e0bf2b0_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  1 drivers
v000001df0e0bf350_0 .var "cmd", 7 0;
v000001df0e0bfa30_0 .var "count_byte_num", 0 0;
v000001df0e0bee50_0 .var "count_high", 7 0;
v000001df0e0be450_0 .var "data_in", 31 0;
v000001df0e0be090_0 .var "data_shift", 31 0;
v000001df0e0be130_0 .var "data_width", 1 0;
v000001df0e0bf0d0_0 .net "fifo_rst_n", 0 0, L_000001df0e0208d0;  1 drivers
v000001df0e0bf990_0 .net "fifo_rx_almost_full", 0 0, L_000001df0e131210;  alias, 1 drivers
v000001df0e0bf170_0 .net "fifo_tx_almost_empty", 0 0, L_000001df0e1309c0;  alias, 1 drivers
v000001df0e0be6d0_0 .var "first_bit_sent", 0 0;
v000001df0e0bfb70_0 .var "in_count_phase", 0 0;
v000001df0e0be4f0_0 .var "in_data_phase", 0 0;
v000001df0e0bfc10_0 .var "is_burst", 0 0;
v000001df0e0bfcb0_0 .var "is_read", 0 0;
v000001df0e0bf3f0_0 .var "read_data", 31 0;
v000001df0e0bfd50_0 .var "read_data_valid", 0 0;
v000001df0e0bf5d0_0 .net "rst", 0 0, v000001df0e0d1570_0;  1 drivers
v000001df0e0be630_0 .var "rx_drain_active", 0 0;
v000001df0e0beef0_0 .var "rx_drain_addr", 15 0;
v000001df0e0bf670_0 .var "rx_drain_count", 15 0;
v000001df0e0bfdf0_0 .var "rx_drain_state", 1 0;
v000001df0e0bf710_0 .var "rx_drain_width", 1 0;
v000001df0e0be1d0_0 .net "rx_fifo_almost_empty", 0 0, L_000001df0e0d2dd0;  1 drivers
v000001df0e0be310_0 .net "rx_fifo_almost_full", 0 0, L_000001df0e0d2bf0;  1 drivers
v000001df0e0be770_0 .net "rx_fifo_empty", 0 0, L_000001df0e0d3690;  1 drivers
v000001df0e0be810_0 .net "rx_fifo_full", 0 0, L_000001df0e021200;  1 drivers
v000001df0e0be950_0 .net "rx_fifo_rd_data", 31 0, L_000001df0e0215f0;  1 drivers
v000001df0e0be9f0_0 .var "rx_fifo_rd_ready", 0 0;
v000001df0e0c1f80_0 .net "rx_fifo_rd_valid", 0 0, v000001df0e0bbaf0_0;  1 drivers
v000001df0e0c2160_0 .var "rx_fifo_wr_data", 31 0;
v000001df0e0c0a40_0 .net "rx_fifo_wr_ready", 0 0, L_000001df0e0d35f0;  1 drivers
v000001df0e0c1300_0 .var "rx_fifo_wr_valid", 0 0;
v000001df0e0c2020_0 .net "spi_cs_active", 0 0, L_000001df0e0d2b50;  1 drivers
v000001df0e0c16c0_0 .net "spi_cs_n", 0 0, v000001df0e0d0df0_0;  1 drivers
v000001df0e0c1da0_0 .var "spi_cs_n_d1", 0 0;
v000001df0e0c1440_0 .var "spi_cs_n_d2", 0 0;
v000001df0e0c1bc0_0 .var "spi_cs_n_d3", 0 0;
v000001df0e0c23e0_0 .net "spi_miso", 0 0, L_000001df0e133e60;  alias, 1 drivers
v000001df0e0c2200_0 .net "spi_mosi", 0 0, v000001df0e0d0030_0;  1 drivers
v000001df0e0c11c0_0 .var "spi_mosi_d1", 0 0;
v000001df0e0c1080_0 .var "spi_mosi_d2", 0 0;
v000001df0e0c09a0_0 .net "spi_sclk", 0 0, v000001df0e0cfc70_0;  1 drivers
v000001df0e0c1b20_0 .var "spi_sclk_d1", 0 0;
v000001df0e0c0d60_0 .var "spi_sclk_d2", 0 0;
v000001df0e0c0400_0 .var "spi_sclk_d3", 0 0;
v000001df0e0c04a0_0 .net "spi_sclk_negedge", 0 0, L_000001df0e020320;  1 drivers
v000001df0e0c14e0_0 .net "spi_sclk_posedge", 0 0, L_000001df0e020160;  1 drivers
v000001df0e0c0ae0_0 .var "start_read", 0 0;
v000001df0e0c1ee0_0 .var "transaction_complete", 0 0;
v000001df0e0c02c0_0 .var "tx_active", 0 0;
v000001df0e0c0b80_0 .var "tx_bit_count", 5 0;
v000001df0e0c22a0_0 .net "tx_data_available", 0 0, L_000001df0e1331e0;  1 drivers
v000001df0e0c0360_0 .var "tx_data_loaded", 0 0;
v000001df0e0c0f40_0 .net "tx_data_source", 31 0, L_000001df0e132f60;  1 drivers
v000001df0e0c0540_0 .net "tx_fifo_almost_empty", 0 0, L_000001df0e0d26f0;  1 drivers
v000001df0e0c0720_0 .net "tx_fifo_almost_full", 0 0, L_000001df0e0d3af0;  1 drivers
v000001df0e0c1c60_0 .net "tx_fifo_empty", 0 0, L_000001df0e0d28d0;  1 drivers
v000001df0e0c0cc0_0 .net "tx_fifo_full", 0 0, L_000001df0e021580;  1 drivers
v000001df0e0c05e0_0 .net "tx_fifo_rd_data", 31 0, v000001df0e0bc310_0;  1 drivers
v000001df0e0c18a0_0 .var "tx_fifo_rd_ready", 0 0;
v000001df0e0c2340_0 .net "tx_fifo_rd_valid", 0 0, v000001df0e0bc6d0_0;  1 drivers
v000001df0e0c0220_0 .var "tx_fifo_wr_data", 31 0;
v000001df0e0c1a80_0 .net "tx_fifo_wr_ready", 0 0, L_000001df0e0d3a50;  1 drivers
v000001df0e0c25c0_0 .var "tx_fifo_wr_valid", 0 0;
v000001df0e0c0680_0 .var "tx_prefetch_active", 0 0;
v000001df0e0c20c0_0 .var "tx_prefetch_addr", 15 0;
v000001df0e0c2700_0 .var "tx_prefetch_count", 15 0;
v000001df0e0c1120_0 .var "tx_prefetch_done", 0 0;
v000001df0e0c1260_0 .var "tx_prefetch_state", 1 0;
v000001df0e0c07c0_0 .var "tx_prefetch_width", 1 0;
v000001df0e0c2480_0 .var "tx_shift", 31 0;
v000001df0e0c0e00_0 .var "tx_word_done", 0 0;
v000001df0e0c0c20_0 .net "wb_ack_i", 0 0, L_000001df0e131130;  alias, 1 drivers
v000001df0e0c0fe0_0 .var "wb_adr_o", 15 0;
v000001df0e0c13a0_0 .var "wb_cyc_o", 0 0;
v000001df0e0c0860_0 .net "wb_dat_i", 31 0, L_000001df0e134360;  alias, 1 drivers
v000001df0e0c2520_0 .var "wb_dat_o", 31 0;
v000001df0e0c0ea0_0 .var "wb_done_pulse", 0 0;
v000001df0e0c1580_0 .var "wb_sel_o", 3 0;
v000001df0e0c19e0_0 .var "wb_state", 2 0;
v000001df0e0c1620_0 .var "wb_stb_o", 0 0;
v000001df0e0c1760_0 .var "wb_we_o", 0 0;
v000001df0e0c27a0_0 .var "word_counter", 15 0;
E_000001df0e03ded0 .event posedge, v000001df0e0bf5d0_0, v000001df0e02f580_0;
L_000001df0e0d2b50 .reduce/nor v000001df0e0c1440_0;
L_000001df0e0d2970 .reduce/nor v000001df0e0c0400_0;
L_000001df0e0d2ab0 .reduce/nor v000001df0e0c0d60_0;
L_000001df0e134040 .part v000001df0e0c2480_0, 31, 1;
L_000001df0e133e60 .functor MUXZ 1, o000001df0e068c78, L_000001df0e134040, L_000001df0e0d2b50, C4<>;
L_000001df0e132f60 .functor MUXZ 32, v000001df0e0bf3f0_0, v000001df0e0bc310_0, L_000001df0e131590, C4<>;
L_000001df0e1331e0 .functor MUXZ 1, v000001df0e0bfd50_0, v000001df0e0bc6d0_0, L_000001df0e130e20, C4<>;
S_000001df0df311e0 .scope function.vec4.s4, "get_byte_sel" "get_byte_sel" 4 514, 4 514 0, S_000001df0dea6590;
 .timescale 0 0;
; Variable get_byte_sel is vec4 return value of scope S_000001df0df311e0
v000001df0e05a680_0 .var "width", 1 0;
TD_tb_pwb_multi_width.dut_bridge.get_byte_sel ;
    %load/vec4 v000001df0e05a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %end;
S_000001df0df31370 .scope function.vec4.s6, "get_data_bits" "get_data_bits" 4 258, 4 258 0, S_000001df0dea6590;
 .timescale 0 0;
; Variable get_data_bits is vec4 return value of scope S_000001df0df31370
v000001df0e05a7c0_0 .var "width", 1 0;
TD_tb_pwb_multi_width.dut_bridge.get_data_bits ;
    %load/vec4 v000001df0e05a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %pushi/vec4 8, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 8, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 16, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 24, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 32, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %end;
S_000001df0df31500 .scope module, "rx_fifo" "fifo_sync" 4 162, 5 26 0, S_000001df0dea6590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "wr_data";
    .port_info 3 /INPUT 1 "wr_valid";
    .port_info 4 /OUTPUT 1 "wr_ready";
    .port_info 5 /OUTPUT 32 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /INPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "almost_full";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 7 "count";
P_000001df0e0bb7a0 .param/l "ADDR_WIDTH" 0 5 31, +C4<00000000000000000000000000000110>;
P_000001df0e0bb7d8 .param/l "ALMOST_EMPTY_THRESHOLD" 0 5 30, +C4<00000000000000000000000000000100>;
P_000001df0e0bb810 .param/l "ALMOST_FULL_THRESHOLD" 0 5 29, +C4<00000000000000000000000000000100>;
P_000001df0e0bb848 .param/l "DATA_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
P_000001df0e0bb880 .param/l "DEPTH" 0 5 28, +C4<00000000000000000000000001000000>;
L_000001df0e021040 .functor XOR 1, L_000001df0e0d3230, L_000001df0e0d3190, C4<0>, C4<0>;
L_000001df0e021200 .functor AND 1, L_000001df0e0d2fb0, L_000001df0e021040, C4<1>, C4<1>;
L_000001df0e020a20 .functor BUFZ 7, L_000001df0e0d2f10, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001df0e021350 .functor AND 1, v000001df0e0c1300_0, L_000001df0e0d35f0, C4<1>, C4<1>;
L_000001df0e0215f0 .functor BUFZ 32, v000001df0e0bcf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001df0e0212e0 .functor AND 1, v000001df0e0be9f0_0, v000001df0e0bbaf0_0, C4<1>, C4<1>;
L_000001df0e021510 .functor OR 1, L_000001df0e0d3870, L_000001df0e0212e0, C4<0>, C4<0>;
L_000001df0e0213c0 .functor AND 1, L_000001df0e0d32d0, L_000001df0e021510, C4<1>, C4<1>;
L_000001df0e0d4488 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df0e05a900_0 .net/2u *"_ivl_0", 6 0, L_000001df0e0d4488;  1 drivers
v000001df0e05aae0_0 .net *"_ivl_13", 5 0, L_000001df0e0d3730;  1 drivers
v000001df0e05ab80_0 .net *"_ivl_15", 5 0, L_000001df0e0d3550;  1 drivers
v000001df0e05ac20_0 .net *"_ivl_16", 0 0, L_000001df0e0d2fb0;  1 drivers
v000001df0e02fb20_0 .net *"_ivl_19", 0 0, L_000001df0e0d3230;  1 drivers
v000001df0e030480_0 .net *"_ivl_21", 0 0, L_000001df0e0d3190;  1 drivers
v000001df0e030520_0 .net *"_ivl_22", 0 0, L_000001df0e021040;  1 drivers
v000001df0e02fbc0_0 .net *"_ivl_26", 31 0, L_000001df0e0d37d0;  1 drivers
L_000001df0e0d4518 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e02ff80_0 .net *"_ivl_29", 24 0, L_000001df0e0d4518;  1 drivers
L_000001df0e0d4560 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001df0e0305c0_0 .net/2u *"_ivl_30", 31 0, L_000001df0e0d4560;  1 drivers
v000001df0e02ea40_0 .net *"_ivl_34", 31 0, L_000001df0e0d3050;  1 drivers
L_000001df0e0d45a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e02ecc0_0 .net *"_ivl_37", 24 0, L_000001df0e0d45a8;  1 drivers
L_000001df0e0d45f0 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v000001df0e02ef40_0 .net/2u *"_ivl_38", 31 0, L_000001df0e0d45f0;  1 drivers
L_000001df0e0d44d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df0e02ed60_0 .net/2u *"_ivl_4", 6 0, L_000001df0e0d44d0;  1 drivers
v000001df0e02fd00_0 .net *"_ivl_55", 0 0, L_000001df0e0d32d0;  1 drivers
v000001df0e030160_0 .net *"_ivl_57", 0 0, L_000001df0e0d3870;  1 drivers
v000001df0e02fc60_0 .net *"_ivl_59", 0 0, L_000001df0e021510;  1 drivers
v000001df0e02f300_0 .net "almost_empty", 0 0, L_000001df0e0d2dd0;  alias, 1 drivers
v000001df0e02f440_0 .net "almost_full", 0 0, L_000001df0e0d2bf0;  alias, 1 drivers
v000001df0e02f580_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e02f760_0 .net "count", 6 0, L_000001df0e020a20;  1 drivers
v000001df0e02fe40_0 .net "empty", 0 0, L_000001df0e0d3690;  alias, 1 drivers
v000001df0e013de0_0 .net "fifo_count", 6 0, L_000001df0e0d2f10;  1 drivers
v000001df0e012580_0 .net "full", 0 0, L_000001df0e021200;  alias, 1 drivers
v000001df0e012620 .array "memory", 63 0, 31 0;
v000001df0e0bd210_0 .net "rd_data", 31 0, L_000001df0e0215f0;  alias, 1 drivers
v000001df0e0bcf90_0 .var "rd_data_reg", 31 0;
v000001df0e0bbc30_0 .net "rd_enable", 0 0, L_000001df0e0212e0;  1 drivers
v000001df0e0bd7b0_0 .net "rd_fetch", 0 0, L_000001df0e0213c0;  1 drivers
v000001df0e0bd170_0 .var "rd_ptr", 6 0;
v000001df0e0bbe10_0 .net "rd_ptr_next", 6 0, L_000001df0e0d39b0;  1 drivers
v000001df0e0bc590_0 .net "rd_ready", 0 0, v000001df0e0be9f0_0;  1 drivers
v000001df0e0bd5d0_0 .net "rd_valid", 0 0, v000001df0e0bbaf0_0;  alias, 1 drivers
v000001df0e0bbaf0_0 .var "rd_valid_reg", 0 0;
v000001df0e0bbeb0_0 .net "rst_n", 0 0, L_000001df0e0208d0;  alias, 1 drivers
v000001df0e0bd2b0_0 .net "wr_data", 31 0, v000001df0e0c2160_0;  1 drivers
v000001df0e0bca90_0 .net "wr_enable", 0 0, L_000001df0e021350;  1 drivers
v000001df0e0bd350_0 .var "wr_ptr", 6 0;
v000001df0e0bb910_0 .net "wr_ptr_next", 6 0, L_000001df0e0d34b0;  1 drivers
v000001df0e0bcc70_0 .net "wr_ready", 0 0, L_000001df0e0d35f0;  alias, 1 drivers
v000001df0e0bd530_0 .net "wr_valid", 0 0, v000001df0e0c1300_0;  1 drivers
E_000001df0e03e6d0/0 .event negedge, v000001df0e0bbeb0_0;
E_000001df0e03e6d0/1 .event posedge, v000001df0e02f580_0;
E_000001df0e03e6d0 .event/or E_000001df0e03e6d0/0, E_000001df0e03e6d0/1;
E_000001df0e03e790 .event posedge, v000001df0e02f580_0;
L_000001df0e0d34b0 .arith/sum 7, v000001df0e0bd350_0, L_000001df0e0d4488;
L_000001df0e0d39b0 .arith/sum 7, v000001df0e0bd170_0, L_000001df0e0d44d0;
L_000001df0e0d2f10 .arith/sub 7, v000001df0e0bd350_0, v000001df0e0bd170_0;
L_000001df0e0d3690 .cmp/eq 7, v000001df0e0bd350_0, v000001df0e0bd170_0;
L_000001df0e0d3730 .part v000001df0e0bd350_0, 0, 6;
L_000001df0e0d3550 .part v000001df0e0bd170_0, 0, 6;
L_000001df0e0d2fb0 .cmp/eq 6, L_000001df0e0d3730, L_000001df0e0d3550;
L_000001df0e0d3230 .part v000001df0e0bd350_0, 6, 1;
L_000001df0e0d3190 .part v000001df0e0bd170_0, 6, 1;
L_000001df0e0d37d0 .concat [ 7 25 0 0], L_000001df0e0d2f10, L_000001df0e0d4518;
L_000001df0e0d2dd0 .cmp/ge 32, L_000001df0e0d4560, L_000001df0e0d37d0;
L_000001df0e0d3050 .concat [ 7 25 0 0], L_000001df0e0d2f10, L_000001df0e0d45a8;
L_000001df0e0d2bf0 .cmp/ge 32, L_000001df0e0d3050, L_000001df0e0d45f0;
L_000001df0e0d35f0 .reduce/nor L_000001df0e021200;
L_000001df0e0d32d0 .reduce/nor L_000001df0e0d3690;
L_000001df0e0d3870 .reduce/nor v000001df0e0bbaf0_0;
S_000001df0e0bdae0 .scope module, "tx_fifo" "fifo_sync" 4 184, 5 26 0, S_000001df0dea6590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "wr_data";
    .port_info 3 /INPUT 1 "wr_valid";
    .port_info 4 /OUTPUT 1 "wr_ready";
    .port_info 5 /OUTPUT 32 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /INPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "almost_full";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 7 "count";
P_000001df0e0bdc70 .param/l "ADDR_WIDTH" 0 5 31, +C4<00000000000000000000000000000110>;
P_000001df0e0bdca8 .param/l "ALMOST_EMPTY_THRESHOLD" 0 5 30, +C4<00000000000000000000000000000100>;
P_000001df0e0bdce0 .param/l "ALMOST_FULL_THRESHOLD" 0 5 29, +C4<00000000000000000000000000000100>;
P_000001df0e0bdd18 .param/l "DATA_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
P_000001df0e0bdd50 .param/l "DEPTH" 0 5 28, +C4<00000000000000000000000001000000>;
L_000001df0e021430 .functor XOR 1, L_000001df0e0d2650, L_000001df0e0d3370, C4<0>, C4<0>;
L_000001df0e021580 .functor AND 1, L_000001df0e0d2d30, L_000001df0e021430, C4<1>, C4<1>;
L_000001df0df9e120 .functor BUFZ 7, L_000001df0e0d30f0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001df0df9e350 .functor AND 1, v000001df0e0c25c0_0, L_000001df0e0d3a50, C4<1>, C4<1>;
L_000001df0df34b70 .functor AND 1, v000001df0e0c18a0_0, v000001df0e0bc6d0_0, C4<1>, C4<1>;
L_000001df0e131670 .functor OR 1, L_000001df0e0d2510, L_000001df0df34b70, C4<0>, C4<0>;
L_000001df0e1310c0 .functor AND 1, L_000001df0e0d2470, L_000001df0e131670, C4<1>, C4<1>;
L_000001df0e0d4638 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df0e0bcd10_0 .net/2u *"_ivl_0", 6 0, L_000001df0e0d4638;  1 drivers
v000001df0e0bc270_0 .net *"_ivl_13", 5 0, L_000001df0e0d2c90;  1 drivers
v000001df0e0bd3f0_0 .net *"_ivl_15", 5 0, L_000001df0e0d25b0;  1 drivers
v000001df0e0bc130_0 .net *"_ivl_16", 0 0, L_000001df0e0d2d30;  1 drivers
v000001df0e0bc4f0_0 .net *"_ivl_19", 0 0, L_000001df0e0d2650;  1 drivers
v000001df0e0bc630_0 .net *"_ivl_21", 0 0, L_000001df0e0d3370;  1 drivers
v000001df0e0bc950_0 .net *"_ivl_22", 0 0, L_000001df0e021430;  1 drivers
v000001df0e0bc8b0_0 .net *"_ivl_26", 31 0, L_000001df0e0d2e70;  1 drivers
L_000001df0e0d46c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0bd490_0 .net *"_ivl_29", 24 0, L_000001df0e0d46c8;  1 drivers
L_000001df0e0d4710 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001df0e0bc9f0_0 .net/2u *"_ivl_30", 31 0, L_000001df0e0d4710;  1 drivers
v000001df0e0bba50_0 .net *"_ivl_34", 31 0, L_000001df0e0d2790;  1 drivers
L_000001df0e0d4758 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df0e0bcdb0_0 .net *"_ivl_37", 24 0, L_000001df0e0d4758;  1 drivers
L_000001df0e0d47a0 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v000001df0e0bb9b0_0 .net/2u *"_ivl_38", 31 0, L_000001df0e0d47a0;  1 drivers
L_000001df0e0d4680 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df0e0bcbd0_0 .net/2u *"_ivl_4", 6 0, L_000001df0e0d4680;  1 drivers
v000001df0e0bbb90_0 .net *"_ivl_55", 0 0, L_000001df0e0d2470;  1 drivers
v000001df0e0bd670_0 .net *"_ivl_57", 0 0, L_000001df0e0d2510;  1 drivers
v000001df0e0bcb30_0 .net *"_ivl_59", 0 0, L_000001df0e131670;  1 drivers
v000001df0e0bc770_0 .net "almost_empty", 0 0, L_000001df0e0d26f0;  alias, 1 drivers
v000001df0e0bbcd0_0 .net "almost_full", 0 0, L_000001df0e0d3af0;  alias, 1 drivers
v000001df0e0bbd70_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e0bc1d0_0 .net "count", 6 0, L_000001df0df9e120;  1 drivers
v000001df0e0bc810_0 .net "empty", 0 0, L_000001df0e0d28d0;  alias, 1 drivers
v000001df0e0bce50_0 .net "fifo_count", 6 0, L_000001df0e0d30f0;  1 drivers
v000001df0e0bcef0_0 .net "full", 0 0, L_000001df0e021580;  alias, 1 drivers
v000001df0e0bd030 .array "memory", 63 0, 31 0;
v000001df0e0bd0d0_0 .net "rd_data", 31 0, v000001df0e0bc310_0;  alias, 1 drivers
v000001df0e0bc310_0 .var "rd_data_reg", 31 0;
v000001df0e0bd710_0 .net "rd_enable", 0 0, L_000001df0df34b70;  1 drivers
v000001df0e0bbf50_0 .net "rd_fetch", 0 0, L_000001df0e1310c0;  1 drivers
v000001df0e0bbff0_0 .var "rd_ptr", 6 0;
v000001df0e0bc090_0 .net "rd_ptr_next", 6 0, L_000001df0e0d2830;  1 drivers
v000001df0e0bc3b0_0 .net "rd_ready", 0 0, v000001df0e0c18a0_0;  1 drivers
v000001df0e0bc450_0 .net "rd_valid", 0 0, v000001df0e0bc6d0_0;  alias, 1 drivers
v000001df0e0bc6d0_0 .var "rd_valid_reg", 0 0;
v000001df0e0bfe90_0 .net "rst_n", 0 0, L_000001df0e0208d0;  alias, 1 drivers
v000001df0e0bebd0_0 .net "wr_data", 31 0, v000001df0e0c0220_0;  1 drivers
v000001df0e0bf7b0_0 .net "wr_enable", 0 0, L_000001df0df9e350;  1 drivers
v000001df0e0be590_0 .var "wr_ptr", 6 0;
v000001df0e0bf850_0 .net "wr_ptr_next", 6 0, L_000001df0e0d3910;  1 drivers
v000001df0e0bef90_0 .net "wr_ready", 0 0, L_000001df0e0d3a50;  alias, 1 drivers
v000001df0e0bec70_0 .net "wr_valid", 0 0, v000001df0e0c25c0_0;  1 drivers
L_000001df0e0d3910 .arith/sum 7, v000001df0e0be590_0, L_000001df0e0d4638;
L_000001df0e0d2830 .arith/sum 7, v000001df0e0bbff0_0, L_000001df0e0d4680;
L_000001df0e0d30f0 .arith/sub 7, v000001df0e0be590_0, v000001df0e0bbff0_0;
L_000001df0e0d28d0 .cmp/eq 7, v000001df0e0be590_0, v000001df0e0bbff0_0;
L_000001df0e0d2c90 .part v000001df0e0be590_0, 0, 6;
L_000001df0e0d25b0 .part v000001df0e0bbff0_0, 0, 6;
L_000001df0e0d2d30 .cmp/eq 6, L_000001df0e0d2c90, L_000001df0e0d25b0;
L_000001df0e0d2650 .part v000001df0e0be590_0, 6, 1;
L_000001df0e0d3370 .part v000001df0e0bbff0_0, 6, 1;
L_000001df0e0d2e70 .concat [ 7 25 0 0], L_000001df0e0d30f0, L_000001df0e0d46c8;
L_000001df0e0d26f0 .cmp/ge 32, L_000001df0e0d4710, L_000001df0e0d2e70;
L_000001df0e0d2790 .concat [ 7 25 0 0], L_000001df0e0d30f0, L_000001df0e0d4758;
L_000001df0e0d3af0 .cmp/ge 32, L_000001df0e0d2790, L_000001df0e0d47a0;
L_000001df0e0d3a50 .reduce/nor L_000001df0e021580;
L_000001df0e0d2470 .reduce/nor L_000001df0e0d28d0;
L_000001df0e0d2510 .reduce/nor v000001df0e0bc6d0_0;
S_000001df0e0bffb0 .scope module, "regs_16" "wb_register_block" 3 115, 6 5 0, S_000001df0e065ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 16 "wb_dat_i";
    .port_info 4 /OUTPUT 16 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_000001df0dfe4760 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_000001df0dfe4798 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000010000>;
P_000001df0dfe47d0 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_000001df0dfe4808 .param/l "RESET_VALUE" 0 6 8, C4<0000000000000000>;
v000001df0e0c2660_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e0c1800_0 .var/i "i", 31 0;
v000001df0e0c0900 .array "regs", 15 0, 15 0;
v000001df0e0c2840_0 .net "rst", 0 0, v000001df0e0d1570_0;  alias, 1 drivers
v000001df0e0c1e40_0 .var "wb_ack_o", 0 0;
v000001df0e0c1940_0 .net "wb_adr_i", 3 0, L_000001df0e134860;  1 drivers
v000001df0e0c28e0_0 .net "wb_cyc_i", 0 0, L_000001df0e130fe0;  1 drivers
v000001df0e0c1d00_0 .net "wb_dat_i", 15 0, L_000001df0e1322e0;  1 drivers
v000001df0e0c2980_0 .var "wb_dat_o", 15 0;
v000001df0e0c3060_0 .net "wb_stb_i", 0 0, L_000001df0e131440;  1 drivers
v000001df0e0c2f20_0 .net "wb_we_i", 0 0, v000001df0e0c1760_0;  alias, 1 drivers
S_000001df0e0c4950 .scope module, "regs_24" "wb_register_block" 3 132, 6 5 0, S_000001df0e065ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 24 "wb_dat_i";
    .port_info 4 /OUTPUT 24 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_000001df0e05c6b0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_000001df0e05c6e8 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000011000>;
P_000001df0e05c720 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_000001df0e05c758 .param/l "RESET_VALUE" 0 6 8, C4<000000000000000000000000>;
v000001df0e0c36a0_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e0c40a0_0 .var/i "i", 31 0;
v000001df0e0c3740 .array "regs", 15 0, 23 0;
v000001df0e0c3240_0 .net "rst", 0 0, v000001df0e0d1570_0;  alias, 1 drivers
v000001df0e0c4000_0 .var "wb_ack_o", 0 0;
v000001df0e0c2de0_0 .net "wb_adr_i", 3 0, L_000001df0e133fa0;  1 drivers
v000001df0e0c3100_0 .net "wb_cyc_i", 0 0, L_000001df0e131520;  1 drivers
v000001df0e0c2fc0_0 .net "wb_dat_i", 23 0, L_000001df0e132ce0;  1 drivers
v000001df0e0c3e20_0 .var "wb_dat_o", 23 0;
v000001df0e0c31a0_0 .net "wb_stb_i", 0 0, L_000001df0e1302c0;  1 drivers
v000001df0e0c2d40_0 .net "wb_we_i", 0 0, v000001df0e0c1760_0;  alias, 1 drivers
S_000001df0e0c4c70 .scope module, "regs_32" "wb_register_block" 3 149, 6 5 0, S_000001df0e065ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_000001df0e0c7600 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_000001df0e0c7638 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001df0e0c7670 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_000001df0e0c76a8 .param/l "RESET_VALUE" 0 6 8, C4<00000000000000000000000000000000>;
v000001df0e0c34c0_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e0c32e0_0 .var/i "i", 31 0;
v000001df0e0c3560 .array "regs", 15 0, 31 0;
v000001df0e0c2ac0_0 .net "rst", 0 0, v000001df0e0d1570_0;  alias, 1 drivers
v000001df0e0c3380_0 .var "wb_ack_o", 0 0;
v000001df0e0c3880_0 .net "wb_adr_i", 3 0, L_000001df0e133000;  1 drivers
v000001df0e0c39c0_0 .net "wb_cyc_i", 0 0, L_000001df0e1316e0;  1 drivers
v000001df0e0c3420_0 .net "wb_dat_i", 31 0, v000001df0e0c2520_0;  alias, 1 drivers
v000001df0e0c3d80_0 .var "wb_dat_o", 31 0;
v000001df0e0c2b60_0 .net "wb_stb_i", 0 0, L_000001df0e131910;  1 drivers
v000001df0e0c2a20_0 .net "wb_we_i", 0 0, v000001df0e0c1760_0;  alias, 1 drivers
S_000001df0e0c4630 .scope module, "regs_8" "wb_register_block" 3 98, 6 5 0, S_000001df0e065ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 8 "wb_dat_i";
    .port_info 4 /OUTPUT 8 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_000001df0e0c76f0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_000001df0e0c7728 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_000001df0e0c7760 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_000001df0e0c7798 .param/l "RESET_VALUE" 0 6 8, C4<00000000>;
v000001df0e0c3600_0 .net "clk", 0 0, v000001df0e0cfdb0_0;  alias, 1 drivers
v000001df0e0c2c00_0 .var/i "i", 31 0;
v000001df0e0c37e0 .array "regs", 15 0, 7 0;
v000001df0e0c3920_0 .net "rst", 0 0, v000001df0e0d1570_0;  alias, 1 drivers
v000001df0e0c3f60_0 .var "wb_ack_o", 0 0;
v000001df0e0c3a60_0 .net "wb_adr_i", 3 0, L_000001df0e133320;  1 drivers
v000001df0e0c2ca0_0 .net "wb_cyc_i", 0 0, L_000001df0e1313d0;  1 drivers
v000001df0e0c2e80_0 .net "wb_dat_i", 7 0, L_000001df0e133b40;  1 drivers
v000001df0e0c3b00_0 .var "wb_dat_o", 7 0;
v000001df0e0c3ba0_0 .net "wb_stb_i", 0 0, L_000001df0e130a30;  1 drivers
v000001df0e0c3c40_0 .net "wb_we_i", 0 0, v000001df0e0c1760_0;  alias, 1 drivers
S_000001df0e0c4e00 .scope task, "spi_burst_read32" "spi_burst_read32" 3 554, 3 554 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c3ce0_0 .var "count", 15 0;
v000001df0e0c3ec0_0 .var "data0", 31 0;
v000001df0e0c7e80_0 .var "data1", 31 0;
v000001df0e0c9320_0 .var "data2", 31 0;
v000001df0e0c8880_0 .var "data3", 31 0;
v000001df0e0c90a0_0 .var "rx8", 7 0;
v000001df0e0c7ca0_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_read32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c90a0_0, 0, 8;
    %load/vec4 v000001df0e0c7ca0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c90a0_0, 0, 8;
    %load/vec4 v000001df0e0c7ca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c90a0_0, 0, 8;
    %load/vec4 v000001df0e0c3ce0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c90a0_0, 0, 8;
    %load/vec4 v000001df0e0c3ce0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c90a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c3ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c7e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c9320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c8880_0, 0, 32;
    %load/vec4 v000001df0e0c3ce0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.32, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c3ec0_0, 0, 32;
T_9.32 ;
    %load/vec4 v000001df0e0c3ce0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.34, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c7e80_0, 0, 32;
T_9.34 ;
    %load/vec4 v000001df0e0c3ce0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.36, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c9320_0, 0, 32;
T_9.36 ;
    %load/vec4 v000001df0e0c3ce0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.38, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c8880_0, 0, 32;
T_9.38 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0c52b0 .scope task, "spi_burst_read8_large" "spi_burst_read8_large" 3 670, 3 670 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9e60_0 .var "count", 15 0;
v000001df0e0c86a0_0 .var/i "errors", 31 0;
v000001df0e0c8e20_0 .var "expected", 7 0;
v000001df0e0c96e0_0 .var/i "i", 31 0;
v000001df0e0c8380_0 .var "rx8", 7 0;
v000001df0e0c8600_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_read8_large ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c86a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %load/vec4 v000001df0e0c8600_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %load/vec4 v000001df0e0c8600_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %load/vec4 v000001df0e0c9e60_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %load/vec4 v000001df0e0c9e60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c96e0_0, 0, 32;
T_10.40 ; Top of for-loop
    %load/vec4 v000001df0e0c96e0_0;
    %load/vec4 v000001df0e0c9e60_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_10.41, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8380_0, 0, 8;
    %load/vec4 v000001df0e0c96e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c8e20_0, 0, 8;
    %load/vec4 v000001df0e0c8380_0;
    %load/vec4 v000001df0e0c8e20_0;
    %cmp/ne;
    %jmp/0xz  T_10.43, 6;
    %load/vec4 v000001df0e0c86a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c86a0_0, 0, 32;
    %load/vec4 v000001df0e0c86a0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.45, 5;
    %vpi_call/w 3 693 "$display", "       Mismatch at offset %0d: expected 0x%02h, got 0x%02h", v000001df0e0c96e0_0, v000001df0e0c8e20_0, v000001df0e0c8380_0 {0 0 0};
T_10.45 ;
T_10.43 ;
T_10.42 ; for-loop step statement
    %load/vec4 v000001df0e0c96e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c96e0_0, 0, 32;
    %jmp T_10.40;
T_10.41 ; for-loop exit label
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0c4f90 .scope task, "spi_burst_write32" "spi_burst_write32" 3 529, 3 529 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c7a20_0 .var "count", 15 0;
v000001df0e0c9140_0 .var "data0", 31 0;
v000001df0e0c8420_0 .var "data1", 31 0;
v000001df0e0c9780_0 .var "data2", 31 0;
v000001df0e0c9dc0_0 .var "data3", 31 0;
v000001df0e0c9f00_0 .var "dummy32", 31 0;
v000001df0e0c8740_0 .var "dummy8", 7 0;
v000001df0e0c8c40_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8740_0, 0, 8;
    %load/vec4 v000001df0e0c8c40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8740_0, 0, 8;
    %load/vec4 v000001df0e0c8c40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8740_0, 0, 8;
    %load/vec4 v000001df0e0c7a20_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8740_0, 0, 8;
    %load/vec4 v000001df0e0c7a20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8740_0, 0, 8;
    %load/vec4 v000001df0e0c7a20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.47, 5;
    %load/vec4 v000001df0e0c9140_0;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c9f00_0, 0, 32;
T_11.47 ;
    %load/vec4 v000001df0e0c7a20_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.49, 5;
    %load/vec4 v000001df0e0c8420_0;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c9f00_0, 0, 32;
T_11.49 ;
    %load/vec4 v000001df0e0c7a20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.51, 5;
    %load/vec4 v000001df0e0c9780_0;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c9f00_0, 0, 32;
T_11.51 ;
    %load/vec4 v000001df0e0c7a20_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.53, 5;
    %load/vec4 v000001df0e0c9dc0_0;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c9f00_0, 0, 32;
T_11.53 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0c5440 .scope task, "spi_burst_write8" "spi_burst_write8" 3 500, 3 500 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9960_0 .var "count", 15 0;
v000001df0e0c8ce0_0 .var "data0", 7 0;
v000001df0e0c8f60_0 .var "data1", 7 0;
v000001df0e0c9aa0_0 .var "data2", 7 0;
v000001df0e0c9a00_0 .var "data3", 7 0;
v000001df0e0c7840_0 .var "dummy", 7 0;
v000001df0e0c8240_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
    %load/vec4 v000001df0e0c8240_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
    %load/vec4 v000001df0e0c8240_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
    %load/vec4 v000001df0e0c9960_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
    %load/vec4 v000001df0e0c9960_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
    %load/vec4 v000001df0e0c9960_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.55, 5;
    %load/vec4 v000001df0e0c8ce0_0;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
T_12.55 ;
    %load/vec4 v000001df0e0c9960_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.57, 5;
    %load/vec4 v000001df0e0c8f60_0;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
T_12.57 ;
    %load/vec4 v000001df0e0c9960_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.59, 5;
    %load/vec4 v000001df0e0c9aa0_0;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
T_12.59 ;
    %load/vec4 v000001df0e0c9960_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.61, 5;
    %load/vec4 v000001df0e0c9a00_0;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7840_0, 0, 8;
T_12.61 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0c47c0 .scope task, "spi_burst_write8_large" "spi_burst_write8_large" 3 647, 3 647 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9fa0_0 .var "count", 15 0;
v000001df0e0c7b60_0 .var "dummy", 7 0;
v000001df0e0c91e0_0 .var/i "i", 31 0;
v000001df0e0c9500_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write8_large ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
    %load/vec4 v000001df0e0c9500_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
    %load/vec4 v000001df0e0c9500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
    %load/vec4 v000001df0e0c9fa0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
    %load/vec4 v000001df0e0c9fa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c91e0_0, 0, 32;
T_13.63 ; Top of for-loop
    %load/vec4 v000001df0e0c91e0_0;
    %load/vec4 v000001df0e0c9fa0_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_13.64, 5;
    %load/vec4 v000001df0e0c91e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7b60_0, 0, 8;
T_13.65 ; for-loop step statement
    %load/vec4 v000001df0e0c91e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c91e0_0, 0, 32;
    %jmp T_13.63;
T_13.64 ; for-loop exit label
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0c4ae0 .scope task, "spi_byte" "spi_byte" 3 199, 3 199 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c8920_0 .var/i "i", 31 0;
v000001df0e0c9280_0 .var "rx", 7 0;
v000001df0e0c89c0_0 .var "tx", 7 0;
TD_tb_pwb_multi_width.spi_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df0e0c9280_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001df0e0c8920_0, 0, 32;
T_14.66 ; Top of for-loop
    %load/vec4 v000001df0e0c8920_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_14.67, 5;
    %load/vec4 v000001df0e0c89c0_0;
    %load/vec4 v000001df0e0c8920_0;
    %part/s 1;
    %store/vec4 v000001df0e0d0030_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %load/vec4 v000001df0e0d1930_0;
    %ix/getv/s 4, v000001df0e0c8920_0;
    %store/vec4 v000001df0e0c9280_0, 4, 1;
    %delay 100000, 0;
T_14.68 ; for-loop step statement
    %load/vec4 v000001df0e0c8920_0;
    %subi 1, 0, 32;
    %store/vec4 v000001df0e0c8920_0, 0, 32;
    %jmp T_14.66;
T_14.67 ; for-loop exit label
    %end;
S_000001df0e0c5120 .scope task, "spi_read16" "spi_read16" 3 325, 3 325 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c8560_0 .var "addr", 15 0;
v000001df0e0c8060_0 .var "data", 15 0;
v000001df0e0c78e0_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c78e0_0, 0, 8;
    %load/vec4 v000001df0e0c8560_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c78e0_0, 0, 8;
    %load/vec4 v000001df0e0c8560_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c78e0_0, 0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001df0e0c8d80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_word16, S_000001df0e0ccc90;
    %join;
    %load/vec4 v000001df0e0c8b00_0;
    %store/vec4 v000001df0e0c8060_0, 0, 16;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cc330 .scope task, "spi_read24" "spi_read24" 3 364, 3 364 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c8a60_0 .var "addr", 15 0;
v000001df0e0c9820_0 .var "data", 23 0;
v000001df0e0c9460_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9460_0, 0, 8;
    %load/vec4 v000001df0e0c8a60_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9460_0, 0, 8;
    %load/vec4 v000001df0e0c8a60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9460_0, 0, 8;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v000001df0e0c9640_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_word24, S_000001df0e0cc4c0;
    %join;
    %load/vec4 v000001df0e0c93c0_0;
    %store/vec4 v000001df0e0c9820_0, 0, 24;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cc7e0 .scope task, "spi_read32" "spi_read32" 3 403, 3 403 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c84c0_0 .var "addr", 15 0;
v000001df0e0c87e0_0 .var "data", 31 0;
v000001df0e0c9d20_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9d20_0, 0, 8;
    %load/vec4 v000001df0e0c84c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9d20_0, 0, 8;
    %load/vec4 v000001df0e0c84c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c9d20_0, 0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0c87e0_0, 0, 32;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cbe80 .scope task, "spi_read8" "spi_read8" 3 286, 3 286 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c8ba0_0 .var "addr", 15 0;
v000001df0e0c98c0_0 .var "data", 7 0;
v000001df0e0c8ec0_0 .var "rx", 7 0;
TD_tb_pwb_multi_width.spi_read8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8ec0_0, 0, 8;
    %load/vec4 v000001df0e0c8ba0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8ec0_0, 0, 8;
    %load/vec4 v000001df0e0c8ba0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c8ec0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c98c0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0ccc90 .scope task, "spi_word16" "spi_word16" 3 216, 3 216 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9000_0 .var/i "i", 31 0;
v000001df0e0c8b00_0 .var "rx", 15 0;
v000001df0e0c8d80_0 .var "tx", 15 0;
TD_tb_pwb_multi_width.spi_word16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df0e0c8b00_0, 0, 16;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001df0e0c9000_0, 0, 32;
T_19.69 ; Top of for-loop
    %load/vec4 v000001df0e0c9000_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_19.70, 5;
    %load/vec4 v000001df0e0c8d80_0;
    %load/vec4 v000001df0e0c9000_0;
    %part/s 1;
    %store/vec4 v000001df0e0d0030_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %load/vec4 v000001df0e0d1930_0;
    %ix/getv/s 4, v000001df0e0c9000_0;
    %store/vec4 v000001df0e0c8b00_0, 4, 1;
    %delay 100000, 0;
T_19.71 ; for-loop step statement
    %load/vec4 v000001df0e0c9000_0;
    %subi 1, 0, 32;
    %store/vec4 v000001df0e0c9000_0, 0, 32;
    %jmp T_19.69;
T_19.70 ; for-loop exit label
    %end;
S_000001df0e0cc4c0 .scope task, "spi_word24" "spi_word24" 3 233, 3 233 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c95a0_0 .var/i "i", 31 0;
v000001df0e0c93c0_0 .var "rx", 23 0;
v000001df0e0c9640_0 .var "tx", 23 0;
TD_tb_pwb_multi_width.spi_word24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001df0e0c93c0_0, 0, 24;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000001df0e0c95a0_0, 0, 32;
T_20.72 ; Top of for-loop
    %load/vec4 v000001df0e0c95a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_20.73, 5;
    %load/vec4 v000001df0e0c9640_0;
    %load/vec4 v000001df0e0c95a0_0;
    %part/s 1;
    %store/vec4 v000001df0e0d0030_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %load/vec4 v000001df0e0d1930_0;
    %ix/getv/s 4, v000001df0e0c95a0_0;
    %store/vec4 v000001df0e0c93c0_0, 4, 1;
    %delay 100000, 0;
T_20.74 ; for-loop step statement
    %load/vec4 v000001df0e0c95a0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001df0e0c95a0_0, 0, 32;
    %jmp T_20.72;
T_20.73 ; for-loop exit label
    %end;
S_000001df0e0cd140 .scope task, "spi_word32" "spi_word32" 3 250, 3 250 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9b40_0 .var/i "i", 31 0;
v000001df0e0c7fc0_0 .var "rx", 31 0;
v000001df0e0c9be0_0 .var "tx", 31 0;
TD_tb_pwb_multi_width.spi_word32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c7fc0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001df0e0c9b40_0, 0, 32;
T_21.75 ; Top of for-loop
    %load/vec4 v000001df0e0c9b40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_21.76, 5;
    %load/vec4 v000001df0e0c9be0_0;
    %load/vec4 v000001df0e0c9b40_0;
    %part/s 1;
    %store/vec4 v000001df0e0d0030_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %load/vec4 v000001df0e0d1930_0;
    %ix/getv/s 4, v000001df0e0c9b40_0;
    %store/vec4 v000001df0e0c7fc0_0, 4, 1;
    %delay 100000, 0;
T_21.77 ; for-loop step statement
    %load/vec4 v000001df0e0c9b40_0;
    %subi 1, 0, 32;
    %store/vec4 v000001df0e0c9b40_0, 0, 32;
    %jmp T_21.75;
T_21.76 ; for-loop exit label
    %end;
S_000001df0e0cb9d0 .scope task, "spi_write16" "spi_write16" 3 307, 3 307 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c9c80_0 .var "addr", 15 0;
v000001df0e0c7980_0 .var "data", 15 0;
v000001df0e0c81a0_0 .var "dummy16", 15 0;
v000001df0e0c7ac0_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7ac0_0, 0, 8;
    %load/vec4 v000001df0e0c9c80_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7ac0_0, 0, 8;
    %load/vec4 v000001df0e0c9c80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7ac0_0, 0, 8;
    %load/vec4 v000001df0e0c7980_0;
    %store/vec4 v000001df0e0c8d80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_word16, S_000001df0e0ccc90;
    %join;
    %load/vec4 v000001df0e0c8b00_0;
    %store/vec4 v000001df0e0c81a0_0, 0, 16;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cc1a0 .scope task, "spi_write24" "spi_write24" 3 346, 3 346 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c7c00_0 .var "addr", 15 0;
v000001df0e0c7d40_0 .var "data", 23 0;
v000001df0e0c7de0_0 .var "dummy24", 23 0;
v000001df0e0c7f20_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7f20_0, 0, 8;
    %load/vec4 v000001df0e0c7c00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7f20_0, 0, 8;
    %load/vec4 v000001df0e0c7c00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0c7f20_0, 0, 8;
    %load/vec4 v000001df0e0c7d40_0;
    %store/vec4 v000001df0e0c9640_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_word24, S_000001df0e0cc4c0;
    %join;
    %load/vec4 v000001df0e0c93c0_0;
    %store/vec4 v000001df0e0c7de0_0, 0, 24;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cd460 .scope task, "spi_write32" "spi_write32" 3 385, 3 385 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0c8100_0 .var "addr", 15 0;
v000001df0e0c82e0_0 .var "data", 31 0;
v000001df0e0cb120_0 .var "dummy32", 31 0;
v000001df0e0cae00_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cae00_0, 0, 8;
    %load/vec4 v000001df0e0c8100_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cae00_0, 0, 8;
    %load/vec4 v000001df0e0c8100_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cae00_0, 0, 8;
    %load/vec4 v000001df0e0c82e0_0;
    %store/vec4 v000001df0e0c9be0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_000001df0e0cd140;
    %join;
    %load/vec4 v000001df0e0c7fc0_0;
    %store/vec4 v000001df0e0cb120_0, 0, 32;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_000001df0e0cbcf0 .scope task, "spi_write8" "spi_write8" 3 269, 3 269 0, S_000001df0e065ff0;
 .timescale -9 -12;
v000001df0e0ca5e0_0 .var "addr", 15 0;
v000001df0e0cac20_0 .var "data", 7 0;
v000001df0e0cb1c0_0 .var "dummy", 7 0;
TD_tb_pwb_multi_width.spi_write8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cb1c0_0, 0, 8;
    %load/vec4 v000001df0e0ca5e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cb1c0_0, 0, 8;
    %load/vec4 v000001df0e0ca5e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cb1c0_0, 0, 8;
    %load/vec4 v000001df0e0cac20_0;
    %store/vec4 v000001df0e0c89c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_000001df0e0c4ae0;
    %join;
    %load/vec4 v000001df0e0c9280_0;
    %store/vec4 v000001df0e0cb1c0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .scope S_000001df0df31500;
T_26 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0bca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001df0e0bd2b0_0;
    %load/vec4 v000001df0e0bd350_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e012620, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001df0df31500;
T_27 ;
    %wait E_000001df0e03e6d0;
    %load/vec4 v000001df0e0bbeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df0e0bd350_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001df0e0bca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001df0e0bb910_0;
    %assign/vec4 v000001df0e0bd350_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001df0df31500;
T_28 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0bd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001df0e0bd170_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001df0e012620, 4;
    %assign/vec4 v000001df0e0bcf90_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001df0df31500;
T_29 ;
    %wait E_000001df0e03e6d0;
    %load/vec4 v000001df0e0bbeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df0e0bd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bbaf0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001df0e0bbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bbaf0_0, 0;
T_29.2 ;
    %load/vec4 v000001df0e0bd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bbaf0_0, 0;
    %load/vec4 v000001df0e0bbe10_0;
    %assign/vec4 v000001df0e0bd170_0, 0;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001df0e0bdae0;
T_30 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0bf7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001df0e0bebd0_0;
    %load/vec4 v000001df0e0be590_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0bd030, 0, 4;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001df0e0bdae0;
T_31 ;
    %wait E_000001df0e03e6d0;
    %load/vec4 v000001df0e0bfe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df0e0be590_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001df0e0bf7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001df0e0bf850_0;
    %assign/vec4 v000001df0e0be590_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001df0e0bdae0;
T_32 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0bbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001df0e0bbff0_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001df0e0bd030, 4;
    %assign/vec4 v000001df0e0bc310_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001df0e0bdae0;
T_33 ;
    %wait E_000001df0e03e6d0;
    %load/vec4 v000001df0e0bfe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df0e0bbff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bc6d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001df0e0bd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bc6d0_0, 0;
T_33.2 ;
    %load/vec4 v000001df0e0bbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bc6d0_0, 0;
    %load/vec4 v000001df0e0bc090_0;
    %assign/vec4 v000001df0e0bbff0_0, 0;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001df0dea6590;
T_34 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0c16c0_0;
    %assign/vec4 v000001df0e0c1da0_0, 0;
    %load/vec4 v000001df0e0c1da0_0;
    %assign/vec4 v000001df0e0c1440_0, 0;
    %load/vec4 v000001df0e0c1440_0;
    %assign/vec4 v000001df0e0c1bc0_0, 0;
    %load/vec4 v000001df0e0c09a0_0;
    %assign/vec4 v000001df0e0c1b20_0, 0;
    %load/vec4 v000001df0e0c1b20_0;
    %assign/vec4 v000001df0e0c0d60_0, 0;
    %load/vec4 v000001df0e0c0d60_0;
    %assign/vec4 v000001df0e0c0400_0, 0;
    %load/vec4 v000001df0e0c2200_0;
    %assign/vec4 v000001df0e0c11c0_0, 0;
    %load/vec4 v000001df0e0c11c0_0;
    %assign/vec4 v000001df0e0c1080_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_000001df0dea6590;
T_35 ;
    %wait E_000001df0e03ded0;
    %load/vec4 v000001df0e0bf5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0be3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0be090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0bedb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0bf350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0be8b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0be270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0beb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0be450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfcb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfc10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0bed10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0bee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bea90_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bea90_0, 0;
    %load/vec4 v000001df0e0c0ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v000001df0e0bfc10_0;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001df0e0beb30_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001df0e0beb30_0, 0;
    %load/vec4 v000001df0e0c27a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001df0e0c27a0_0, 0;
T_35.2 ;
    %load/vec4 v000001df0e0c2020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0bedb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfcb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0be090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfc10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0bed10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0bee50_0, 0;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v000001df0e0c04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v000001df0e0be4f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.11, 9;
    %load/vec4 v000001df0e0bfb70_0;
    %nor/r;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be3b0_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_35.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %load/vec4 v000001df0e0bedb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %jmp T_35.17;
T_35.14 ;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0bf350_0, 0;
    %load/vec4 v000001df0e0c1080_0;
    %inv;
    %assign/vec4 v000001df0e0bfcb0_0, 0;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001df0e0be130_0, 0;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001df0e0bfc10_0, 0;
    %jmp T_35.17;
T_35.15 ;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be8b0_0, 0;
    %jmp T_35.17;
T_35.16 ;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be270_0, 0;
    %load/vec4 v000001df0e0be8b0_0;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0beb30_0, 0;
    %load/vec4 v000001df0e0bfc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bfb70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %jmp T_35.19;
T_35.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0be4f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c27a0_0, 0;
    %load/vec4 v000001df0e0bfcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0ae0_0, 0;
T_35.20 ;
T_35.19 ;
    %jmp T_35.17;
T_35.17 ;
    %pop/vec4 1;
    %load/vec4 v000001df0e0bedb0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_35.22, 5;
    %load/vec4 v000001df0e0bedb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001df0e0bedb0_0, 0;
T_35.22 ;
T_35.12 ;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v000001df0e0bfb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.24, 8;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be3b0_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_35.26, 4;
    %load/vec4 v000001df0e0bfa30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.28, 4;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0bee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bfa30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %jmp T_35.29;
T_35.28 ;
    %load/vec4 v000001df0e0bee50_0;
    %load/vec4 v000001df0e0be3b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0bed10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0be4f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfa30_0, 0;
    %load/vec4 v000001df0e0bfcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0ae0_0, 0;
T_35.30 ;
T_35.29 ;
T_35.26 ;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be090_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
    %load/vec4 v000001df0e0bf490_0;
    %pad/u 32;
    %load/vec4 v000001df0e0be130_0;
    %store/vec4 v000001df0e05a7c0_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_data_bits, S_000001df0df31370;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v000001df0e0be130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be450_0, 0;
    %jmp T_35.39;
T_35.34 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be450_0, 0;
    %jmp T_35.39;
T_35.35 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be450_0, 0;
    %jmp T_35.39;
T_35.36 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be450_0, 0;
    %jmp T_35.39;
T_35.37 ;
    %load/vec4 v000001df0e0be090_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001df0e0c1080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001df0e0be450_0, 0;
    %jmp T_35.39;
T_35.39 ;
    %pop/vec4 1;
    %load/vec4 v000001df0e0bfcb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.42, 9;
    %load/vec4 v000001df0e0bfc10_0;
    %nor/r;
    %and;
T_35.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1ee0_0, 0;
T_35.40 ;
    %load/vec4 v000001df0e0bfc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.43, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bea90_0, 0;
T_35.43 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0bf490_0, 0;
T_35.32 ;
T_35.25 ;
T_35.10 ;
T_35.7 ;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001df0dea6590;
T_36 ;
    %wait E_000001df0e03ded0;
    %load/vec4 v000001df0e0bf5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c02c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0c0b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c18a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c18a0_0, 0;
    %load/vec4 v000001df0e0c2020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c02c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0c0b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be6d0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v000001df0e0c22a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.6, 9;
    %load/vec4 v000001df0e0c0360_0;
    %nor/r;
    %and;
T_36.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v000001df0e0be130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %load/vec4 v000001df0e0c0f40_0;
    %parti/s 8, 0, 2;
    %concati/vec4 16777215, 0, 24;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v000001df0e0c0f40_0;
    %parti/s 8, 0, 2;
    %concati/vec4 16777215, 0, 24;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v000001df0e0c0f40_0;
    %parti/s 16, 0, 2;
    %concati/vec4 65535, 0, 16;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v000001df0e0c0f40_0;
    %parti/s 24, 0, 2;
    %concati/vec4 255, 0, 8;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v000001df0e0c0f40_0;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c02c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df0e0c0b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be6d0_0, 0;
    %load/vec4 v000001df0e0bfc10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.15, 9;
    %load/vec4 v000001df0e0bfcb0_0;
    %and;
T_36.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c18a0_0, 0;
T_36.13 ;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v000001df0e0c04a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.19, 10;
    %load/vec4 v000001df0e0c02c0_0;
    %and;
T_36.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.18, 9;
    %load/vec4 v000001df0e0be6d0_0;
    %nor/r;
    %and;
T_36.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0be6d0_0, 0;
    %jmp T_36.17;
T_36.16 ;
    %load/vec4 v000001df0e0c14e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.23, 10;
    %load/vec4 v000001df0e0c02c0_0;
    %and;
T_36.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.22, 9;
    %load/vec4 v000001df0e0be6d0_0;
    %and;
T_36.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.20, 8;
    %load/vec4 v000001df0e0c0b80_0;
    %pad/u 32;
    %load/vec4 v000001df0e0be130_0;
    %store/vec4 v000001df0e05a7c0_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_data_bits, S_000001df0df31370;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_36.24, 5;
    %load/vec4 v000001df0e0c2480_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c2480_0, 0;
    %load/vec4 v000001df0e0c0b80_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001df0e0c0b80_0, 0;
    %jmp T_36.25;
T_36.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c02c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be6d0_0, 0;
T_36.25 ;
T_36.20 ;
T_36.17 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001df0dea6590;
T_37 ;
    %wait E_000001df0e03ded0;
    %load/vec4 v000001df0e0bf5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c2160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1300_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1300_0, 0;
    %load/vec4 v000001df0e0bea90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_37.6, 11;
    %load/vec4 v000001df0e0bfc10_0;
    %and;
T_37.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_37.5, 10;
    %load/vec4 v000001df0e0bfcb0_0;
    %nor/r;
    %and;
T_37.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v000001df0e0c0a40_0;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001df0e0be450_0;
    %assign/vec4 v000001df0e0c2160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1300_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001df0dea6590;
T_38 ;
    %wait E_000001df0e03ded0;
    %load/vec4 v000001df0e0bf5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c0fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c2520_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001df0e0c1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001df0e0bf3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0bf670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0beef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0bf710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be9f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c2700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c20c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0c07c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c0220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c25c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c25c0_0, 0;
    %load/vec4 v000001df0e0c2020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1120_0, 0;
T_38.2 ;
    %load/vec4 v000001df0e0c19e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.10;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %load/vec4 v000001df0e0c2020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v000001df0e0bfd50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.16, 10;
    %load/vec4 v000001df0e0c0360_0;
    %and;
T_38.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.15, 9;
    %load/vec4 v000001df0e0bfc10_0;
    %nor/r;
    %and;
T_38.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
T_38.13 ;
T_38.12 ;
    %load/vec4 v000001df0e0c0ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.19, 9;
    %load/vec4 v000001df0e0bfc10_0;
    %nor/r;
    %and;
T_38.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.17, 8;
    %load/vec4 v000001df0e0beb30_0;
    %assign/vec4 v000001df0e0c0fe0_0, 0;
    %load/vec4 v000001df0e0be130_0;
    %store/vec4 v000001df0e05a680_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_000001df0df311e0;
    %assign/vec4 v000001df0e0c1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
    %jmp T_38.18;
T_38.17 ;
    %load/vec4 v000001df0e0c0ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.23, 10;
    %load/vec4 v000001df0e0bfc10_0;
    %and;
T_38.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.22, 9;
    %load/vec4 v000001df0e0c0680_0;
    %nor/r;
    %and;
T_38.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.20, 8;
    %load/vec4 v000001df0e0beb30_0;
    %assign/vec4 v000001df0e0c20c0_0, 0;
    %load/vec4 v000001df0e0bed10_0;
    %assign/vec4 v000001df0e0c2700_0, 0;
    %load/vec4 v000001df0e0be130_0;
    %assign/vec4 v000001df0e0c07c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1120_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.21;
T_38.20 ;
    %load/vec4 v000001df0e0c1ee0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.27, 10;
    %load/vec4 v000001df0e0bf350_0;
    %parti/s 1, 0, 2;
    %and;
T_38.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.26, 9;
    %load/vec4 v000001df0e0bfc10_0;
    %nor/r;
    %and;
T_38.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.24, 8;
    %load/vec4 v000001df0e0beb30_0;
    %assign/vec4 v000001df0e0c0fe0_0, 0;
    %load/vec4 v000001df0e0be450_0;
    %assign/vec4 v000001df0e0c2520_0, 0;
    %load/vec4 v000001df0e0be130_0;
    %store/vec4 v000001df0e05a680_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_000001df0df311e0;
    %assign/vec4 v000001df0e0c1580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.25;
T_38.24 ;
    %load/vec4 v000001df0e0bfc10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_38.32, 11;
    %load/vec4 v000001df0e0bfcb0_0;
    %nor/r;
    %and;
T_38.32;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.31, 10;
    %load/vec4 v000001df0e0c1f80_0;
    %and;
T_38.31;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.30, 9;
    %load/vec4 v000001df0e0be630_0;
    %nor/r;
    %and;
T_38.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.28, 8;
    %load/vec4 v000001df0e0beb30_0;
    %assign/vec4 v000001df0e0beef0_0, 0;
    %load/vec4 v000001df0e0bed10_0;
    %assign/vec4 v000001df0e0bf670_0, 0;
    %load/vec4 v000001df0e0be130_0;
    %assign/vec4 v000001df0e0bf710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0be630_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.29;
T_38.28 ;
    %load/vec4 v000001df0e0be630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.35, 9;
    %load/vec4 v000001df0e0c1f80_0;
    %and;
T_38.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.33, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
T_38.33 ;
T_38.29 ;
T_38.25 ;
T_38.21 ;
T_38.18 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v000001df0e0c0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.36, 8;
    %load/vec4 v000001df0e0c1760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.38, 8;
    %load/vec4 v000001df0e0c0860_0;
    %assign/vec4 v000001df0e0bf3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0bfd50_0, 0;
T_38.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
T_38.36 ;
    %jmp T_38.10;
T_38.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c0ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v000001df0e0c1260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.42, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
    %jmp T_38.44;
T_38.40 ;
    %load/vec4 v000001df0e0c2700_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_38.47, 5;
    %load/vec4 v000001df0e0c1a80_0;
    %and;
T_38.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.45, 8;
    %load/vec4 v000001df0e0c20c0_0;
    %assign/vec4 v000001df0e0c0fe0_0, 0;
    %load/vec4 v000001df0e0c07c0_0;
    %store/vec4 v000001df0e05a680_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_000001df0df311e0;
    %assign/vec4 v000001df0e0c1580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
    %jmp T_38.46;
T_38.45 ;
    %load/vec4 v000001df0e0c2700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.48, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c0680_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
T_38.48 ;
T_38.46 ;
    %jmp T_38.44;
T_38.41 ;
    %load/vec4 v000001df0e0c0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.50, 8;
    %load/vec4 v000001df0e0c0860_0;
    %assign/vec4 v000001df0e0c0220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c25c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
T_38.50 ;
    %jmp T_38.44;
T_38.42 ;
    %load/vec4 v000001df0e0c20c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001df0e0c20c0_0, 0;
    %load/vec4 v000001df0e0c2700_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001df0e0c2700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0c1260_0, 0;
    %jmp T_38.44;
T_38.44 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v000001df0e0bfdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.54, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
    %jmp T_38.56;
T_38.52 ;
    %load/vec4 v000001df0e0c1f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.59, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001df0e0bf670_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_38.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.57, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0be9f0_0, 0;
    %load/vec4 v000001df0e0beef0_0;
    %assign/vec4 v000001df0e0c0fe0_0, 0;
    %load/vec4 v000001df0e0be950_0;
    %assign/vec4 v000001df0e0c2520_0, 0;
    %load/vec4 v000001df0e0bf710_0;
    %store/vec4 v000001df0e05a680_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_000001df0df311e0;
    %assign/vec4 v000001df0e0c1580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
    %jmp T_38.58;
T_38.57 ;
    %load/vec4 v000001df0e0bf670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.60, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0be630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
    %jmp T_38.61;
T_38.60 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df0e0c19e0_0, 0;
T_38.61 ;
T_38.58 ;
    %jmp T_38.56;
T_38.53 ;
    %load/vec4 v000001df0e0c0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
T_38.62 ;
    %jmp T_38.56;
T_38.54 ;
    %load/vec4 v000001df0e0beef0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001df0e0beef0_0, 0;
    %load/vec4 v000001df0e0bf670_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001df0e0bf670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df0e0bfdf0_0, 0;
    %jmp T_38.56;
T_38.56 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001df0e0c4630;
T_39 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0c3920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c3f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0c3b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c2c00_0, 0, 32;
T_39.2 ; Top of for-loop
    %load/vec4 v000001df0e0c2c00_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_39.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001df0e0c2c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c37e0, 0, 4;
T_39.4 ; for-loop step statement
    %load/vec4 v000001df0e0c2c00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c2c00_0, 0, 32;
    %jmp T_39.2;
T_39.3 ; for-loop exit label
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c3f60_0, 0;
    %load/vec4 v000001df0e0c2ca0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_39.8, 10;
    %load/vec4 v000001df0e0c3ba0_0;
    %and;
T_39.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.7, 9;
    %load/vec4 v000001df0e0c3f60_0;
    %nor/r;
    %and;
T_39.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c3f60_0, 0;
    %load/vec4 v000001df0e0c3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.9, 8;
    %load/vec4 v000001df0e0c2e80_0;
    %load/vec4 v000001df0e0c3a60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c37e0, 0, 4;
    %jmp T_39.10;
T_39.9 ;
    %load/vec4 v000001df0e0c3a60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001df0e0c37e0, 4;
    %assign/vec4 v000001df0e0c3b00_0, 0;
T_39.10 ;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001df0e0bffb0;
T_40 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0c2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001df0e0c2980_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c1800_0, 0, 32;
T_40.2 ; Top of for-loop
    %load/vec4 v000001df0e0c1800_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001df0e0c1800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c0900, 0, 4;
T_40.4 ; for-loop step statement
    %load/vec4 v000001df0e0c1800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c1800_0, 0, 32;
    %jmp T_40.2;
T_40.3 ; for-loop exit label
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c1e40_0, 0;
    %load/vec4 v000001df0e0c28e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_40.8, 10;
    %load/vec4 v000001df0e0c3060_0;
    %and;
T_40.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.7, 9;
    %load/vec4 v000001df0e0c1e40_0;
    %nor/r;
    %and;
T_40.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c1e40_0, 0;
    %load/vec4 v000001df0e0c2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %load/vec4 v000001df0e0c1d00_0;
    %load/vec4 v000001df0e0c1940_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c0900, 0, 4;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v000001df0e0c1940_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001df0e0c0900, 4;
    %assign/vec4 v000001df0e0c2980_0, 0;
T_40.10 ;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001df0e0c4950;
T_41 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0c3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c4000_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001df0e0c3e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c40a0_0, 0, 32;
T_41.2 ; Top of for-loop
    %load/vec4 v000001df0e0c40a0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v000001df0e0c40a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c3740, 0, 4;
T_41.4 ; for-loop step statement
    %load/vec4 v000001df0e0c40a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c40a0_0, 0, 32;
    %jmp T_41.2;
T_41.3 ; for-loop exit label
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c4000_0, 0;
    %load/vec4 v000001df0e0c3100_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_41.8, 10;
    %load/vec4 v000001df0e0c31a0_0;
    %and;
T_41.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.7, 9;
    %load/vec4 v000001df0e0c4000_0;
    %nor/r;
    %and;
T_41.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c4000_0, 0;
    %load/vec4 v000001df0e0c2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.9, 8;
    %load/vec4 v000001df0e0c2fc0_0;
    %load/vec4 v000001df0e0c2de0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c3740, 0, 4;
    %jmp T_41.10;
T_41.9 ;
    %load/vec4 v000001df0e0c2de0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001df0e0c3740, 4;
    %assign/vec4 v000001df0e0c3e20_0, 0;
T_41.10 ;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001df0e0c4c70;
T_42 ;
    %wait E_000001df0e03e790;
    %load/vec4 v000001df0e0c2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c3380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df0e0c3d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0c32e0_0, 0, 32;
T_42.2 ; Top of for-loop
    %load/vec4 v000001df0e0c32e0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_42.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001df0e0c32e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c3560, 0, 4;
T_42.4 ; for-loop step statement
    %load/vec4 v000001df0e0c32e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0c32e0_0, 0, 32;
    %jmp T_42.2;
T_42.3 ; for-loop exit label
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0c3380_0, 0;
    %load/vec4 v000001df0e0c39c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.8, 10;
    %load/vec4 v000001df0e0c2b60_0;
    %and;
T_42.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.7, 9;
    %load/vec4 v000001df0e0c3380_0;
    %nor/r;
    %and;
T_42.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0c3380_0, 0;
    %load/vec4 v000001df0e0c2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.9, 8;
    %load/vec4 v000001df0e0c3420_0;
    %load/vec4 v000001df0e0c3880_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0c3560, 0, 4;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v000001df0e0c3880_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001df0e0c3560, 4;
    %assign/vec4 v000001df0e0c3d80_0, 0;
T_42.10 ;
T_42.5 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001df0e065ff0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d1570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0cfc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d0030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df0e0d0df0_0, 0, 1;
    %end;
    .thread T_43, $init;
    .scope S_000001df0e065ff0;
T_44 ;
    %wait E_000001df0e03ded0;
    %load/vec4 v000001df0e0d1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0cfe50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df0e0d23d0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df0e0cfe50_0, 0;
    %load/vec4 v000001df0e0d16b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_44.6, 11;
    %load/vec4 v000001df0e0d1890_0;
    %and;
T_44.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_44.5, 10;
    %load/vec4 v000001df0e0d1cf0_0;
    %and;
T_44.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v000001df0e0cfe50_0;
    %nor/r;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000001df0e0d0710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v000001df0e0cfd10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001df0e0d0530_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df0e0d0490, 0, 4;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v000001df0e0d0530_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001df0e0d0490, 4;
    %assign/vec4 v000001df0e0d23d0_0, 0;
T_44.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df0e0cfe50_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001df0e065ff0;
T_45 ;
    %delay 18500, 0;
    %load/vec4 v000001df0e0cfdb0_0;
    %inv;
    %store/vec4 v000001df0e0cfdb0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_000001df0e065ff0;
T_46 ;
    %vpi_call/w 3 726 "$dumpfile", "tb_pwb_multi_width.vcd" {0 0 0};
    %vpi_call/w 3 727 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df0e065ff0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d0350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d0f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d0d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d1c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d1610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d1d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d17f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d2150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d1e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d1070_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df0e0d1570_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 743 "$display", "\000" {0 0 0};
    %vpi_call/w 3 744 "$display", "=== 8-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
T_46.0 ; Top of for-loop
    %load/vec4 v000001df0e0d14d0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.1, 5;
    %pushi/vec4 8, 0, 16;
    %load/vec4 v000001df0e0d14d0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v000001df0e05a5e0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v000001df0e0d14d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001df0e05a2c0_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_000001df0dea6400;
    %join;
T_46.2 ; for-loop step statement
    %load/vec4 v000001df0e0d14d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ; for-loop exit label
    %vpi_call/w 3 759 "$display", "\000" {0 0 0};
    %vpi_call/w 3 760 "$display", "=== 16-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 257, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 258, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 259, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 261, 0, 16;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
T_46.3 ; Top of for-loop
    %load/vec4 v000001df0e0d14d0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.4, 5;
    %pushi/vec4 264, 0, 16;
    %load/vec4 v000001df0e0d14d0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v000001df0e05b1c0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %load/vec4 v000001df0e0d14d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001df0e05bb20_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_000001df0df3db40;
    %join;
T_46.5 ; for-loop step statement
    %load/vec4 v000001df0e0d14d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
    %jmp T_46.3;
T_46.4 ; for-loop exit label
    %vpi_call/w 3 775 "$display", "\000" {0 0 0};
    %vpi_call/w 3 776 "$display", "=== 24-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 384, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 1193046, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 385, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 7903932, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 386, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 11184810, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 387, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 5592405, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 388, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 389, 0, 16;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
T_46.6 ; Top of for-loop
    %load/vec4 v000001df0e0d14d0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.7, 5;
    %pushi/vec4 392, 0, 16;
    %load/vec4 v000001df0e0d14d0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v000001df0e05b300_0, 0, 16;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v000001df0e0d14d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001df0e05a040_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_000001df0df3dcd0;
    %join;
T_46.8 ; for-loop step statement
    %load/vec4 v000001df0e0d14d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
    %jmp T_46.6;
T_46.7 ; for-loop exit label
    %vpi_call/w 3 791 "$display", "\000" {0 0 0};
    %vpi_call/w 3 792 "$display", "=== 32-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 514, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 515, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 516, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 517, 0, 16;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
T_46.9 ; Top of for-loop
    %load/vec4 v000001df0e0d14d0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.10, 5;
    %pushi/vec4 520, 0, 16;
    %load/vec4 v000001df0e0d14d0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v000001df0e05ae00_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000001df0e0d14d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001df0e05bbc0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_000001df0df3de60;
    %join;
T_46.11 ; for-loop step statement
    %load/vec4 v000001df0e0d14d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df0e0d14d0_0, 0, 32;
    %jmp T_46.9;
T_46.10 ; for-loop exit label
    %vpi_call/w 3 807 "$display", "\000" {0 0 0};
    %vpi_call/w 3 808 "$display", "=== Burst Mode Tests (32-bit) ===" {0 0 0};
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001df0e05b8a0_0, 0, 16;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v000001df0e059e60_0, 0, 32;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v000001df0e05ba80_0, 0, 32;
    %pushi/vec4 1432778632, 0, 32;
    %store/vec4 v000001df0e05b080_0, 0, 32;
    %pushi/vec4 2578103244, 0, 32;
    %store/vec4 v000001df0e05a400_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_burst_write_read32, S_000001df0df2ba70;
    %join;
    %pushi/vec4 516, 0, 16;
    %store/vec4 v000001df0e05afe0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_burst_read32, S_000001df0df2b8e0;
    %join;
    %vpi_call/w 3 820 "$display", "\000" {0 0 0};
    %vpi_call/w 3 821 "$display", "=== Large Burst Tests (16-bit COUNT validation) ===" {0 0 0};
    %pushi/vec4 300, 0, 16;
    %store/vec4 v000001df0e059f00_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_large_burst8, S_000001df0df2bc00;
    %join;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001df0e059f00_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_large_burst8, S_000001df0df2bc00;
    %join;
    %vpi_call/w 3 832 "$display", "\000" {0 0 0};
    %vpi_call/w 3 833 "$display", "=== Suite Summary ===" {0 0 0};
    %vpi_call/w 3 834 "$display", "8-bit:  PASS=%0d FAIL=%0d", v000001df0e0d0350_0, v000001df0e0d0f30_0 {0 0 0};
    %vpi_call/w 3 835 "$display", "16-bit: PASS=%0d FAIL=%0d", v000001df0e0d0d50_0, v000001df0e0d1c50_0 {0 0 0};
    %vpi_call/w 3 836 "$display", "24-bit: PASS=%0d FAIL=%0d", v000001df0e0d1610_0, v000001df0e0d1d90_0 {0 0 0};
    %vpi_call/w 3 837 "$display", "32-bit: PASS=%0d FAIL=%0d", v000001df0e0d17f0_0, v000001df0e0d2150_0 {0 0 0};
    %vpi_call/w 3 838 "$display", "Burst:  PASS=%0d FAIL=%0d", v000001df0e0d1e30_0, v000001df0e0d1070_0 {0 0 0};
    %load/vec4 v000001df0e0d0350_0;
    %load/vec4 v000001df0e0d0d50_0;
    %add;
    %load/vec4 v000001df0e0d1610_0;
    %add;
    %load/vec4 v000001df0e0d17f0_0;
    %add;
    %load/vec4 v000001df0e0d1e30_0;
    %add;
    %load/vec4 v000001df0e0d0f30_0;
    %load/vec4 v000001df0e0d1c50_0;
    %add;
    %load/vec4 v000001df0e0d1d90_0;
    %add;
    %load/vec4 v000001df0e0d2150_0;
    %add;
    %load/vec4 v000001df0e0d1070_0;
    %add;
    %vpi_call/w 3 839 "$display", "TOTAL:  PASS=%0d FAIL=%0d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %delay 5000000, 0;
    %vpi_call/w 3 843 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_000001df0e065ff0;
T_47 ;
    %delay 2755359744, 11;
    %vpi_call/w 3 849 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 850 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_pwb_multi_width.v";
    "..\gateware\pwb_spi_wb_bridge.v";
    "..\..\papilio_spi_slave\gateware\fifo_sync.v";
    "..\..\papilio_wb_register\gateware\wb_register_block.v";
