Hello, everyone. This is a repository for Active Control Gate Theory.

2021/9/21:
Upload the first version of the Verilog code.
It realize the ADDA process and finally output the disered waveform.
