<stg><name>hls_object_green_classification</name>


<trans_list>

<trans id="660" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="3" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="39" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="44" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="47" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="56" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="57" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="69" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="70" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="71" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="76" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="79" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
<literal name="icmp_ln561" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="81" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln561" val="1"/>
</and_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="82" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="85" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_0178769 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0178769"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_01787_171 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01787_171"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_01787_273 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01787_273"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %lbl = alloca i32 1

]]></Node>
<StgValue><ssdm name="lbl"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %top_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %middle_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="middle_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %gray_pix_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="gray_pix_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_loc"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %root_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="root_loc"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="64">
<![CDATA[
entry:12 %zext_ln349_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="zext_ln349_2_loc"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %rb_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="rb_1_loc"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %ra_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ra_1_loc"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="9" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="1">
<![CDATA[
entry:69 %call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:70 %store_ln445 = store i16 1, i16 %lbl

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %store_ln445 = store i32 0, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %store_ln445 = store i32 0, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:73 %store_ln445 = store i17 0, i17 %i_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:15 %spectopmodule_ln368 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln368"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_27, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %obj_is_green

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %object_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln396 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln396"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln405 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln405"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln409 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln409"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln418 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln418"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln419 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln419"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:64 %specmemcore_ln420 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln420"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln421 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln421"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:66 %specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln422"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:67 %specaxissidechannel_ln425 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_16

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln425"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:68 %specaxissidechannel_ln425 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_17

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln425"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="9" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="1">
<![CDATA[
entry:69 %call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
entry:74 %br_ln445 = br void %for.inc223

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc223:0 %i = load i17 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc223:1 %row_2 = load i32 %row

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
for.inc223:2 %top_2_load = load i8 %top_2

]]></Node>
<StgValue><ssdm name="top_2_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
for.inc223:3 %middle_2_load = load i8 %middle_2

]]></Node>
<StgValue><ssdm name="middle_2_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
for.inc223:4 %gray_pix_1_load = load i8 %gray_pix_1

]]></Node>
<StgValue><ssdm name="gray_pix_1_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="32">
<![CDATA[
for.inc223:5 %trunc_ln445 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln445"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="32">
<![CDATA[
for.inc223:6 %trunc_ln445_1 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln445_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc223:7 %icmp_ln445 = icmp_eq  i17 %i, i17 76800

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc223:8 %i_9 = add i17 %i, i17 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc223:9 %br_ln445 = br i1 %icmp_ln445, void %for.inc223.split_ifconv, void %Pass1_5_inner0.preheader

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc223.split_ifconv:0 %col_load_1 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:2 %trunc_ln445_3 = trunc i32 %col_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln445_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc223.split_ifconv:11 %tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln445_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
for.inc223.split_ifconv:12 %tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln445, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc223.split_ifconv:13 %add_ln455 = add i17 %tmp_s, i17 %tmp_31

]]></Node>
<StgValue><ssdm name="add_ln455"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:19 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:20 %select_ln453_2 = select i1 %tmp_36, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln453_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:21 %xor_ln453 = xor i32 %row_2, i32 %select_ln453_2

]]></Node>
<StgValue><ssdm name="xor_ln453"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:47 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:48 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:49 %select_ln453_3 = select i1 %tmp_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln453_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:50 %xor_ln453_1 = xor i32 %col_load_1, i32 %select_ln453_3

]]></Node>
<StgValue><ssdm name="xor_ln453_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="32">
<![CDATA[
Pass1_5_inner0.preheader:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.preheader:1 %store_ln502 = store i8 1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln502"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
Pass1_5_inner0.preheader:2 %br_ln502 = br void %Pass1_5_inner0

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="201" st_id="7" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="219" st_id="16" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="221" st_id="17" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="229" st_id="21" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="231" st_id="22" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="233" st_id="23" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="239" st_id="26" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="241" st_id="27" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="243" st_id="28" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="245" st_id="29" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="247" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc223.split_ifconv:6 %empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="34">
<![CDATA[
for.inc223.split_ifconv:7 %in_pix_data_V = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="in_pix_data_V"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="24">
<![CDATA[
for.inc223.split_ifconv:8 %R = trunc i24 %in_pix_data_V

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:9 %G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:10 %B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="8">
<![CDATA[
for.inc223.split_ifconv:63 %zext_ln457_2 = zext i8 %G

]]></Node>
<StgValue><ssdm name="zext_ln457_2"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:64 %mul_ln457 = mul i14 %zext_ln457_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln457"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="256" st_id="31" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:64 %mul_ln457 = mul i14 %zext_ln457_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln457"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="8">
<![CDATA[
for.inc223.split_ifconv:69 %zext_ln457_5 = zext i8 %B

]]></Node>
<StgValue><ssdm name="zext_ln457_5"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc223.split_ifconv:70 %mul_ln457_1 = mul i12 %zext_ln457_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln457_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="261" st_id="32" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc223.split_ifconv:27 %add_ln455_1 = add i17 %add_ln455, i17 %trunc_ln445_3

]]></Node>
<StgValue><ssdm name="add_ln455_1"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="17">
<![CDATA[
for.inc223.split_ifconv:28 %zext_ln455 = zext i17 %add_ln455_1

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:29 %imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="imgB_addr"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:30 %imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="imgG_addr"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:31 %imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="imgR_addr"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:32 %label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln455

]]></Node>
<StgValue><ssdm name="label_map_addr"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc223.split_ifconv:55 %store_ln453 = store i8 %R, i17 %imgR_addr

]]></Node>
<StgValue><ssdm name="store_ln453"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc223.split_ifconv:56 %store_ln454 = store i8 %G, i17 %imgG_addr

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
for.inc223.split_ifconv:57 %store_ln455 = store i8 %B, i17 %imgB_addr

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc223.split_ifconv:58 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="13">
<![CDATA[
for.inc223.split_ifconv:59 %zext_ln457 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln457"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc223.split_ifconv:60 %shl_ln457_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln457_1"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="9">
<![CDATA[
for.inc223.split_ifconv:61 %zext_ln457_1 = zext i9 %shl_ln457_1

]]></Node>
<StgValue><ssdm name="zext_ln457_1"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:62 %sub_ln457 = sub i14 %zext_ln457, i14 %zext_ln457_1

]]></Node>
<StgValue><ssdm name="sub_ln457"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:64 %mul_ln457 = mul i14 %zext_ln457_2, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln457"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="40" op_0_bw="14">
<![CDATA[
for.inc223.split_ifconv:65 %sext_ln457 = sext i14 %sub_ln457

]]></Node>
<StgValue><ssdm name="sext_ln457"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="41" op_0_bw="40">
<![CDATA[
for.inc223.split_ifconv:66 %zext_ln457_4 = zext i40 %sext_ln457

]]></Node>
<StgValue><ssdm name="zext_ln457_4"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="41" op_0_bw="14">
<![CDATA[
for.inc223.split_ifconv:67 %zext_ln457_3 = zext i14 %mul_ln457

]]></Node>
<StgValue><ssdm name="zext_ln457_3"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc223.split_ifconv:68 %add_ln457 = add i41 %zext_ln457_3, i41 %zext_ln457_4

]]></Node>
<StgValue><ssdm name="add_ln457"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc223.split_ifconv:70 %mul_ln457_1 = mul i12 %zext_ln457_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln457_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="283" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="65" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:14 %zext_ln453 = zext i32 %row_2

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc223.split_ifconv:15 %mul_ln453 = mul i65 %zext_ln453, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln453"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc223.split_ifconv:68 %add_ln457 = add i41 %zext_ln457_3, i41 %zext_ln457_4

]]></Node>
<StgValue><ssdm name="add_ln457"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc223.split_ifconv:70 %mul_ln457_1 = mul i12 %zext_ln457_5, i12 11

]]></Node>
<StgValue><ssdm name="mul_ln457_1"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="41" op_0_bw="12">
<![CDATA[
for.inc223.split_ifconv:71 %zext_ln457_6 = zext i12 %mul_ln457_1

]]></Node>
<StgValue><ssdm name="zext_ln457_6"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc223.split_ifconv:72 %add_ln457_1 = add i41 %add_ln457, i41 %zext_ln457_6

]]></Node>
<StgValue><ssdm name="add_ln457_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="291" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc223.split_ifconv:15 %mul_ln453 = mul i65 %zext_ln453, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln453"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:16 %udiv_ln_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln453, i32 34, i32 47

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc223.split_ifconv:72 %add_ln457_1 = add i41 %add_ln457, i41 %zext_ln457_6

]]></Node>
<StgValue><ssdm name="add_ln457_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="296" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:17 %mul_ln482 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln482"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:26 %zext_ln453_1 = zext i32 %col_load_1

]]></Node>
<StgValue><ssdm name="zext_ln453_1"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="65" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:33 %zext_ln453_2 = zext i32 %col_load_1

]]></Node>
<StgValue><ssdm name="zext_ln453_2"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc223.split_ifconv:34 %mul_ln453_1 = mul i65 %zext_ln453_2, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln453_1"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="56" op_0_bw="41">
<![CDATA[
for.inc223.split_ifconv:73 %zext_ln457_7 = zext i41 %add_ln457_1

]]></Node>
<StgValue><ssdm name="zext_ln457_7"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc223.split_ifconv:74 %mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln457_2"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:78 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2 = getelementptr i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1, i64 0, i64 %zext_ln453_1

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:79 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3 = getelementptr i8 %hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint, i64 0, i64 %zext_ln453_1

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="306" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:17 %mul_ln482 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln482"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc223.split_ifconv:34 %mul_ln453_1 = mul i65 %zext_ln453_2, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln453_1"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:35 %udiv_ln453_1_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln453_1, i32 34, i32 47

]]></Node>
<StgValue><ssdm name="udiv_ln453_1_cast"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc223.split_ifconv:74 %mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln457_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="312" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:17 %mul_ln482 = mul i14 %udiv_ln_cast, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln482"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:36 %add_ln482 = add i14 %mul_ln482, i14 %udiv_ln453_1_cast

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
for.inc223.split_ifconv:74 %mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107

]]></Node>
<StgValue><ssdm name="mul_ln457_2"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:75 %gray_pix = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln457_2, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="gray_pix"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="9">
<![CDATA[
for.inc223.split_ifconv:80 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="9">
<![CDATA[
for.inc223.split_ifconv:81 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:1 %trunc_ln445_2 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln445_2"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32">
<![CDATA[
for.inc223.split_ifconv:3 %trunc_ln445_4 = trunc i32 %row_2

]]></Node>
<StgValue><ssdm name="trunc_ln445_4"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc223.split_ifconv:4 %speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln448"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc223.split_ifconv:5 %specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln445"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc223.split_ifconv:18 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:22 %urem_ln453 = urem i32 %xor_ln453, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2">
<![CDATA[
for.inc223.split_ifconv:23 %trunc_ln453 = trunc i2 %urem_ln453

]]></Node>
<StgValue><ssdm name="trunc_ln453"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc223.split_ifconv:24 %sub_ln453 = sub i2 2, i2 %trunc_ln453

]]></Node>
<StgValue><ssdm name="sub_ln453"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc223.split_ifconv:25 %select_ln453 = select i1 %tmp_35, i2 %sub_ln453, i2 %trunc_ln453

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc223.split_ifconv:36 %add_ln482 = add i14 %mul_ln482, i14 %udiv_ln453_1_cast

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="14">
<![CDATA[
for.inc223.split_ifconv:37 %zext_ln482 = zext i14 %add_ln482

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:38 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:39 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:40 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:41 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:42 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:43 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:44 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:45 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc223.split_ifconv:46 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:51 %urem_ln453_1 = urem i32 %xor_ln453_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln453_1"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2">
<![CDATA[
for.inc223.split_ifconv:52 %trunc_ln453_1 = trunc i2 %urem_ln453_1

]]></Node>
<StgValue><ssdm name="trunc_ln453_1"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc223.split_ifconv:53 %sub_ln453_1 = sub i2 2, i2 %trunc_ln453_1

]]></Node>
<StgValue><ssdm name="sub_ln453_1"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc223.split_ifconv:54 %select_ln453_1 = select i1 %tmp_37, i2 %sub_ln453_1, i2 %trunc_ln453_1

]]></Node>
<StgValue><ssdm name="select_ln453_1"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc223.split_ifconv:76 %tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc223.split_ifconv:77 %icmp_ln466 = icmp_sgt  i31 %tmp_39, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln466"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="9">
<![CDATA[
for.inc223.split_ifconv:80 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="9">
<![CDATA[
for.inc223.split_ifconv:81 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc223.split_ifconv:82 %top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i1 %trunc_ln445_4

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc223.split_ifconv:83 %top_3 = select i1 %icmp_ln466, i8 %top, i8 0

]]></Node>
<StgValue><ssdm name="top_3"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc223.split_ifconv:84 %icmp_ln467 = icmp_sgt  i32 %row_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln467"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc223.split_ifconv:85 %middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i1 %trunc_ln445_4

]]></Node>
<StgValue><ssdm name="middle"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc223.split_ifconv:86 %middle_3 = select i1 %icmp_ln467, i8 %middle, i8 0

]]></Node>
<StgValue><ssdm name="middle_3"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc223.split_ifconv:87 %br_ln472 = br i1 %trunc_ln445_4, void %arrayidx25120.case.0, void %arrayidx25120.case.1

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln445_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx25120.case.0:0 %store_ln472 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln445_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx25120.case.0:1 %br_ln472 = br void %arrayidx25120.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln445_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx25120.case.1:0 %store_ln472 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln445_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx25120.case.1:1 %br_ln472 = br void %arrayidx25120.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx25120.exit:0 %col_load = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx25120.exit:1 %tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx25120.exit:2 %icmp_ln476 = icmp_sgt  i31 %tmp_44, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx25120.exit:3 %and_ln476 = and i1 %icmp_ln466, i1 %icmp_ln476

]]></Node>
<StgValue><ssdm name="and_ln476"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx25120.exit:4 %br_ln476 = br i1 %and_ln476, void %if.end299, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
if.then:1 %p_0_0_01787_171_load = load i8 %p_0_0_01787_171

]]></Node>
<StgValue><ssdm name="p_0_0_01787_171_load"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
if.then:2 %p_0_0_01787_273_load = load i8 %p_0_0_01787_273

]]></Node>
<StgValue><ssdm name="p_0_0_01787_273_load"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:6 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01787_171_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="9">
<![CDATA[
if.then:7 %zext_ln477_2 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln477_2"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="8">
<![CDATA[
if.then:11 %zext_ln477_4 = zext i8 %p_0_0_01787_273_load

]]></Node>
<StgValue><ssdm name="zext_ln477_4"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:14 %add_ln477 = add i10 %zext_ln477_2, i10 %zext_ln477_4

]]></Node>
<StgValue><ssdm name="add_ln477"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:22 %shl_ln478_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_pix_1_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln478_1"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="9">
<![CDATA[
if.then:23 %zext_ln478_2 = zext i9 %shl_ln478_1

]]></Node>
<StgValue><ssdm name="zext_ln478_2"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:24 %add_ln478 = add i10 %zext_ln478_2, i10 %zext_ln477_4

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.end299:0 %switch_ln482 = switch i2 %select_ln453, void %arrayidx30321125.case.2, i2 0, void %arrayidx30321125.case.0, i2 1, void %arrayidx30321125.case.1

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.1:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2136, i2 0, void %arrayidx30321125.case.0134, i2 1, void %arrayidx30321125.case.1135

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1135:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1135:1 %br_ln482 = br void %arrayidx30321125.exit133

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0134:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0134:1 %br_ln482 = br void %arrayidx30321125.exit133

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="378" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2136:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2136:1 %br_ln482 = br void %arrayidx30321125.exit133

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit133:0 %br_ln482 = br void %arrayidx30321125.exit

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.0:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2131, i2 0, void %arrayidx30321125.case.0129, i2 1, void %arrayidx30321125.case.1130

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1130:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1130:1 %br_ln482 = br void %arrayidx30321125.exit128

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0129:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0129:1 %br_ln482 = br void %arrayidx30321125.exit128

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2131:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2131:1 %br_ln482 = br void %arrayidx30321125.exit128

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="388" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit128:0 %br_ln482 = br void %arrayidx30321125.exit

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="389" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.2:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2141, i2 0, void %arrayidx30321125.case.0139, i2 1, void %arrayidx30321125.case.1140

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="390" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1140:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="391" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1140:1 %br_ln482 = br void %arrayidx30321125.exit138

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="392" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0139:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="393" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0139:1 %br_ln482 = br void %arrayidx30321125.exit138

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="394" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2141:0 %store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="395" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2141:1 %br_ln482 = br void %arrayidx30321125.exit138

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="396" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit138:0 %br_ln482 = br void %arrayidx30321125.exit

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit:0 %br_ln486 = br void %if.end340

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
if.then:0 %p_0_0_0178769_load = load i8 %p_0_0_0178769

]]></Node>
<StgValue><ssdm name="p_0_0_0178769_load"/></StgValue>
</operation>

<operation id="399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8">
<![CDATA[
if.then:3 %zext_ln477 = zext i8 %p_0_0_0178769_load

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="8">
<![CDATA[
if.then:4 %zext_ln477_1 = zext i8 %top_3

]]></Node>
<StgValue><ssdm name="zext_ln477_1"/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:5 %sub_ln477 = sub i9 %zext_ln477_1, i9 %zext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln477"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="9">
<![CDATA[
if.then:8 %sext_ln477 = sext i9 %sub_ln477

]]></Node>
<StgValue><ssdm name="sext_ln477"/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:9 %shl_ln477_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln477_1"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="9">
<![CDATA[
if.then:10 %zext_ln477_3 = zext i9 %shl_ln477_1

]]></Node>
<StgValue><ssdm name="zext_ln477_3"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="8">
<![CDATA[
if.then:12 %zext_ln477_5 = zext i8 %gray_pix

]]></Node>
<StgValue><ssdm name="zext_ln477_5"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="8">
<![CDATA[
if.then:13 %zext_ln477_6 = zext i8 %gray_pix

]]></Node>
<StgValue><ssdm name="zext_ln477_6"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="10">
<![CDATA[
if.then:15 %zext_ln477_7 = zext i10 %add_ln477

]]></Node>
<StgValue><ssdm name="zext_ln477_7"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:16 %sub_ln477_1 = sub i11 %zext_ln477_5, i11 %zext_ln477_7

]]></Node>
<StgValue><ssdm name="sub_ln477_1"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:17 %add_ln477_1 = add i11 %zext_ln477_3, i11 %sext_ln477

]]></Node>
<StgValue><ssdm name="add_ln477_1"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:18 %gx = add i11 %add_ln477_1, i11 %sub_ln477_1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:19 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="9">
<![CDATA[
if.then:20 %zext_ln478 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="8">
<![CDATA[
if.then:21 %zext_ln478_1 = zext i8 %top_3

]]></Node>
<StgValue><ssdm name="zext_ln478_1"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="10">
<![CDATA[
if.then:25 %zext_ln478_3 = zext i10 %add_ln478

]]></Node>
<StgValue><ssdm name="zext_ln478_3"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:26 %sub_ln478 = sub i11 %zext_ln478_3, i11 %zext_ln478

]]></Node>
<StgValue><ssdm name="sub_ln478"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:27 %sub_ln478_1 = sub i9 %zext_ln477_6, i9 %zext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln478_1"/></StgValue>
</operation>

<operation id="417" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="9">
<![CDATA[
if.then:28 %sext_ln478 = sext i9 %sub_ln478_1

]]></Node>
<StgValue><ssdm name="sext_ln478"/></StgValue>
</operation>

<operation id="418" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:29 %add_ln478_1 = add i11 %sext_ln478, i11 %sub_ln478

]]></Node>
<StgValue><ssdm name="add_ln478_1"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:30 %gy = sub i11 %add_ln478_1, i11 %zext_ln478_1

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="21" op_0_bw="11">
<![CDATA[
if.then:33 %sext_ln479_1 = sext i11 %gy

]]></Node>
<StgValue><ssdm name="sext_ln479_1"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="422" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="21" op_0_bw="11">
<![CDATA[
if.then:31 %sext_ln479 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln479"/></StgValue>
</operation>

<operation id="423" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:32 %mul_ln479 = mul i21 %sext_ln479, i21 %sext_ln479

]]></Node>
<StgValue><ssdm name="mul_ln479"/></StgValue>
</operation>

<operation id="424" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="425" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:34 %mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>

<operation id="426" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:35 %mag_sq = add i21 %mul_ln479, i21 %mul_ln479_1

]]></Node>
<StgValue><ssdm name="mag_sq"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="427" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:35 %mag_sq = add i21 %mul_ln479, i21 %mul_ln479_1

]]></Node>
<StgValue><ssdm name="mag_sq"/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
if.then:36 %edge = icmp_ugt  i21 %mag_sq, i21 48400

]]></Node>
<StgValue><ssdm name="edge"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then:37 %switch_ln482 = switch i2 %select_ln453, void %arrayidx30321125.case.2145, i2 0, void %arrayidx30321125.case.0143, i2 1, void %arrayidx30321125.case.1144

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="430" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.1144:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2155, i2 0, void %arrayidx30321125.case.0153, i2 1, void %arrayidx30321125.case.1154

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.0143:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2150, i2 0, void %arrayidx30321125.case.0148, i2 1, void %arrayidx30321125.case.1149

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>

<operation id="432" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx30321125.case.2145:0 %switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2160, i2 0, void %arrayidx30321125.case.0158, i2 1, void %arrayidx30321125.case.1159

]]></Node>
<StgValue><ssdm name="switch_ln482"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="433" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1154:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="434" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1154:1 %br_ln482 = br void %arrayidx30321125.exit152

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="435" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0153:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0153:1 %br_ln482 = br void %arrayidx30321125.exit152

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2155:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2155:1 %br_ln482 = br void %arrayidx30321125.exit152

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit152:0 %br_ln482 = br void %arrayidx30321125.exit142

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1149:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1149:1 %br_ln482 = br void %arrayidx30321125.exit147

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0148:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0148:1 %br_ln482 = br void %arrayidx30321125.exit147

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2150:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2150:1 %br_ln482 = br void %arrayidx30321125.exit147

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit147:0 %br_ln482 = br void %arrayidx30321125.exit142

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.1159:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.1159:1 %br_ln482 = br void %arrayidx30321125.exit157

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.0158:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.0158:1 %br_ln482 = br void %arrayidx30321125.exit157

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="14">
<![CDATA[
arrayidx30321125.case.2160:0 %store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
<literal name="select_ln453_1" val="!0"/>
<literal name="select_ln453_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.case.2160:1 %br_ln482 = br void %arrayidx30321125.exit157

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln453" val="!0"/>
<literal name="select_ln453" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx30321125.exit157:0 %br_ln482 = br void %arrayidx30321125.exit142

]]></Node>
<StgValue><ssdm name="br_ln482"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx30321125.exit142:0 %br_ln486 = br i1 %edge, void %if.end340, void %cond.end323_ifconv

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end323_ifconv:1 %add_ln487 = add i17 %trunc_ln445_3, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln487"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end323_ifconv:2 %add_ln487_1 = add i17 %add_ln455, i17 %add_ln487

]]></Node>
<StgValue><ssdm name="add_ln487_1"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end323_ifconv:7 %add_ln488 = add i8 %trunc_ln445_2, i8 255

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
cond.end323_ifconv:8 %tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln488, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="16">
<![CDATA[
cond.end323_ifconv:9 %zext_ln488 = zext i16 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
cond.end323_ifconv:10 %tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln488, i6 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="14">
<![CDATA[
cond.end323_ifconv:11 %zext_ln488_1 = zext i14 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="462" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end323_ifconv:12 %add_ln488_1 = add i17 %zext_ln488, i17 %zext_ln488_1

]]></Node>
<StgValue><ssdm name="add_ln488_1"/></StgValue>
</operation>

<operation id="463" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.end323_ifconv:13 %add_ln488_2 = add i17 %add_ln488_1, i17 %trunc_ln445_3

]]></Node>
<StgValue><ssdm name="add_ln488_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="464" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:3 %zext_ln487 = zext i17 %add_ln487_1

]]></Node>
<StgValue><ssdm name="zext_ln487"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end323_ifconv:4 %label_map_addr_1 = getelementptr i16 %label_map, i64 0, i64 %zext_ln487

]]></Node>
<StgValue><ssdm name="label_map_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:5 %cur = load i17 %label_map_addr_1

]]></Node>
<StgValue><ssdm name="cur"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:14 %zext_ln488_2 = zext i17 %add_ln488_2

]]></Node>
<StgValue><ssdm name="zext_ln488_2"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end323_ifconv:15 %label_map_addr_2 = getelementptr i16 %label_map, i64 0, i64 %zext_ln488_2

]]></Node>
<StgValue><ssdm name="label_map_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:16 %cur_7 = load i17 %label_map_addr_2

]]></Node>
<StgValue><ssdm name="cur_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="470" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:5 %cur = load i17 %label_map_addr_1

]]></Node>
<StgValue><ssdm name="cur"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="16">
<![CDATA[
cond.end323_ifconv:6 %trunc_ln350 = trunc i16 %cur

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="17">
<![CDATA[
cond.end323_ifconv:16 %cur_7 = load i17 %label_map_addr_2

]]></Node>
<StgValue><ssdm name="cur_7"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="16">
<![CDATA[
cond.end323_ifconv:17 %trunc_ln350_1 = trunc i16 %cur_7

]]></Node>
<StgValue><ssdm name="trunc_ln350_1"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end323_ifconv:18 %icmp_ln489 = icmp_ne  i16 %cur, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln489"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end323_ifconv:19 %icmp_ln492 = icmp_ne  i16 %cur_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln492"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end323_ifconv:25 %icmp_ln492_1 = icmp_ne  i16 %cur, i16 %cur_7

]]></Node>
<StgValue><ssdm name="icmp_ln492_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="477" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
cond.end323_ifconv:0 %lbl_load_6 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_6"/></StgValue>
</operation>

<operation id="478" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.end323_ifconv:20 %next_label_1 = add i16 %lbl_load_6, i16 1

]]></Node>
<StgValue><ssdm name="next_label_1"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end323_ifconv:21 %next_label = select i1 %icmp_ln492, i16 %lbl_load_6, i16 %next_label_1

]]></Node>
<StgValue><ssdm name="next_label"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end323_ifconv:22 %lbl_1 = select i1 %icmp_ln492, i16 %cur_7, i16 %lbl_load_6

]]></Node>
<StgValue><ssdm name="lbl_1"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end323_ifconv:23 %next_label_2 = select i1 %icmp_ln489, i16 %lbl_load_6, i16 %next_label

]]></Node>
<StgValue><ssdm name="next_label_2"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.end323_ifconv:24 %lbl_3 = select i1 %icmp_ln489, i16 %cur, i16 %lbl_1

]]></Node>
<StgValue><ssdm name="lbl_3"/></StgValue>
</operation>

<operation id="483" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end323_ifconv:26 %and_ln492 = and i1 %icmp_ln492, i1 %icmp_ln492_1

]]></Node>
<StgValue><ssdm name="and_ln492"/></StgValue>
</operation>

<operation id="484" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end323_ifconv:27 %and_ln492_1 = and i1 %and_ln492, i1 %icmp_ln489

]]></Node>
<StgValue><ssdm name="and_ln492_1"/></StgValue>
</operation>

<operation id="485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end323_ifconv:28 %br_ln492 = br i1 %and_ln492_1, void %if.end339, void %while.cond.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln492"/></StgValue>
</operation>

<operation id="486" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
while.cond.i.i.preheader:0 %call_ln487 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_1, i16 %cur, i16 %ra_1_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="487" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
while.cond.i.i.preheader:0 %call_ln487 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_1, i16 %cur, i16 %ra_1_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="488" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond.i.i.preheader:1 %ra_1_loc_load = load i16 %ra_1_loc

]]></Node>
<StgValue><ssdm name="ra_1_loc_load"/></StgValue>
</operation>

<operation id="489" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.i.preheader:2 %call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_2, i9 %trunc_ln350, i16 %ra_1_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="490" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.i.preheader:2 %call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_2, i9 %trunc_ln350, i16 %ra_1_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="491" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.cond.i.i.preheader:3 %call_ln488 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln349_2_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln488"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="492" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.cond.i.i.preheader:3 %call_ln488 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln349_2_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln488"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="493" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond.i.i.preheader:4 %rb_1_loc_load = load i16 %rb_1_loc

]]></Node>
<StgValue><ssdm name="rb_1_loc_load"/></StgValue>
</operation>

<operation id="494" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.i.preheader:7 %call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_22, i9 %trunc_ln350_1, i16 %rb_1_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>

<operation id="495" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.cond.i.i.preheader:8 %icmp_ln364 = icmp_eq  i16 %ra_1_loc_load, i16 %rb_1_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="496" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.cond.i.i.preheader:5 %zext_ln349_2_loc_load = load i9 %zext_ln349_2_loc

]]></Node>
<StgValue><ssdm name="zext_ln349_2_loc_load"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="9">
<![CDATA[
while.cond.i.i.preheader:6 %zext_ln349_2_reload_cast = zext i9 %zext_ln349_2_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln349_2_reload_cast"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.i.preheader:7 %call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_22, i9 %trunc_ln350_1, i16 %rb_1_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i.i.preheader:9 %br_ln364 = br i1 %icmp_ln364, void %if.then.i, void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln492_1" val="1"/>
<literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:0 %parent_addr_2 = getelementptr i16 %parent, i64 0, i64 %zext_ln349_2_reload_cast

]]></Node>
<StgValue><ssdm name="parent_addr_2"/></StgValue>
</operation>

<operation id="501" st_id="55" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln492_1" val="1"/>
<literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i:1 %store_ln364 = store i16 %ra_1_loc_load, i9 %parent_addr_2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="502" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln492_1" val="1"/>
<literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:2 %br_ln364 = br void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="503" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
<literal name="and_ln492_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit:0 %br_ln492 = br void %if.end339

]]></Node>
<StgValue><ssdm name="br_ln492"/></StgValue>
</operation>

<operation id="504" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end339:0 %store_ln493 = store i16 %next_label_2, i16 %lbl

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="505" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln476" val="1"/>
<literal name="edge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
if.end339:1 %br_ln493 = br void %if.end340

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="506" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end340:1 %col_load_2 = load i32 %col

]]></Node>
<StgValue><ssdm name="col_load_2"/></StgValue>
</operation>

<operation id="507" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end340:3 %col_1 = add i32 %col_load_2, i32 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="508" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:8 %store_ln445 = store i8 %gray_pix, i8 %gray_pix_1

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:9 %store_ln445 = store i8 %middle_3, i8 %middle_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="510" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:10 %store_ln445 = store i8 %top_3, i8 %top_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="511" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:11 %store_ln445 = store i8 %gray_pix_1_load, i8 %p_0_0_01787_273

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="512" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:12 %store_ln445 = store i8 %middle_2_load, i8 %p_0_0_01787_171

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="513" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end340:13 %store_ln445 = store i8 %top_2_load, i8 %p_0_0_0178769

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="514" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end340:16 %store_ln445 = store i17 %i_9, i17 %i_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="515" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
if.end340:0 %lbl_2 = phi i16 %lbl_3, void %if.end339, i16 0, void %arrayidx30321125.exit, i16 0, void %arrayidx30321125.exit142

]]></Node>
<StgValue><ssdm name="lbl_2"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end340:2 %store_ln494 = store i16 %lbl_2, i17 %label_map_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end340:4 %icmp_ln497 = icmp_eq  i32 %col_1, i32 320

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="518" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end340:5 %add_ln497 = add i32 %row_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end340:6 %col_2 = select i1 %icmp_ln497, i32 0, i32 %col_1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end340:7 %row_3 = select i1 %icmp_ln497, i32 %add_ln497, i32 %row_2

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end340:14 %store_ln445 = store i32 %row_3, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end340:15 %store_ln445 = store i32 %col_2, i32 %col

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
if.end340:17 %br_ln445 = br void %for.inc223

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="524" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
Pass1_5_inner0:0 %y_3 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="525" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0:1 %icmp_ln502 = icmp_eq  i8 %y_3, i8 239

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="526" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Pass1_5_inner0:2 %br_ln502 = br i1 %icmp_ln502, void %Pass1_5_inner0.split, void %PASS2

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="32">
<![CDATA[
PASS2:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="529" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
PASS2:1 %lbl_load = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
PASS2:2 %tmp_40 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lbl_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="531" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
PASS2:3 %icmp_ln518 = icmp_eq  i15 %tmp_40, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln518"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
PASS2:4 %store_ln518 = store i16 1, i16 %i_6

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="533" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
PASS2:5 %br_ln518 = br void %for.body399

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="534" st_id="58" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="535" st_id="59" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="536" st_id="60" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="537" st_id="61" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="538" st_id="62" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="539" st_id="63" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="540" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:2 %zext_ln502 = zext i8 %y_3

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="541" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:3 %mul_ln502 = mul i17 %zext_ln502, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln502"/></StgValue>
</operation>

<operation id="542" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:4 %tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln502, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="543" st_id="64" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="544" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:5 %udiv_ln1_cast = zext i7 %tmp_41

]]></Node>
<StgValue><ssdm name="udiv_ln1_cast"/></StgValue>
</operation>

<operation id="545" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:6 %empty_50 = mul i14 %udiv_ln1_cast, i14 107

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="546" st_id="65" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:7 %p_cast84 = zext i14 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:8 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:9 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
Pass1_5_inner0.split:10 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:13 %empty_51 = add i8 %y_3, i8 255

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:14 %p_cast82 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:15 %mul28 = mul i17 %p_cast82, i17 342

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:16 %tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul28, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="556" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:19 %indvars_iv_next118 = add i8 %y_3, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next118"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="8">
<![CDATA[
Pass1_5_inner0.split:20 %indvars_iv_next118_cast = zext i8 %indvars_iv_next118

]]></Node>
<StgValue><ssdm name="indvars_iv_next118_cast"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Pass1_5_inner0.split:21 %mul26 = mul i17 %indvars_iv_next118_cast, i17 342

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
Pass1_5_inner0.split:22 %tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul26, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="560" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:25 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:26 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184"/></StgValue>
</operation>

<operation id="562" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:27 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
Pass1_5_inner0.split:30 %store_ln502 = store i8 %indvars_iv_next118, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln502"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="564" st_id="67" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>

<operation id="565" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:17 %zext_ln509 = zext i7 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="566" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:18 %mul_ln509 = mul i14 %zext_ln509, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln509"/></StgValue>
</operation>

<operation id="567" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="7">
<![CDATA[
Pass1_5_inner0.split:23 %zext_ln509_13 = zext i7 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln509_13"/></StgValue>
</operation>

<operation id="568" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Pass1_5_inner0.split:24 %mul_ln509_1 = mul i14 %zext_ln509_13, i14 107

]]></Node>
<StgValue><ssdm name="mul_ln509_1"/></StgValue>
</operation>

<operation id="569" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:25 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183"/></StgValue>
</operation>

<operation id="570" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:26 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184"/></StgValue>
</operation>

<operation id="571" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="14">
<![CDATA[
Pass1_5_inner0.split:27 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182

]]></Node>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="572" st_id="68" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
Pass1_5_inner0.split:11 %urem_ln502 = urem i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln502"/></StgValue>
</operation>

<operation id="573" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="2">
<![CDATA[
Pass1_5_inner0.split:12 %trunc_ln502 = trunc i2 %urem_ln502

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="574" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
Pass1_5_inner0.split:28 %tmp = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185, i2 %trunc_ln502

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="575" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
Pass1_5_inner0.split:29 %call_ln502 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln509, i14 %empty_50, i14 %mul_ln509_1, i2 %trunc_ln502, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="576" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Pass1_5_inner0.split:0 %speclooptripcount_ln502 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln502"/></StgValue>
</operation>

<operation id="577" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pass1_5_inner0.split:1 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="578" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
Pass1_5_inner0.split:29 %call_ln502 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln509, i14 %empty_50, i14 %mul_ln509_1, i2 %trunc_ln502, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="579" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
Pass1_5_inner0.split:31 %br_ln502 = br void %Pass1_5_inner0

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body399:0 %root = load i16 %i_6

]]></Node>
<StgValue><ssdm name="root"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body399:1 %lbl_load_1 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_1"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="16">
<![CDATA[
for.body399:2 %trunc_ln518 = trunc i16 %root

]]></Node>
<StgValue><ssdm name="trunc_ln518"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body399:3 %icmp_ln518_1 = icmp_ult  i16 %root, i16 %lbl_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln518_1"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body399:4 %br_ln518 = br i1 %icmp_ln518_1, void %for.body420.preheader, void %for.body399.split

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="16">
<![CDATA[
for.body399.split:0 %zext_ln350 = zext i16 %root

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body399.split:3 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="9">
<![CDATA[
for.body399.split:4 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="588" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body420.preheader:0 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2, i16 %label_map, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="589" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body399.split:1 %speclooptripcount_ln518 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln518"/></StgValue>
</operation>

<operation id="590" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body399.split:2 %specloopname_ln518 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln518"/></StgValue>
</operation>

<operation id="591" st_id="71" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="9">
<![CDATA[
for.body399.split:4 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="592" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body399.split:5 %icmp_ln521 = icmp_eq  i16 %root, i16 %parent_load

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="593" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body399.split:6 %br_ln521 = br i1 %icmp_ln521, void %while.cond.i.preheader, void %for.inc409

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="594" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
while.cond.i.preheader:0 %call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_13, i16 %root, i16 %root_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="595" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
while.cond.i.preheader:0 %call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_13, i16 %root, i16 %root_loc, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="596" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond.i.preheader:1 %root_loc_load = load i16 %root_loc

]]></Node>
<StgValue><ssdm name="root_loc_load"/></StgValue>
</operation>

<operation id="597" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.preheader:2 %call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_24, i9 %trunc_ln518, i16 %root_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="598" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.cond.i.preheader:2 %call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_24, i9 %trunc_ln518, i16 %root_loc_load, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="599" st_id="76" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
while.cond.i.preheader:3 %store_ln521 = store i16 %root_loc_load, i9 %parent_addr

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="600" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
while.cond.i.preheader:4 %br_ln521 = br void %for.inc409

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="601" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc409:0 %add_ln518 = add i16 %root, i16 1

]]></Node>
<StgValue><ssdm name="add_ln518"/></StgValue>
</operation>

<operation id="602" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc409:1 %store_ln518 = store i16 %add_ln518, i16 %i_6

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="603" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
for.inc409:2 %br_ln518 = br void %for.body399

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="604" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body420.preheader:0 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2, i16 %label_map, i16 %parent

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="605" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="9" op_5_bw="9" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body420.preheader:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="606" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="9" op_5_bw="9" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body420.preheader:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.body420.preheader:2 %specmemcore_ln552 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln552"/></StgValue>
</operation>

<operation id="608" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body420.preheader:3 %br_ln555 = br i1 %icmp_ln518, void %for.inc517.preheader, void %pass_4

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>

<operation id="609" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="32">
<![CDATA[
for.inc517.preheader:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="610" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc517.preheader:1 %lbl_load_2 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_2"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc517.preheader:2 %call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc517.preheader:3 %store_ln561 = store i16 1, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="613" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc517.preheader:2 %call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="614" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
for.inc517.preheader:4 %br_ln561 = br void %for.body524

]]></Node>
<StgValue><ssdm name="br_ln561"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="615" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body524:0 %i_8 = load i16 %i_5

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="616" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body524:1 %lbl_load_3 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_3"/></StgValue>
</operation>

<operation id="617" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body524:2 %icmp_ln561 = icmp_eq  i16 %i_8, i16 %lbl_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln561"/></StgValue>
</operation>

<operation id="618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body524:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="619" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body524:4 %br_ln561 = br i1 %icmp_ln561, void %for.body524.split, void %pass_4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln561"/></StgValue>
</operation>

<operation id="620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
<literal name="icmp_ln561" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="16">
<![CDATA[
for.body524.split:0 %zext_ln561 = zext i16 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln561"/></StgValue>
</operation>

<operation id="621" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
<literal name="icmp_ln561" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body524.split:2 %parent_addr_1 = getelementptr i16 %parent, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="parent_addr_1"/></StgValue>
</operation>

<operation id="622" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
<literal name="icmp_ln561" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="9">
<![CDATA[
for.body524.split:3 %parent_load_1 = load i9 %parent_addr_1

]]></Node>
<StgValue><ssdm name="parent_load_1"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
<literal name="icmp_ln561" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
pass_4.loopexit:0 %br_ln0 = br void %pass_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln561" val="1"/>
</and_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
pass_4:0 %lbl_load_4 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_4"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln561" val="1"/>
</and_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="1" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
pass_4:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="626" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body524.split:1 %specloopname_ln561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln561"/></StgValue>
</operation>

<operation id="627" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="9">
<![CDATA[
for.body524.split:3 %parent_load_1 = load i9 %parent_addr_1

]]></Node>
<StgValue><ssdm name="parent_load_1"/></StgValue>
</operation>

<operation id="628" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body524.split:4 %icmp_ln562 = icmp_eq  i16 %i_8, i16 %parent_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln562"/></StgValue>
</operation>

<operation id="629" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body524.split:5 %br_ln562 = br i1 %icmp_ln562, void %for.inc571, void %PASS_3_5_2_in

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="630" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:1 %min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="min_x_addr"/></StgValue>
</operation>

<operation id="631" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:2 %max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="max_x_addr"/></StgValue>
</operation>

<operation id="632" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:3 %min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="min_y_addr"/></StgValue>
</operation>

<operation id="633" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
PASS_3_5_2_in:4 %max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln561

]]></Node>
<StgValue><ssdm name="max_y_addr"/></StgValue>
</operation>

<operation id="634" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:5 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="635" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:6 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>

<operation id="636" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:7 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>

<operation id="637" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:8 %max_y_load = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="638" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:5 %min_x_load = load i9 %min_x_addr

]]></Node>
<StgValue><ssdm name="min_x_load"/></StgValue>
</operation>

<operation id="639" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:6 %max_x_load = load i9 %max_x_addr

]]></Node>
<StgValue><ssdm name="max_x_load"/></StgValue>
</operation>

<operation id="640" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:7 %min_y_load = load i9 %min_y_addr

]]></Node>
<StgValue><ssdm name="min_y_load"/></StgValue>
</operation>

<operation id="641" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
PASS_3_5_2_in:8 %max_y_load = load i9 %max_y_addr

]]></Node>
<StgValue><ssdm name="max_y_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="642" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
PASS_3_5_2_in:0 %lbl_load_5 = load i16 %lbl

]]></Node>
<StgValue><ssdm name="lbl_load_5"/></StgValue>
</operation>

<operation id="643" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
PASS_3_5_2_in:9 %call_ln561 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="644" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
PASS_3_5_2_in:9 %call_ln561 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>

<operation id="645" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
PASS_3_5_2_in:10 %br_ln0 = br void %for.inc571

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc571:0 %add_ln561 = add i16 %i_8, i16 1

]]></Node>
<StgValue><ssdm name="add_ln561"/></StgValue>
</operation>

<operation id="647" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc571:1 %store_ln561 = store i16 %add_ln561, i16 %i_5

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="648" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
for.inc571:2 %br_ln561 = br void %for.body524

]]></Node>
<StgValue><ssdm name="br_ln561"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="649" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="1" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
pass_4:1 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="650" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
pass_4:2 %count_loc_load = load i16 %count_loc

]]></Node>
<StgValue><ssdm name="count_loc_load"/></StgValue>
</operation>

<operation id="651" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
pass_4:3 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_592_5, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="652" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
pass_4:3 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_592_5, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="653" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
pass_4:4 %empty_52 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="654" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
pass_4:5 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="655" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
pass_4:6 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_626_6, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="656" st_id="89" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
pass_4:7 %write_ln632 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %object_count, i16 %count_loc_load

]]></Node>
<StgValue><ssdm name="write_ln632"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="657" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
pass_4:5 %call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="658" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
pass_4:6 %call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_626_6, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="659" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0">
<![CDATA[
pass_4:8 %ret_ln634 = ret

]]></Node>
<StgValue><ssdm name="ret_ln634"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
