

RP/0/RP0/CPU0:ATG-1-DR#show controllers gigabitEthernet * phy 
RP/0/RP0/CPU0:ATG-1-DR#terminal length 0
Mon Mar 27 11:28:27.476 BKK
RP/0/RP0/CPU0:ATG-1-DR#show controllers gigabitEthernet * phy 
Mon Mar 27 11:28:29.738 BKK

int Gige/0/0/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920560      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 30 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 81 
        0x60:   00 00 08 D6 42 87 0A 2A E1 D4 DE DE B5 FF 2D 8A 
        0x70:   38 1A 12 00 00 00 00 00 00 00 00 00 C9 21 A0 7B 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.41 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 10444 in units of 2uAmp
                Tx power: 1 dBm (13645 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E ED 7E 72 01 9E 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920561      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 31 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 82 
        0x60:   00 00 08 A3 FF 4E D3 B5 E3 E4 C0 CE 74 E3 5F 5C 
        0x70:   7C 56 58 00 00 00 00 00 00 00 00 00 01 28 41 C4 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.41 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11644 in units of 2uAmp
                Tx power: 2 dBm (16403 in units of 0.1 uW)
                Rx power: -6 dBm (2211 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 77 7E 72 01 A5 00 00 09 35 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920562      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 32 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 83 
        0x60:   00 00 08 E8 4E 4B 0D 15 1B AC 12 45 6F 1D B2 ED 
        0x70:   AB 05 37 00 00 00 00 00 00 00 00 00 B7 7C DE 8D 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 62.143 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 12225 in units of 2uAmp
                Tx power: 2 dBm (14487 in units of 0.1 uW)
                Rx power: -13 dBm (398 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 02 7E 24 01 9F 00 00 01 7D 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920563      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 33 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 84 
        0x60:   00 00 08 F7 30 F0 32 21 D6 B2 31 EC F3 B6 0D EC 
        0x70:   18 45 BE 00 00 00 00 00 00 00 00 00 C2 DD 44 FB 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.41 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11050 in units of 2uAmp
                Tx power: 2 dBm (14468 in units of 0.1 uW)
                Rx power: 0 dBm (9248 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        List of active alarm(s):
                RX Power High
        List of active warning(s):
        RX Power High
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0080
        Warning Status: 0080

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E ED 7E 72 01 94 00 00 22 7C 00 00 00 00 00 00 
        0x70:   00 80 00 00 00 80 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920564      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 85 
        0x60:   00 00 08 31 2D 97 66 94 E9 5D 17 CE 7D E6 68 4F 
        0x70:   1A 49 D8 00 00 00 00 00 00 00 00 00 A8 64 73 1D 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.198 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 14100 in units of 2uAmp
                Tx power: 1 dBm (12823 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 77 7E 72 01 96 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920565      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 86 
        0x60:   00 00 08 B0 D5 9E FA 83 C3 12 AB 97 D6 31 59 52 
        0x70:   7E F8 5D 00 00 00 00 00 00 00 00 00 6F 8C 17 04 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 62.143 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 11325 in units of 2uAmp
                Tx power: 2 dBm (16402 in units of 0.1 uW)
                Rx power: -14 dBm (286 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 77 7E 72 01 97 00 00 01 4D 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920566      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 87 
        0x60:   00 00 08 F1 71 EC A9 9D 27 D1 B0 9B 14 03 9D B9 
        0x70:   98 43 FE 00 00 00 00 00 00 00 00 00 0C 31 9B 4B 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 61.95 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 10919 in units of 2uAmp
                Tx power: 2 dBm (15936 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 02 7E 72 01 9E 00 00 03 54 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60828204    Value : 0x0 
 1.2 FPGA Address : 0x60828204    Value : 0x0 
 2.1 FPGA Address : 0x60828200    Value : 0x0 
 2.2 FPGA Address : 0x60828200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920567      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 88 
        0x60:   00 00 08 97 85 4B 7C 68 35 95 C2 EC CD 92 B8 07 
        0x70:   5E EB 61 00 00 00 00 00 00 00 00 00 B2 48 53 0B 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 64.100 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 12844 in units of 2uAmp
                Tx power: 2 dBm (16196 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2D 8D 7F 0E 01 A7 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920568      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 89 
        0x60:   00 00 08 2A 84 79 D7 B5 3A 2C FC F4 65 80 11 5A 
        0x70:   47 6A 42 00 00 00 00 00 00 00 00 00 36 B4 93 5E 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.41 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11250 in units of 2uAmp
                Tx power: 2 dBm (16336 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2D 1A 7E C0 01 97 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920569      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 36 39 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 8A 
        0x60:   00 00 08 87 AB 30 10 07 45 65 F0 AE 6F D7 D9 5E 
        0x70:   E6 2E C7 00 00 00 00 00 00 00 00 00 16 5D 73 49 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 65.166 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 13200 in units of 2uAmp
                Tx power: 2 dBm (16785 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2D 8D 7E C0 01 A5 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920570      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 30 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 82 
        0x60:   00 00 08 A7 8F C2 46 1A 8A B5 F3 80 0B F5 3E E7 
        0x70:   12 4F F1 00 00 00 00 00 00 00 00 00 64 0E 89 2B 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 67.154 C
                Supply voltage: 32058 in units of 100uVolt
                Tx bias: 13000 in units of 2uAmp
                Tx power: 2 dBm (15735 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2F 63 7E C0 01 93 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920571      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 31 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 83 
        0x60:   00 00 08 0F CD 20 69 F0 8A 4F E1 69 A7 1D A9 0E 
        0x70:   25 FF BA 00 00 00 00 00 00 00 00 00 B9 F7 37 03 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.41 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 10869 in units of 2uAmp
                Tx power: 2 dBm (16121 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 02 7E C0 01 A4 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Optics Not Present

 Optics Not Present

int Gige/0/2/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920572      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 32 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 84 
        0x60:   00 00 08 44 CD 91 49 2D E9 3E 5C 38 0F 35 E9 3D 
        0x70:   89 29 2C 00 00 00 00 00 00 00 00 00 DB 0D 55 81 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.198 C
                Supply voltage: 31824 in units of 100uVolt
                Tx bias: 11375 in units of 2uAmp
                Tx power: 2 dBm (15879 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 77 7D 3A 01 9F 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920573      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 33 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 85 
        0x60:   00 00 08 85 28 A9 35 60 A9 09 12 B5 9E 8B 51 D3 
        0x70:   EA F2 6F 00 00 00 00 00 00 00 00 00 DE 35 5C 6D 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 66.75 C
                Supply voltage: 31824 in units of 100uVolt
                Tx bias: 13400 in units of 2uAmp
                Tx power: 2 dBm (15453 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2F DB 7D 3A 01 A7 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920574      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 86 
        0x60:   00 00 08 5D 0B 3B D8 34 89 B6 F0 94 81 31 2D 55 
        0x70:   EE 07 15 00 00 00 00 00 00 00 00 00 6D C6 3E 58 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 66.75 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 12575 in units of 2uAmp
                Tx power: 2 dBm (15807 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2F DB 7C EC 01 A1 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920575      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 87 
        0x60:   00 00 08 B2 2B 36 B2 FD 15 A7 68 3F 1F 89 16 55 
        0x70:   EF 2F 38 00 00 00 00 00 00 00 00 00 04 46 6F D4 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 66.241 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 14900 in units of 2uAmp
                Tx power: 2 dBm (17058 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2F DB 7C 9E 01 9E 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920576      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 88 
        0x60:   00 00 08 AC 45 35 80 EC E7 54 4F 7E 04 49 1C 0A 
        0x70:   E9 48 37 00 00 00 00 00 00 00 00 00 4F 18 19 36 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 67.154 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 12100 in units of 2uAmp
                Tx power: 2 dBm (16622 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   30 CC 7C EC 01 97 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920577      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 89 
        0x60:   00 00 08 0A 71 8B 20 72 A4 A2 B0 EC 9E 8F 1A 7A 
        0x70:   96 67 72 00 00 00 00 00 00 00 00 00 EF EE D8 BC 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 65.4 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 13244 in units of 2uAmp
                Tx power: 1 dBm (13295 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2F 63 7C EC 01 A1 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920578      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 35 37 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 8A 
        0x60:   00 00 08 2D 4A A0 E7 78 C9 8B A3 4B 1D 4D 57 39 
        0x70:   47 31 CD 00 00 00 00 00 00 00 00 00 1E D4 D3 0A 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 64.100 C
                Supply voltage: 31980 in units of 100uVolt
                Tx bias: 13200 in units of 2uAmp
                Tx power: 2 dBm (16427 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   2E 02 7E 24 01 91 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 11/01/18
        Vendor name: OEM             
        Vendor OUI: 0
        Vendor Part Number (PN): GLC-ZX-SM       
        Vendor Rev: 1.00
        Vendor SN (SN): P4Z7540         
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented: none
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        0x20:   20 20 20 20 00 00 00 00 47 4C 43 2D 5A 58 2D 53 
        0x30:   4D 20 20 20 20 20 20 20 31 2E 30 30 06 0E 00 23 
        0x40:   00 1A 00 00 50 34 5A 37 35 34 30 20 20 20 20 20 
        0x50:   20 20 20 20 31 31 30 31 31 38 20 20 00 00 00 54 
        0x60:   00 00 11 74 B7 02 B1 2B 89 C7 8C 0A B5 25 59 74 
        0x70:   91 67 A9 45 65 00 00 00 00 00 5B F4 F9 42 E6 E0 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Diagnostics contents (hex):
        0x00:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x10:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x20:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x50:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x60:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x90:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xA0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xB0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xC0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xD0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE T (1a)
        Connector: reserved
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Copper supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/09/20
        Vendor name: OEM             
        Vendor OUI: 0
        Vendor Part Number (PN): GLC-T           
        Vendor Rev: 1.00
        Vendor SN (SN): GT1L096         
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented: none
        Idprom contents (hex):
        0x00:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x10:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        0x20:   20 20 20 20 00 00 00 00 47 4C 43 2D 54 20 20 20 
        0x30:   20 20 20 20 20 20 20 20 31 2E 30 30 00 00 00 85 
        0x40:   00 1A 00 00 47 54 31 4C 30 39 36 20 20 20 20 20 
        0x50:   20 20 20 20 31 30 30 39 32 30 20 20 00 00 00 5D 
        0x60:   00 00 11 A2 16 95 8B AA F9 65 B5 A5 ED 3B 86 EA 
        0x70:   E8 23 8D 0E 1E 00 00 00 00 00 4B A3 23 76 4A CB 
        0x80:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x90:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        State: Enabled
Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        SFP PHY Registers
         Register 0x0 :   1140  7949  141   cc2   de1   0     4     2801
         Register 0x8 :   0     f00   4000  0     0     0     0     f000
         Register 0x10:   78    8140  0     0     c68   0     0     0   
         Register 0x18:   4100  0     2     8084  0     0     0     0   

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cc204    Value : 0x0 
 1.2 FPGA Address : 0x607cc204    Value : 0x0 
 2.1 FPGA Address : 0x607cc200    Value : 0x0 
 2.2 FPGA Address : 0x607cc200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0
RP/0/RP0/CPU0:ATG-1-DR#exit
