

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_79_22'
================================================================
* Date:           Sat Dec  7 11:06:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      486|      486|  4.860 us|  4.860 us|  486|  486|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2  |      484|      484|        13|          8|          1|    60|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 16 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln76_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln76_1"   --->   Operation 18 'read' 'sext_ln76_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln76_1_cast = sext i62 %sext_ln76_1_read"   --->   Operation 19 'sext' 'sext_ln76_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i40"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 24 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln76_1_cast" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln79 = icmp_ult  i7 %j_2, i7 120" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc11.loopexit.i41.exitStub, void %for.inc.i40.split" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 30 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_3_cast5 = zext i7 %j_2" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 31 'zext' 'j_3_cast5' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %j_3_cast5" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 32 'getelementptr' 'fc1_output_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.09ns)   --->   "%fc1_output_load = load i7 %fc1_output_addr" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 33 'load' 'fc1_output_load' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln79 = or i7 %j_2, i7 1" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 34 'or' 'or_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %or_ln79" [lenet_support.cpp:77->lenet_main.cpp:48]   --->   Operation 35 'zext' 'zext_ln77' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fc1_output_addr_1 = getelementptr i32 %fc1_output, i64 0, i64 %zext_ln77" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 36 'getelementptr' 'fc1_output_addr_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.09ns)   --->   "%fc1_output_load_1 = load i7 %fc1_output_addr_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 37 'load' 'fc1_output_load_1' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j_2, i7 2" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 38 'add' 'add_ln79' <Predicate = (icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.40ns)   --->   "%store_ln79 = store i7 %add_ln79, i7 %j" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 39 'store' 'store_ln79' <Predicate = (icmp_ln79)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/2] (1.09ns)   --->   "%fc1_output_load = load i7 %fc1_output_addr" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 40 'load' 'fc1_output_load' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 41 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 41 'read' 'gmem_addr_read' <Predicate = (icmp_ln79)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/2] (1.09ns)   --->   "%fc1_output_load_1 = load i7 %fc1_output_addr_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 42 'load' 'fc1_output_load_1' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem_addr_read" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 43 'bitcast' 'bitcast_ln81' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 44 'read' 'gmem_addr_read_2' <Predicate = (icmp_ln79)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : [1/1] (0.79ns)   --->   Input mux for Operation 45 '%mul7_i1 = fmul i32 %fc1_output_load, i32 %bitcast_ln81'
ST_3 : Operation 45 [3/3] (5.29ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 45 'fmul' 'mul7_i1' <Predicate = (icmp_ln79)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %gmem_addr_read_2" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 46 'bitcast' 'bitcast_ln81_2' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 47 [2/3] (6.08ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 47 'fmul' 'mul7_i1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.79ns)   --->   Input mux for Operation 48 '%mul7_i36_1 = fmul i32 %fc1_output_load_1, i32 %bitcast_ln81_2'
ST_4 : Operation 48 [3/3] (5.29ns)   --->   "%mul7_i36_1 = fmul i32 %fc1_output_load_1, i32 %bitcast_ln81_2" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 48 'fmul' 'mul7_i36_1' <Predicate = (icmp_ln79)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 49 [1/3] (6.08ns)   --->   "%mul7_i1 = fmul i32 %fc1_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 49 'fmul' 'mul7_i1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/3] (6.08ns)   --->   "%mul7_i36_1 = fmul i32 %fc1_output_load_1, i32 %bitcast_ln81_2" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 50 'fmul' 'mul7_i36_1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum"   --->   Operation 64 'load' 'sum_load_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_3_out, i32 %sum_load_2"   --->   Operation 65 'write' 'write_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 51 'load' 'sum_load' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 52 '%sum_3 = fadd i32 %sum_load, i32 %mul7_i1'
ST_6 : Operation 52 [4/4] (4.91ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 52 'fadd' 'sum_3' <Predicate = (icmp_ln79)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/3] (6.08ns)   --->   "%mul7_i36_1 = fmul i32 %fc1_output_load_1, i32 %bitcast_ln81_2" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 53 'fmul' 'mul7_i36_1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.71>
ST_7 : Operation 54 [3/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 54 'fadd' 'sum_3' <Predicate = (icmp_ln79)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.71>
ST_8 : Operation 55 [2/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 55 'fadd' 'sum_3' <Predicate = (icmp_ln79)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 56 [1/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_load, i32 %mul7_i1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 56 'fadd' 'sum_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : [1/1] (0.79ns)   --->   Input mux for Operation 57 '%sum_4 = fadd i32 %sum_3, i32 %mul7_i36_1'
ST_10 : Operation 57 [4/4] (4.91ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_i36_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 57 'fadd' 'sum_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 58 [3/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_i36_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 58 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.71>
ST_12 : Operation 59 [2/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_i36_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 59 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.11>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 60 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/4] (5.71ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul7_i36_1" [lenet_support.cpp:81->lenet_main.cpp:48]   --->   Operation 61 'fadd' 'sum_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (0.40ns)   --->   "%store_ln79 = store i32 %sum_4, i32 %sum" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 62 'store' 'store_ln79' <Predicate = true> <Delay = 0.40>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc.i40" [lenet_support.cpp:79->lenet_main.cpp:48]   --->   Operation 63 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.109ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0.000 ns)
	'load' operation ('j', lenet_support.cpp:79->lenet_main.cpp:48) on local variable 'j' [14]  (0.000 ns)
	'add' operation ('add_ln79', lenet_support.cpp:79->lenet_main.cpp:48) [39]  (0.707 ns)
	'store' operation ('store_ln79', lenet_support.cpp:79->lenet_main.cpp:48) of variable 'add_ln79', lenet_support.cpp:79->lenet_main.cpp:48 on local variable 'j' [40]  (0.402 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_support.cpp:81->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:81->lenet_main.cpp:48) [27]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', lenet_support.cpp:81->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:81->lenet_main.cpp:48) [29]  (7.300 ns)

 <State 4>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', lenet_support.cpp:81->lenet_main.cpp:48) [31]  (6.087 ns)

 <State 5>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', lenet_support.cpp:81->lenet_main.cpp:48) [31]  (6.087 ns)

 <State 6>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul7_i36_1', lenet_support.cpp:81->lenet_main.cpp:48) [37]  (6.087 ns)

 <State 7>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [32]  (5.714 ns)

 <State 8>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [32]  (5.714 ns)

 <State 9>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [32]  (5.714 ns)

 <State 10>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.796 ns)
'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [38]  (4.918 ns)

 <State 11>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [38]  (5.714 ns)

 <State 12>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [38]  (5.714 ns)

 <State 13>: 6.116ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet_support.cpp:81->lenet_main.cpp:48) [38]  (5.714 ns)
	'store' operation ('store_ln79', lenet_support.cpp:79->lenet_main.cpp:48) of variable 'sum', lenet_support.cpp:81->lenet_main.cpp:48 on local variable 'sum' [41]  (0.402 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
