module top_module ();
    reg clk;
    reg reset;
    reg t;
    wire q;
    
    tff inst1(clk,reset,t,q);
    
    initial clk = 0;
    always #5 clk = ~clk;
    initial begin
        reset = 1'b0;
        #5;
        reset = 1'b1;
        #10;
        reset = 1'b0;   
    end
    
     always@(posedge clk)begin
        if(reset)
            t <= 1'b0;
        else 
            t <= 1'b1;
     end

endmodule
