{"vcs1":{"timestamp_begin":1750069976.753475441, "rt":1.99, "ut":0.45, "st":0.10}}
{"vcselab":{"timestamp_begin":1750069978.835136258, "rt":1.48, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750069980.389771543, "rt":0.19, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750069976.395732845}
{"VCS_COMP_START_TIME": 1750069976.395732845}
{"VCS_COMP_END_TIME": 1750069982.024341332}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 1071326}}
{"stitch_vcselab": {"peak_mem": 1071409}}
