
*** Running vivado
    with args -log zsys_axi_reg32_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axi_reg32_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zsys_axi_reg32_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.cache/ip 
Command: synth_design -top zsys_axi_reg32_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.074 ; gain = 9.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_axi_reg32_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:84]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_RR0_ALIAS bound to: RR0 - type: string 
	Parameter C_RR1_ALIAS bound to: RR1 - type: string 
	Parameter C_WR0_ALIAS bound to: WR0 - type: string 
	Parameter C_WR1_ALIAS bound to: WR1 - type: string 
	Parameter C_RR2_ALIAS bound to: RR2 - type: string 
	Parameter C_RR3_ALIAS bound to: RR3 - type: string 
	Parameter C_RR4_ALIAS bound to: RR4 - type: string 
	Parameter C_RR5_ALIAS bound to: RR5 - type: string 
	Parameter C_RR6_ALIAS bound to: RR6 - type: string 
	Parameter C_RR7_ALIAS bound to: RR7 - type: string 
	Parameter C_RR8_ALIAS bound to: RR8 - type: string 
	Parameter C_RR9_ALIAS bound to: RR9 - type: string 
	Parameter C_RR10_ALIAS bound to: RR10 - type: string 
	Parameter C_RR11_ALIAS bound to: RR11 - type: string 
	Parameter C_RR12_ALIAS bound to: RR12 - type: string 
	Parameter C_RR13_ALIAS bound to: RR13 - type: string 
	Parameter C_RR14_ALIAS bound to: RR14 - type: string 
	Parameter C_RR15_ALIAS bound to: RR15 - type: string 
	Parameter C_WR2_ALIAS bound to: WR2 - type: string 
	Parameter C_WR3_ALIAS bound to: WR3 - type: string 
	Parameter C_WR4_ALIAS bound to: WR4 - type: string 
	Parameter C_WR5_ALIAS bound to: WR5 - type: string 
	Parameter C_WR6_ALIAS bound to: WR6 - type: string 
	Parameter C_WR7_ALIAS bound to: WR7 - type: string 
	Parameter C_WR8_ALIAS bound to: WR8 - type: string 
	Parameter C_WR9_ALIAS bound to: WR9 - type: string 
	Parameter C_WR10_ALIAS bound to: WR10 - type: string 
	Parameter C_WR11_ALIAS bound to: WR11 - type: string 
	Parameter C_WR12_ALIAS bound to: WR12 - type: string 
	Parameter C_WR13_ALIAS bound to: WR13 - type: string 
	Parameter C_WR14_ALIAS bound to: WR14 - type: string 
	Parameter C_WR15_ALIAS bound to: WR15 - type: string 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_reg32_v1_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0.vhd:20' bound to instance 'U0' of component 'axi_reg32_v1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'axi_reg32_v1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0.vhd:169]
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_RR0_ALIAS bound to: RR0 - type: string 
	Parameter C_RR1_ALIAS bound to: RR1 - type: string 
	Parameter C_RR2_ALIAS bound to: RR2 - type: string 
	Parameter C_RR3_ALIAS bound to: RR3 - type: string 
	Parameter C_RR4_ALIAS bound to: RR4 - type: string 
	Parameter C_RR5_ALIAS bound to: RR5 - type: string 
	Parameter C_RR6_ALIAS bound to: RR6 - type: string 
	Parameter C_RR7_ALIAS bound to: RR7 - type: string 
	Parameter C_RR8_ALIAS bound to: RR8 - type: string 
	Parameter C_RR9_ALIAS bound to: RR9 - type: string 
	Parameter C_RR10_ALIAS bound to: RR10 - type: string 
	Parameter C_RR11_ALIAS bound to: RR11 - type: string 
	Parameter C_RR12_ALIAS bound to: RR12 - type: string 
	Parameter C_RR13_ALIAS bound to: RR13 - type: string 
	Parameter C_RR14_ALIAS bound to: RR14 - type: string 
	Parameter C_RR15_ALIAS bound to: RR15 - type: string 
	Parameter C_WR0_ALIAS bound to: WR0 - type: string 
	Parameter C_WR1_ALIAS bound to: WR1 - type: string 
	Parameter C_WR2_ALIAS bound to: WR2 - type: string 
	Parameter C_WR3_ALIAS bound to: WR3 - type: string 
	Parameter C_WR4_ALIAS bound to: WR4 - type: string 
	Parameter C_WR5_ALIAS bound to: WR5 - type: string 
	Parameter C_WR6_ALIAS bound to: WR6 - type: string 
	Parameter C_WR7_ALIAS bound to: WR7 - type: string 
	Parameter C_WR8_ALIAS bound to: WR8 - type: string 
	Parameter C_WR9_ALIAS bound to: WR9 - type: string 
	Parameter C_WR10_ALIAS bound to: WR10 - type: string 
	Parameter C_WR11_ALIAS bound to: WR11 - type: string 
	Parameter C_WR12_ALIAS bound to: WR12 - type: string 
	Parameter C_WR13_ALIAS bound to: WR13 - type: string 
	Parameter C_WR14_ALIAS bound to: WR14 - type: string 
	Parameter C_WR15_ALIAS bound to: WR15 - type: string 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_reg32_v1_0_S_AXI' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0_S_AXI.vhd:163]
	Parameter C_NUM_RO_REG bound to: 1 - type: integer 
	Parameter C_NUM_WR_REG bound to: 1 - type: integer 
	Parameter C_WR_READABLE bound to: 1 - type: bool 
	Parameter C_WR0_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR1_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR2_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR3_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR4_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR5_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR6_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR7_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR8_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR9_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR10_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR11_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR12_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR13_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR14_DEFAULT bound to: 0 - type: integer 
	Parameter C_WR15_DEFAULT bound to: 0 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0_S_AXI.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'axi_reg32_v1_0_S_AXI' (1#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0_S_AXI.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'axi_reg32_v1_0' (2#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/21ca/hdl/axi_reg32_v1_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_reg32_0_0' (3#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/synth/zsys_axi_reg32_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.621 ; gain = 80.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.621 ; gain = 80.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.621 ; gain = 80.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1260.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1353.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	  16 Input   32 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1353.117 ; gain = 173.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1358.445 ; gain = 178.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    33|
|5     |LUT5 |     3|
|6     |LUT6 |     5|
|7     |FDRE |    74|
|8     |FDSE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.340 ; gain = 93.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.340 ; gain = 185.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1377.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1386.043 ; gain = 206.375
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_reg32_0_0_synth_1/zsys_axi_reg32_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zsys_axi_reg32_0_0, cache-ID = 15ee87fc7b719093
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_reg32_0_0_synth_1/zsys_axi_reg32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_axi_reg32_0_0_utilization_synth.rpt -pb zsys_axi_reg32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 10:59:18 2024...
