--
--Written by GowinSynthesis
--Product Version "V1.9.8.11 Education"
--Thu Sep 21 20:47:36 2023

--Source file index table:
--file0 "\/home/cod3r/Data/Gowin/IDE/ipcore/DDR3/data/ddr3_1_2/ddr3_1_2code.v"
--file1 "\/home/cod3r/Data/Gowin/IDE/ipcore/DDR3/data/ddr3_1_2/DDR3_TOP.v"
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library gw2a;
use gw2a.components.all;

entity DDR3_Memory_Interface_Top is
port(
  clk :  in std_logic;
  memory_clk :  in std_logic;
  pll_lock :  in std_logic;
  rst_n :  in std_logic;
  cmd_ready :  out std_logic;
  cmd :  in std_logic_vector(2 downto 0);
  cmd_en :  in std_logic;
  addr :  in std_logic_vector(28 downto 0);
  wr_data_rdy :  out std_logic;
  wr_data :  in std_logic_vector(63 downto 0);
  wr_data_en :  in std_logic;
  wr_data_end :  in std_logic;
  wr_data_mask :  in std_logic_vector(7 downto 0);
  rd_data :  out std_logic_vector(63 downto 0);
  rd_data_valid :  out std_logic;
  rd_data_end :  out std_logic;
  sr_req :  in std_logic;
  ref_req :  in std_logic;
  sr_ack :  out std_logic;
  ref_ack :  out std_logic;
  init_calib_complete :  out std_logic;
  clk_out :  out std_logic;
  ddr_rst :  out std_logic;
  burst :  in std_logic;
  O_ddr_addr :  out std_logic_vector(14 downto 0);
  O_ddr_ba :  out std_logic_vector(2 downto 0);
  O_ddr_cs_n :  out std_logic;
  O_ddr_ras_n :  out std_logic;
  O_ddr_cas_n :  out std_logic;
  O_ddr_we_n :  out std_logic;
  O_ddr_clk :  out std_logic;
  O_ddr_clk_n :  out std_logic;
  O_ddr_cke :  out std_logic;
  O_ddr_odt :  out std_logic;
  O_ddr_reset_n :  out std_logic;
  O_ddr_dqm :  out std_logic_vector(1 downto 0);
  IO_ddr_dq :  inout std_logic_vector(15 downto 0);
  IO_ddr_dqs :  inout std_logic_vector(1 downto 0);
  IO_ddr_dqs_n :  inout std_logic_vector(1 downto 0));
end DDR3_Memory_Interface_Top;
architecture beh of DDR3_Memory_Interface_Top is
  signal u_gw3_phy_mc_u_ddr_phy_top_dll_lock : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_clk_x2i : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[0].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[1].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[2].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[3].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[4].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[5].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[6].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[7].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[8].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[9].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[10].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[11].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[12].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[13].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[14].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[15].dq_iodelay_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_RFLAG\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_WFLAG\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_RFLAG\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_WFLAG\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].iodelay_cmd_1_DF\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[23].u_cmd_gen_1_Q1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[23].iodelay_cmd_1_DF\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_org : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_u_ck_gen_1_Q1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_iodelay_ck_1_DF : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_dly : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_accept : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dqs_ack_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_Full : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_updata_ack : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rddata_valid : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_cmd_rd_q_reg_d : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqs_reg : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqsts1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden_reg : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_full : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_flag : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_dqs : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_d2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_dll_rsti : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_burst : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req_Z : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_20 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_21 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_22 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_23 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_24 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_25 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_26 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_27 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_28 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_29 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_30 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_31 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n545_32 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n97 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n98 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n99 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n100 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n93 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n94 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n95 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n96 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n89 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n90 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n91 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n92 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n85 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n86 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n87 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n88 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n81 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n82 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n83 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n84 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n77 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n78 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n79 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n80 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n73 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n74 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n75 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n76 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n69 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n70 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n71 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n72 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n65 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n66 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n67 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n68 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n61 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n62 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n63 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n64 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n57 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n58 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n59 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n60 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n53 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n54 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n55 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n56 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n49 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n50 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n51 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n52 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n46 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n47 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n48 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n37 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n38 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n39 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n33 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n34 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n35 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n36 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n29 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n30 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n31 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n32 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n230 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n231 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n220 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n221 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n250 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n251 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n240 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n241 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n270 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n271 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n260 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n261 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n50 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n51 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n40 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n41 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n70 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n71 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n60 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n61 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n90 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n91 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n80 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n81 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n110 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n111 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n100 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n101 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n130 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n131 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n120 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n121 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n150 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n151 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n140 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n141 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n170 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n171 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n160 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n161 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n190 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n191 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n180 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n181 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n210 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n211 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n200 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n201 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n114 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n115 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n116 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n117 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n110 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n111 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n112 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n113 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n106 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n107 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n108 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n109 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n102 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n103 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n104 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n105 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n98 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n99 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n100 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n101 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n94 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n95 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n96 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n97 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n90 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n91 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n92 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n93 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n85 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n86 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n87 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n88 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n84 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_23_DO3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_23_DO2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1130 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1130_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1161 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1161_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n562 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n562_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n561 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n561_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n560 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n560_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n559 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n559_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n558 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n558_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n557 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n557_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n556 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n556_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n555 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n555_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n579 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n579_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n578 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n578_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n577 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n577_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n576 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n576_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n575 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n575_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n574 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n574_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n573 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n573_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n572 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n572_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n152 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n152_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n153 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n153_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n154 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n154_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n155 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n155_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n156 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n156_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n157 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n157_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n158 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n158_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n159 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n159_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n160 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n160_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n161 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n161_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n162 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n162_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n163 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n163_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n164 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n164_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n165 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n165_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n166 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n166_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n167 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n167_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n168 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n168_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n169 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n171 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n233 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n233_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n234 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n234_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n235 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n235_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n236 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n236_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n237 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n237_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n238 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n238_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n239 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n239_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n240 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n240_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n241 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n241_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n242 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n242_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n243 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n243_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n244 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n244_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n245 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n245_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n246 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n246_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n247 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n247_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n248 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n248_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n249 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n249_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n250 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n252 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n652 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n653 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n654 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n655 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n138 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n138_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n139 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n139_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n140 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n140_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n141 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n141_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n142 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n142_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_sre_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_app_rd_data_end_d : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n476 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n510 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n615 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n104 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n111 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n199 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n240 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n261 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n78 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n128 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_cke_en : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_hold_Z : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1610 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1810 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ddr_rsti_d : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n16 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n14\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n15\ : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n386 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_recalib_Z : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accepted : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_29 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_25 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_24 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_1 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1762 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1760 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1757 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1562 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1560 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1557 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1432 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1430 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1112 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n891 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n889 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n124 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n81 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n37 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n35 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n30 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n27 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n266 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n261 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n260 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n294 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n293 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n51 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n49 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n46 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n43 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n836 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n835 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n834 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n832 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n829 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n304 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n172 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n175 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n153 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n151 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n604 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n602 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n68 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n67 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n66 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n65 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n64 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n63 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n62 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n61 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n60 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n59 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n58 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n57 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n56 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n55 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n54 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n53 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n52 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n51 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n50 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n49 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n48 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n47 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n46 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n39 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n38 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n37 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n36 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n35 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n34 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n33 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n32 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n31 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n30 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n29 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n28 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n27 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n26 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n25 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n24 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n23 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n22 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n21 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n20 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n599 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n598 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n597 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n596 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n595 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n594 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n593 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n592 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n591 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n590 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n589 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n588 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n587 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n586 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n585 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n584 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n583 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n582 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n581 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n580 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n579 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n578 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n577 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n576 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n575 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n574 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n573 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n572 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n571 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n570 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n569 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n568 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n567 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n566 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n565 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n564 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n563 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n562 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n561 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n560 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n559 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n558 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n557 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n556 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n555 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n554 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n553 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n552 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n551 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n550 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n549 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n548 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n547 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n546 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n545 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n544 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n543 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n542 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n541 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n540 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n539 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n538 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n537 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n536 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n535 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n534 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n533 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n532 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n531 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n530 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n529 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n528 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1667 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1666 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1664 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1662 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1458 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1457 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1456 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n161 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n162 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n163 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n164 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n165 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n166 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n167 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n168 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n169 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n170 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n171 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n172 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n173 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n174 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n176 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n173 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n242 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n241 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n240 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n239 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n238 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n237 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n236 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n235 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n234 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n233 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n230 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n227 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n226 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n225 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n136 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n39 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n36 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_mux_reset_n : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n916 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n10\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n9\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n8\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n10\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n9\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n8\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1497 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1496 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1697 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1696 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_mc_odt_out_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_5 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26_4\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26_4\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_19 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_22\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26_39 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20_40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6_41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_39 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_17 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4_17 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_17 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_19 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_17 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_15 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_22 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n603 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_5 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_ready_d : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_26\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_27\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_26\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_27\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_23\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_46 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_47 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_40 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_20 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_20 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_14 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_15 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_16 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_14 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_15 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_20 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_21 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_22 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_12 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_20 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_48 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_46 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_44 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_46 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_12 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_23 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_12 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n603_8 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_7 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n367 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_25\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_27\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n259 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n385 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28_6 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67_6 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52_8 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892_9 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_16 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27_41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRP_cnt_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1629 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30_41 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n605_15 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_26\ : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_47 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_21 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_45 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19_43 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n245 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_25 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158_8 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_22 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_24 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n893 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1544 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_23 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63_10 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1764 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1564 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1562 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1504 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1524 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1580 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_row : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n420 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n419 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n418 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n417 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n416 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n415 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n414 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n413 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n412 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n411 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n410 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n409 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n408 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n407 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n406 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n405 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n404 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n403 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n402 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n401 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n400 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n399 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n398 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n397 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n396 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n395 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n394 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n393 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n392 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n390 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n389 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n388 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n387 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_wptr_next_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1137 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1168 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1498 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1494 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1530 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1531 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1698 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1694 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1730 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1731 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_rptr_next_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n28 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36_9 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n39 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80_11 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n83 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n84 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n126 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_20 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n127 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1398 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1399 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1432 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1433 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1502 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1503 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1522 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1523 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1542 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_17 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1543 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1561 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTP_cnt_1 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1578 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2_16 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1579 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1630 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1631 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1659 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1660 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n88 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n887 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1113 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1114 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431_11 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1434 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1435 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1565 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1618 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1765 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1818 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n54 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1614 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_18 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1615 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_9 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rempty_val : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val_28 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n154 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_8 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n53 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41_10 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n40 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_col : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n517 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n128 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n462 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_n474 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n103\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n174 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n_c : std_logic ;
  signal \u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_auxgen.mc_aux_out_r_0\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_28 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_0 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1459 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n41 : std_logic ;
  signal u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n15 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rgraynext_0 : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n11\ : std_logic ;
  signal \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n11\ : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0 : std_logic ;
  signal u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n917 : std_logic ;
  signal GND_0 : std_logic ;
  signal VCC_0 : std_logic ;
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dqs\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\ : std_logic_vector(15 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/dll_step\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\ : std_logic_vector(15 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts_d\ : std_logic_vector(8 downto 8);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\ : std_logic_vector(31 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\ : std_logic_vector(15 downto 8);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\ : std_logic_vector(15 downto 8);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts_d\ : std_logic_vector(8 downto 8);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\ : std_logic_vector(31 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\ : std_logic_vector(23 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\ : std_logic_vector(23 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_odt_dly\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cke_dly\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\ : std_logic_vector(63 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_Z\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_Z\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_we_n_Z\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_Z\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_odt_Z\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_cke_Z\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\ : std_logic_vector(63 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\ : std_logic_vector(63 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\ : std_logic_vector(30 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\ : std_logic_vector(143 downto 72);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\ : std_logic_vector(27 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_ras_n_out\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cas_n_out\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_we_n_out\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\ : std_logic_vector(21 downto 21);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_1\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_2\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/updata_ack_d\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_d\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_d\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_d\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\ : std_logic_vector(47 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\ : std_logic_vector(47 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin\ : std_logic_vector(5 downto 5);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin\ : std_logic_vector(5 downto 5);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin\ : std_logic_vector(5 downto 5);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin\ : std_logic_vector(5 downto 5);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_d1\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\ : std_logic_vector(6 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\ : std_logic_vector(27 downto 2);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cke\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\ : std_logic_vector(9 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\ : std_logic_vector(15 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_reg_d\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\ : std_logic_vector(5 downto 3);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\ : std_logic_vector(33 downto 30);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\ : std_logic_vector(14 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\ : std_logic_vector(9 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\ : std_logic_vector(14 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\ : std_logic_vector(8 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cke_out\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\ : std_logic_vector(19 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\ : std_logic_vector(14 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\ : std_logic_vector(2 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\ : std_logic_vector(55 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\ : std_logic_vector(63 downto 8);
  signal \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\ : std_logic_vector(29 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/rank_cnt\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\ : std_logic_vector(3 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_odt_out\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_cke\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\ : std_logic_vector(29 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\ : std_logic_vector(5 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_odt\ : std_logic_vector(0 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\ : std_logic_vector(2 downto 1);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\ : std_logic_vector(4 downto 1);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\ : std_logic_vector(4 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\ : std_logic_vector(5 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\ : std_logic_vector(5 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\ : std_logic_vector(5 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\ : std_logic_vector(5 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\ : std_logic_vector(63 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\ : std_logic_vector(7 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\ : std_logic_vector(1 downto 1);
  signal \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next\ : std_logic_vector(2 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\ : std_logic_vector(4 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\ : std_logic_vector(4 downto 1);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\ : std_logic_vector(1 downto 0);
  signal \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\ : std_logic_vector(3 downto 0);
  signal NN : std_logic;
  signal NN_0 : std_logic;
  signal NN_1 : std_logic;
  signal NN_2 : std_logic;
  signal NN_3 : std_logic;
begin
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dqs_iobuf_gen[0].dqs_iobuf\: ELVDS_IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dqs\(0),
  IO => IO_ddr_dqs(0),
  IOB => IO_ddr_dqs_n(0),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(0),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dqs_iobuf_gen[1].dqs_iobuf\: ELVDS_IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dqs\(1),
  IO => IO_ddr_dqs(1),
  IOB => IO_ddr_dqs_n(1),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(1),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[0].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(0),
  IO => IO_ddr_dq(0),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(0),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[1].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(1),
  IO => IO_ddr_dq(1),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(1),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[2].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(2),
  IO => IO_ddr_dq(2),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(2),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[3].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(3),
  IO => IO_ddr_dq(3),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(3),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[4].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(4),
  IO => IO_ddr_dq(4),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(4),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[5].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(5),
  IO => IO_ddr_dq(5),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(5),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[6].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(6),
  IO => IO_ddr_dq(6),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(6),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(6));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[7].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(7),
  IO => IO_ddr_dq(7),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(7),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(7));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[8].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(8),
  IO => IO_ddr_dq(8),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(8),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(8));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[9].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(9),
  IO => IO_ddr_dq(9),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(9),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(9));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[10].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(10),
  IO => IO_ddr_dq(10),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(10),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(10));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[11].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(11),
  IO => IO_ddr_dq(11),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(11),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[12].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(12),
  IO => IO_ddr_dq(12),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(12),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(12));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[13].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(13),
  IO => IO_ddr_dq(13),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(13),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(13));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[14].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(14),
  IO => IO_ddr_dq(14),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(14),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(14));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[15].dq_iobuf\: IOBUF
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(15),
  IO => IO_ddr_dq(15),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(15),
  OEN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(15));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dm_obuf_gen[0].ddr_dm_obuf\: OBUF
port map (
  O => O_ddr_dqm(0),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dm_obuf_gen[1].ddr_dm_obuf\: OBUF
port map (
  O => O_ddr_dqm(1),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_clk_gen\: ELVDS_OBUF
port map (
  O => O_ddr_clk,
  OB => O_ddr_clk_n,
  I => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_reset_obuf\: OBUF
port map (
  O => O_ddr_reset_n,
  I => u_gw3_phy_mc_u_ddr_phy_top_mux_reset_n);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[0].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cs_n,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[1].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ras_n,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[2].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cas_n,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[3].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_we_n,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[4].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cke,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[5].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_odt,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[6].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(0),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(6));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[7].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(1),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(7));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[8].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(2),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(8));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[9].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(3),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(9));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[10].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(4),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(10));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[11].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(5),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[12].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(6),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(12));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[13].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(7),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(13));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[14].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(8),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(14));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[15].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(9),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(15));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[16].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(10),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(16));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[17].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(11),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(17));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[18].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(12),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(18));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[19].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(13),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(19));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[20].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(14),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(20));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[21].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(0),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(21));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[22].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(1),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(22));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/cmd_line_obuf_gen[23].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(2),
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(23));
\u_gw3_phy_mc/u_ddr_phy_top/u_dll\: DLL
generic map (
  CODESCAL => "101",
  DIV_SEL => '0',
  DLL_FORCE => 0,
  SCAL_EN => "true"
)
port map (
  STEP(7 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(7 downto 0),
  LOCK => u_gw3_phy_mc_u_ddr_phy_top_dll_lock,
  UPDNCNTL => u_gw3_phy_mc_u_ddr_phy_top_n476,
  STOP => u_gw3_phy_mc_u_ddr_phy_top_n474,
  CLKIN => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_dll_rsti);
\u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen\: DHCEN
port map (
  CLKOUT => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  CLKIN => memory_clk,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(2));
\u_gw3_phy_mc/u_ddr_phy_top/fclkdiv\: CLKDIV
generic map (
  DIV_MODE => "2",
  GSREN => "false"
)
port map (
  CLKOUT => NN,
  CALIB => GND_0,
  HCLKIN => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESETN => u_gw3_phy_mc_u_ddr_phy_top_n128);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[0].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(0),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[0].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(0),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[1].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(1),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[1].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(1),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[2].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(2),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[2].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(2),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[3].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(3),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[3].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(3),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[4].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(4),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[4].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(4),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[5].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(5),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[5].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(5),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[6].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(6),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[6].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(6),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[7].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(7),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[7].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(7),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[8].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(8),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[8].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(8),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[9].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(9),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[9].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(9),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[10].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(10),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[10].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(10),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[11].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(11),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[11].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(11),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[12].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(12),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[12].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(12),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[13].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(13),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[13].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(13),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[14].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(14),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[14].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(14),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/dq_iobuf_gen[15].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(15),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_dq_iobuf_gen[15].dq_iodelay_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq\(15),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(0),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(0),
  D0 => GND_0,
  D1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs,
  D2 => GND_0,
  D3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs,
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n14\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n15\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(0),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(0),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(1),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(1),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(2),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(2),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(3),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(3),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(4),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(4),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(5),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(5),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(6),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(6),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(7),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(7),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(0),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts_d\(8),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(0),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(1),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(2),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(0),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(4),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(5),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(6),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(1),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(8),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(9),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(10),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(11),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(2),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(12),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(13),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(14),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(15),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(3),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(16),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(17),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(18),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(19),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(4),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(20),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(21),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(22),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(23),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(5),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(24),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(25),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(26),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(27),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(6),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(28),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(29),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(30),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(31),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(7),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs\: DQS
generic map (
  DQS_MODE => "X2_DDR3",
  FIFO_MODE_SEL => '0',
  HWL => "false"
)
port map (
  DQSR90 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  DQSW0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  DQSW270 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RPOINT(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  WPOINT(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RVALID => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  RBURST => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  RFLAG => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_RFLAG\,
  WFLAG => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_WFLAG\,
  DQSIN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dqs\(0),
  DLLSTEP(7 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(7 downto 0),
  WSTEP(7 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(7 downto 0),
  READ(3) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(0),
  READ(2) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(0),
  READ(1) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(0),
  READ(0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(0),
  RLOADN => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n103\,
  RMOVE => GND_0,
  RDIR => GND_0,
  WLOADN => GND_0,
  WMOVE => GND_0,
  WDIR => GND_0,
  HOLD => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_hold_Z,
  RCLKSEL(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(2 downto 0),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(1),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(1),
  D0 => GND_0,
  D1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs,
  D2 => GND_0,
  D3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs,
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n14\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n15\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(8),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(8),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(9),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(9),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(10),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(10),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(11),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(11),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(12),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(12),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(13),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(13),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(14),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(14),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(15),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(15),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4\: OSER4_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(1),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts_d\(8),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(0),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(2),
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3),
  TX0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  TX1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  TCLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(0),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(1),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(2),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(8),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(4),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(5),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(6),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(9),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(8),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(9),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(10),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(11),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(10),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(12),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(13),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(14),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(15),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(11),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(16),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(17),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(18),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(19),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(12),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(20),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(21),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(22),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(23),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(13),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(24),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(25),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(26),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(27),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(14),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4\: IDES4_MEM
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(28),
  Q1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(29),
  Q2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(30),
  Q3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(31),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(15),
  WADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  ICLK => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs\: DQS
generic map (
  DQS_MODE => "X2_DDR3",
  FIFO_MODE_SEL => '0',
  HWL => "false"
)
port map (
  DQSR90 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  DQSW0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  DQSW270 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RPOINT(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  WPOINT(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RVALID => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1),
  RBURST => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  RFLAG => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_RFLAG\,
  WFLAG => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_u_dqs_11_WFLAG\,
  DQSIN => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dqs\(1),
  DLLSTEP(7 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(7 downto 0),
  WSTEP(7 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(15 downto 8),
  READ(3) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(4),
  READ(2) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(4),
  READ(1) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(4),
  READ(0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(4),
  RLOADN => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n103\,
  RMOVE => GND_0,
  RDIR => GND_0,
  WLOADN => GND_0,
  WMOVE => GND_0,
  WDIR => GND_0,
  HOLD => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_hold_Z,
  RCLKSEL(2 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(5 downto 3),
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(0),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(1),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(1),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(0),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(0),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(0),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(0),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(1),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(3),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(3),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(2),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(2),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(1),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(1),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(2),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(5),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(5),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(4),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(4),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(2),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(2),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(3),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(7),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(7),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(6),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(6),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(3),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(3),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(4),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(9),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(9),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(8),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(8),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(4),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(4),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(5),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(11),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(11),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(10),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(10),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(5),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(5),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(6),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(13),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(13),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(12),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(12),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(6),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(6),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(7),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(15),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(15),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(14),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(14),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(7),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(7),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(8),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(17),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(17),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(16),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(16),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(8),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(8),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(9),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(19),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(19),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(18),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(18),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(9),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(9),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(10),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(21),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(21),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(20),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(20),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(10),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(10),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(11),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(23),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(23),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(22),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(22),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(11),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(11),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(12),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(25),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(25),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(24),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(24),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(12),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(12),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(13),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(27),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(27),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(26),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(26),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(13),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(13),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(14),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(29),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(29),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(28),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(28),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(14),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(14),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(15),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(31),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(31),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(30),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(30),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(15),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(15),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(16),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(33),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(33),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(32),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(32),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(16),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(16),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(17),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(35),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(35),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(34),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(34),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(17),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(17),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(18),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(37),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(37),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(36),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(36),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(18),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(18),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(19),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(39),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(39),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(38),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(38),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(19),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(19),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(20),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(41),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(41),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(40),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(40),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(20),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(20),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(21),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(43),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(43),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(42),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(42),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(21),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(21),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(22),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(45),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(45),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(44),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(44),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(22),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(22),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen\: OSER4
port map (
  Q0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(23),
  Q1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[23].u_cmd_gen_1_Q1\,
  D3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(47),
  D2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(47),
  D1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(46),
  D0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(46),
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].iodelay_cmd\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(23),
  DF => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[23].iodelay_cmd_1_DF\,
  DI => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_q_org\(23),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen\: OSER4
port map (
  Q0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_org,
  Q1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_u_ck_gen_1_Q1,
  D3 => VCC_0,
  D2 => GND_0,
  D1 => VCC_0,
  D0 => GND_0,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN,
  FCLK => u_gw3_phy_mc_u_ddr_phy_top_clk_x2i,
  RESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/iodelay_ck\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out,
  DF => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_iodelay_ck_1_DF,
  DI => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_org,
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_ras_n_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cas_n_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_we_n_out\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_we_n_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(5),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_odt_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_odt_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_odt_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cke_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cke_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cke_out\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_63_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(63),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n536,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_62_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(62),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n537,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_61_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(61),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n538,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_60_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(60),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n539,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_59_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(59),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n540,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_58_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(58),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n541,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_57_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(57),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n542,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_56_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(56),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n543,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_55_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(55),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n544,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_54_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(54),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n545,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_53_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(53),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n546,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_52_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(52),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n547,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_51_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(51),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n548,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_50_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(50),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n549,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_49_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(49),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n550,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_48_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(48),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n551,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_47_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(47),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n552,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_46_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(46),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n553,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_45_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(45),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n554,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_44_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(44),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n555,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_43_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(43),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n556,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_42_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(42),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n557,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_41_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(41),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n558,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_40_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(40),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n559,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_39_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(39),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n560,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_38_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(38),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n561,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_37_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(37),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n562,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_36_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(36),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n563,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_35_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(35),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n564,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_34_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(34),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n565,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_33_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(33),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n566,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_32_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(32),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n567,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_31_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(31),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n568,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_30_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(30),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n569,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_29_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(29),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n570,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_28_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(28),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n571,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_27_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(27),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n572,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_26_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(26),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n573,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_25_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(25),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n574,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_24_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(24),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n575,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_23_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(23),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n576,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_22_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(22),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n577,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_21_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(21),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n578,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_20_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(20),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n579,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_19_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(19),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n580,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_18_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(18),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n581,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_17_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(17),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n582,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_16_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(16),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n583,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_15_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(15),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n584,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_14_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(14),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n585,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_13_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(13),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n586,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(12),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n587,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_11_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(11),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n588,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(10),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n589,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n590,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n591,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n592,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n593,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n594,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n595,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n596,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n597,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n598,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n599,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n528,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n529,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n530,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n531,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n532,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n533,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n534,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n535,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_en_dly_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_dly,
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_ras_n_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cas_n_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_Z\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cas_n_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_we_n_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_Z\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_we_n_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(5),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_bank_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_bank_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cs_n_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_Z\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cs_n_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_odt_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_odt_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_odt_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_cke_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_cke_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_cke_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_63_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(63),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(63),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_62_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(62),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(62),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_61_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(61),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(61),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_60_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(60),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(60),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_59_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(59),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(59),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_58_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(58),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(58),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_57_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(57),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(57),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_56_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(56),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(56),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_55_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(55),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(55),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_54_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(54),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(54),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_53_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(53),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(53),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_52_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(52),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(52),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_51_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(51),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(51),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_50_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(50),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(50),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_49_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(49),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(49),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_48_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(48),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(48),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_47_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(47),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(47),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_46_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(46),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(46),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_45_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(45),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(45),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_44_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(44),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(44),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_43_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(43),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(43),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_42_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(42),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(42),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_41_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(41),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(41),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_40_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(40),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(40),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_39_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(39),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(39),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_38_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(38),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(38),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_37_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(37),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(37),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_36_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(36),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(36),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_35_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(35),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(35),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_34_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(34),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(34),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_33_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(33),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(33),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_32_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(32),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(32),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_31_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(31),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(31),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_30_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(30),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(30),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_29_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(29),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(29),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_28_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(28),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(28),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_27_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(27),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(27),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_26_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(26),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(26),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_25_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(25),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(25),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_24_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(24),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(24),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_23_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(23),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(23),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_22_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(22),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(22),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_21_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(21),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(21),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_20_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(20),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(20),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_19_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(19),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(19),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_18_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(18),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(18),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_17_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(17),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(17),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_16_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(16),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(16),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_15_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(15),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(15),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_14_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(14),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(14),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_13_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(13),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(13),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(12),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(12),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_11_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(11),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(11),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(10),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(10),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(9),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(9),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(8),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(8),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(7),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(7),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(6),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(6),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(5),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(7),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(7),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(6),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(6),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(5),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_dly\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_wrdata_en_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_Z,
  D => u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_dly,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_63_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(63),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(63),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_62_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(62),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(62),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_61_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(61),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(61),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_60_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(60),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(60),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_59_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(59),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(59),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_58_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(58),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(58),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_57_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(57),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(57),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_56_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(56),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(56),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_55_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(55),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(55),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_54_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(54),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(54),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_53_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(53),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(53),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_52_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(52),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(52),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_51_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(51),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(51),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_50_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(50),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(50),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_49_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(49),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(49),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_48_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(48),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(48),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_47_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(47),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(47),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_46_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(46),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(46),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_45_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(45),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(45),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_44_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(44),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(44),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_43_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(43),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(43),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_42_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(42),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(42),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_41_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(41),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(41),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_40_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(40),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(40),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_39_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(39),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(39),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_38_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(38),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(38),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_37_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(37),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(37),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_36_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(36),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(36),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_35_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(35),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(35),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_34_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(34),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(34),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_33_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(33),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(33),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_32_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(32),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(32),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_31_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(31),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(31),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_30_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(30),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(30),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_29_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(29),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(29),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_28_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(28),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(28),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_27_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(27),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(27),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_26_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(26),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(26),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_25_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(25),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(25),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_24_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(24),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(24),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_23_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(23),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(23),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_22_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(22),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(22),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_21_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(21),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(21),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_20_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(20),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(20),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_19_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(19),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(19),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_18_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(18),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(18),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_17_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(17),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(17),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_16_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(16),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(16),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_15_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(15),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(15),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_14_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(14),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(14),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_13_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(13),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(13),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(12),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(12),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_11_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(11),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(11),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(10),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(10),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(9),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(9),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(8),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(8),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(7),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(6),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(6),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly\(1),
  D => VCC_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/accept_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_accept,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_Z,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dqs_ack_Z,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_30_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30_41,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_29_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_29,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_28_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_27_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_26_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_25,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_24_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_24,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_23_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_21_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_20_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_19_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_18_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_17_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_17,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_16_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_15_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_14_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(14),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_13_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(13),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_13,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_11_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_11,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_10,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_9,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_7,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_3,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_1,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/idle_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n12,
  CLK => NN,
  CE => NN_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13,
  CLK => NN,
  CE => NN_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n14,
  CLK => NN,
  CE => NN_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n15,
  CLK => NN,
  CE => NN_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_5_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n36,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n39,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n40,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n41,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/ref_accepted_s0\: DFFC
port map (
  Q => NN_2,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_accept_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_sre_Z,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n11,
  CLK => NN,
  CE => NN_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0\: DFFC
port map (
  Q => wr_data_rdy,
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n517,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/send_wr_d2_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_2_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(2),
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(1),
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(0),
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_143_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(143),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n29,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_142_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(142),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n30,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_141_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(141),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n31,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(140),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n32,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_139_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(139),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n33,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_138_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(138),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n34,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_137_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(137),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n35,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_136_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(136),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n36,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_135_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(135),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n37,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_134_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(134),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n38,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_133_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(133),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n39,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_132_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(132),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n40,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_131_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(131),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n41,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_130_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(130),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n42,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_129_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(129),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n43,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_128_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(128),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n44,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_127_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(127),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n45,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_126_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(126),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n46,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_125_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(125),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n47,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_124_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(124),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n48,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_123_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(123),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n49,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_122_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(122),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n50,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_121_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(121),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n51,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_120_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(120),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n52,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_119_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(119),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n53,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_118_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(118),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n54,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_117_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(117),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n55,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_116_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(116),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n56,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_115_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(115),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n57,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_114_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(114),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n58,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_113_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(113),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n59,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_112_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(112),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n60,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_111_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(111),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n61,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_110_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(110),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n62,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_109_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(109),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n63,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_108_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(108),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n64,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_107_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(107),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n65,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_106_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(106),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n66,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_105_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(105),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n67,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_104_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(104),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n68,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_103_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(103),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n69,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_102_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(102),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n70,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_101_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(101),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n71,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_100_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(100),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n72,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_99_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(99),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n73,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_98_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(98),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n74,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_97_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(97),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n75,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_96_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(96),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n76,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_95_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(95),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n77,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_94_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(94),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n78,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_93_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(93),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n79,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_92_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(92),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n80,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_91_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(91),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n81,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_90_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(90),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n82,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_89_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(89),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n83,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_88_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(88),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n84,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_87_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(87),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n85,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_86_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(86),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n86,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_85_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(85),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n87,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_84_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(84),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n88,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_83_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(83),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n89,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_82_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(82),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n90,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_81_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(81),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n91,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_80_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(80),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n92,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_79_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(79),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n93,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_78_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(78),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n94,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_77_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(77),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n95,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_76_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(76),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n96,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_75_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(75),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n97,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_74_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(74),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n98,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_73_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(73),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n99,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_72_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(72),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n100,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Full_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full,
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_3_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(3),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3),
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  D => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_63_s0\: DFFC
port map (
  Q => rd_data(63),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n5,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_62_s0\: DFFC
port map (
  Q => rd_data(62),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n6,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_61_s0\: DFFC
port map (
  Q => rd_data(61),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n7,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_60_s0\: DFFC
port map (
  Q => rd_data(60),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n8,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_59_s0\: DFFC
port map (
  Q => rd_data(59),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n9,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_58_s0\: DFFC
port map (
  Q => rd_data(58),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n10,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_57_s0\: DFFC
port map (
  Q => rd_data(57),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n11,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_56_s0\: DFFC
port map (
  Q => rd_data(56),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n12,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_55_s0\: DFFC
port map (
  Q => rd_data(55),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n13,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_54_s0\: DFFC
port map (
  Q => rd_data(54),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n14,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_53_s0\: DFFC
port map (
  Q => rd_data(53),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n15,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_52_s0\: DFFC
port map (
  Q => rd_data(52),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n16,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_51_s0\: DFFC
port map (
  Q => rd_data(51),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n17,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_50_s0\: DFFC
port map (
  Q => rd_data(50),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n18,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_49_s0\: DFFC
port map (
  Q => rd_data(49),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n19,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_48_s0\: DFFC
port map (
  Q => rd_data(48),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n20,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_47_s0\: DFFC
port map (
  Q => rd_data(47),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n21,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_46_s0\: DFFC
port map (
  Q => rd_data(46),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n22,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_45_s0\: DFFC
port map (
  Q => rd_data(45),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n23,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_44_s0\: DFFC
port map (
  Q => rd_data(44),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n24,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_43_s0\: DFFC
port map (
  Q => rd_data(43),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n25,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_42_s0\: DFFC
port map (
  Q => rd_data(42),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n26,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_41_s0\: DFFC
port map (
  Q => rd_data(41),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n27,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_40_s0\: DFFC
port map (
  Q => rd_data(40),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n28,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_39_s0\: DFFC
port map (
  Q => rd_data(39),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n29,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_38_s0\: DFFC
port map (
  Q => rd_data(38),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n30,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_37_s0\: DFFC
port map (
  Q => rd_data(37),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n31,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_36_s0\: DFFC
port map (
  Q => rd_data(36),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n32,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_35_s0\: DFFC
port map (
  Q => rd_data(35),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n33,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_34_s0\: DFFC
port map (
  Q => rd_data(34),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n34,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_33_s0\: DFFC
port map (
  Q => rd_data(33),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n35,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_32_s0\: DFFC
port map (
  Q => rd_data(32),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n36,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_31_s0\: DFFC
port map (
  Q => rd_data(31),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n37,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_30_s0\: DFFC
port map (
  Q => rd_data(30),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n38,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_29_s0\: DFFC
port map (
  Q => rd_data(29),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n39,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_28_s0\: DFFC
port map (
  Q => rd_data(28),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n40,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_27_s0\: DFFC
port map (
  Q => rd_data(27),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n41,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_26_s0\: DFFC
port map (
  Q => rd_data(26),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n42,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_25_s0\: DFFC
port map (
  Q => rd_data(25),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n43,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_24_s0\: DFFC
port map (
  Q => rd_data(24),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n44,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_23_s0\: DFFC
port map (
  Q => rd_data(23),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n45,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_22_s0\: DFFC
port map (
  Q => rd_data(22),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n46,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_21_s0\: DFFC
port map (
  Q => rd_data(21),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n47,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_20_s0\: DFFC
port map (
  Q => rd_data(20),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n48,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_19_s0\: DFFC
port map (
  Q => rd_data(19),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n49,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_18_s0\: DFFC
port map (
  Q => rd_data(18),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n50,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_17_s0\: DFFC
port map (
  Q => rd_data(17),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n51,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_16_s0\: DFFC
port map (
  Q => rd_data(16),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n52,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_15_s0\: DFFC
port map (
  Q => rd_data(15),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n53,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_14_s0\: DFFC
port map (
  Q => rd_data(14),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n54,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_13_s0\: DFFC
port map (
  Q => rd_data(13),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n55,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_12_s0\: DFFC
port map (
  Q => rd_data(12),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n56,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_11_s0\: DFFC
port map (
  Q => rd_data(11),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n57,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_10_s0\: DFFC
port map (
  Q => rd_data(10),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n58,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_9_s0\: DFFC
port map (
  Q => rd_data(9),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n59,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_8_s0\: DFFC
port map (
  Q => rd_data(8),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n60,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_7_s0\: DFFC
port map (
  Q => rd_data(7),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n61,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_6_s0\: DFFC
port map (
  Q => rd_data(6),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n62,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_5_s0\: DFFC
port map (
  Q => rd_data(5),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n63,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_4_s0\: DFFC
port map (
  Q => rd_data(4),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n64,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_3_s0\: DFFC
port map (
  Q => rd_data(3),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n65,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_2_s0\: DFFC
port map (
  Q => rd_data(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n66,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_1_s0\: DFFC
port map (
  Q => rd_data(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n67,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_0_s0\: DFFC
port map (
  Q => rd_data(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n68,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0\: DFFC
port map (
  Q => rd_data_valid,
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/app_rd_data_end_s0\: DFFC
port map (
  Q => rd_data_end,
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_app_rd_data_end_d,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rddata_valid_d1_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rddata_valid,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/phy_rddata_valid_d2_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d2,
  D => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n136,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_20_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_19_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_18_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_17_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(14),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_16_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(13),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n161,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_15_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(12),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n162,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_14_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(11),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n163,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_13_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(10),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n164,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_12_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n165,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_11_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n166,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_10_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n167,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_9_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n168,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_8_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n169,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_7_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n170,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_6_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n171,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_5_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n172,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_4_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n173,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_3_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n174,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_2_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_ras_n_out\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_1_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cas_n_out\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n176,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd0_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_we_n_out\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_21_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_20_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n225,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_19_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n226,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_18_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_bank_out\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n227,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_15_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(27),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n230,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_12_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(24),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n233,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_11_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(23),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n234,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_10_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(22),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n235,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_9_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(21),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n236,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_8_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(20),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n237,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_7_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(19),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n238,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_6_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(18),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n239,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_5_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(17),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n240,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_4_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(16),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n241,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_3_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(15),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n242,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_we_n_out\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n245,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cs_en0_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en0,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_row,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cs_en1_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en1,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_col,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_0_s0\: DFFR
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en1,
  CLK => NN,
  RESET => \u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_auxgen.mc_aux_out_r_0\);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_1_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_1\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r\(0),
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_2_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_2\(0),
  D => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_1\(0),
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/stop_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(0),
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/stop_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_1_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg\(0),
  CLK => clk,
  PRESET => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ddr_rsti_d,
  CLK => clk,
  PRESET => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(0),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(0),
  D => NN_1,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\(0),
  CLK => clk,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(1),
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  CLK => clk,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(1),
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg\(0),
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_ack_d_1_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  D => \u_gw3_phy_mc/u_ddr_phy_top/updata_ack_d\(0),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_ack_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/updata_ack_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_n510,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(7),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(6),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(6),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(5),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(4),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(3),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(2),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(1),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(0),
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(7),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(6),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(6),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(5),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(4),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(3),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/dll_step\(0),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_cnt_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_n602,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_cnt_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_n603_8,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_cnt_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_n604,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/updata_cnt_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_n605_15,
  CLK => NN,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/stop_reg\(1),
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0\: DFFP
port map (
  Q => NN_0,
  D => \u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg\(1),
  CLK => clk,
  PRESET => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/phy_rdbk_data_valid_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n111,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_reg\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/phy_rd_data_valid_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rddata_valid,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n104,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(2),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n9\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(1),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n10\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n11\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_d\(0),
  D => VCC_0,
  CLK => NN,
  CE => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26\,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(3),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n8\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(2),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n9\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(1),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n10\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n11\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_d\(1),
  D => VCC_0,
  CLK => NN,
  CE => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26\,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(3),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n8\,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg_d_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_cmd_rd_q_reg_d,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n199,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_5_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line3,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line2,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_4_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line2,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line1,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_3_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line1,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_2_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line0,
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/read_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_cmd_rd_q_reg_d,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqs_reg,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n240,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqsts1,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d_1_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqsts1,
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqs_reg,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden_reg,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n261,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_d_1_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/of_rden_reg_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden_reg,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(47),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(47),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(46),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(46),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_45_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(45),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(45),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_44_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(44),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(44),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_43_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(43),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(43),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_42_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(42),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(42),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_41_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(41),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(41),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_40_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(40),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(40),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(39),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(39),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(38),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(38),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_37_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(37),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(37),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_36_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(36),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(36),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(35),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(35),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(34),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(34),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_33_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(33),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(33),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_32_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(32),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(32),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_31_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(31),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(31),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_30_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(30),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(30),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_29_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(29),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(29),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_28_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(28),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(28),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_27_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(27),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(27),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_26_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(26),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(26),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_25_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(25),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(25),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_24_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(24),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(24),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_23_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(23),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(23),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_22_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(22),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(22),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_21_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(21),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(21),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_20_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(20),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(20),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_19_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(19),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(19),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_18_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(18),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(18),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_17_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(17),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(17),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_16_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(16),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(16),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_15_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(15),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(15),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_14_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(14),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(14),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(13),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(13),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(12),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(12),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(11),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(11),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(10),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(10),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(9),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(9),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(8),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(8),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(7),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(7),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(6),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(6),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data1_0_s0\: DFFE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n6,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data2_1_s0\: DFFE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n7,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data2_0_s0\: DFFE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n8,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n40,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n41,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n50,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n51,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n60,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n61,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n70,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n71,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(9),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n80,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n81,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(11),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n90,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(10),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n91,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(13),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n100,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(12),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n101,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(15),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n110,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(14),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n111,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(17),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n120,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(16),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n121,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(19),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n130,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(18),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n131,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(21),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n140,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(20),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n141,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(23),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n150,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(22),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n151,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(25),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n160,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(24),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n161,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(27),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n170,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(26),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n171,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(29),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n180,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(28),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n181,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(31),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n190,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(30),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n191,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(33),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n200,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(32),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n201,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(35),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n210,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(34),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n211,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(37),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n220,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(36),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n221,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(39),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n230,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(38),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n231,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(41),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n240,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(40),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n241,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(43),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n250,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(42),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n251,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(45),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n260,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(44),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n261,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[23].Q_data0_1_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(47),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n270,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[23].Q_data0_0_s0\: DFF
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(46),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n271,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data1_1_s0\: DFFE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n5,
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(4),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(3),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rptr\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rgraynext_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_5_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(5),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(4),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(3),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_Full_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_full,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq1_wptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wptr\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq1_rptr\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_Empty_reg_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rempty_val,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_d1_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_d1\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd0_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd0,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(6),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(5),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(5),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(4),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(4),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n128,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd0_2_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd0_1_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n153,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd0_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n154,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd1_3_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n172,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd1_2_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n173,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd1_1_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n174,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd1_0_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n175,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_10_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(10),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_7,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n259,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n260,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n261,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n266,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg0_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265_8,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg1_12_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(27),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr_reg1_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(18),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n304,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n367,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_wrdata_en_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_reset_n_reg_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n_c,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cke_reg_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cke\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_cke_en,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.LOAD_MR_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.IDLE_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.CKE_EN_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.XPR_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.LOAD_MR_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_state.INIT_DONE_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_go_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_8_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_7_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n829,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_6_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830_8,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_4_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n832,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n834,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n835,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n836,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n916,
  CLK => NN,
  CE => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n917,
  CLK => NN,
  CE => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_done_s0\: DFFCE
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done,
  D => VCC_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done_6,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/write_leveling_flag_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_flag_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_flag,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(0),
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(2),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0\: DFFC
port map (
  Q => NN_1,
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(2),
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_EN_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_DIS_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_SEND_DQS_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_DIS_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ADJ_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_IDLE_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_SEND_DQS_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_READ_DQ_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_RECHECK_DQ_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ADJ_DQS_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_DONE_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_7_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1130,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_6_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_5_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_3_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_15_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(15),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1161,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_14_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(14),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_13_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(13),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_12_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(12),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_11_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(11),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_10_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(10),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_9_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(9),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_dqs_reg_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_dqs,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WRITE_CMD_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_ACTIVE_CMD_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_PRECHARGE_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_HOLD_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WRITE_CMD_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_ACTIVE_CMD_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_PRECHARGE_WAIT_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_IDLE_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RBURST_CHECK_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RSEL_ADJ_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_DONE_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_clr_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  D => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_reg_d_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_reg_d\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_cal_done_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  D => VCC_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg_0_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg\(0),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_2_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1496,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1494,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1497,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1494,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_adj_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1610,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_cal_done_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  D => VCC_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  CLK => NN,
  CE => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1),
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_5_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1696,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1694,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_4_s0\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1697,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1694,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_adj_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1810,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_complete_s0\: DFFCE
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  D => VCC_0,
  CLK => NN,
  CE => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_wait_ov_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cmd0_3_s0\: DFFP
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n151,
  CLK => NN,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_recalib_Z,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(0),
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n16,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_d2_s0\: DFFCE
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_d2,
  D => VCC_0,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause,
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0\: DFFC
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/dll_rst_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_dll_rsti,
  D => GND_0,
  CLK => clk,
  PRESET => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count_2_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n293,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n294,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count_0_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_1_s0\: DFFC
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s\(1),
  D => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s\(0),
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0\: DFFP
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_1,
  CLK => clk,
  PRESET => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next\(2),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  D => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next\(1),
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_full_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full,
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n385,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full_8,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_33_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(33),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n386,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_32_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(32),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n387,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_31_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(31),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n388,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_30_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n389,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_29_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_burst,
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n390,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_27_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n392,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_26_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n393,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_25_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n394,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_24_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(14),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n395,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_23_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(13),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n396,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_22_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(12),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n397,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_21_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(11),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n398,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_20_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(10),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n399,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n400,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n401,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n402,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n403,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n404,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n405,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n406,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n407,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n408,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n409,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n410,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n411,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n412,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n413,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n414,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n415,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n416,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n417,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n418,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n419,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/pchg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z,
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n420,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(13),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n27,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(11),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(10),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n30,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n35,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n37,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n81,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_16,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_16,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_req_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req_8,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n124,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_20,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_20,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1456,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1457,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1458,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1459,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1504,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1524,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1544,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_17,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1562,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTP_cnt_1,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1580,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2_16,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1629,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(6),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(5),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1662,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(3),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1664,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1666,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1667,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(14),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_request_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67_6,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_req_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req_8,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_accepted_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => NN_3,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accepted,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_req_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_sre_Z,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req_8,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cke_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cke_out\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/updata_dqs_req_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req_Z,
  D => u_gw3_phy_mc_u_ddr_phy_top_n615,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n78,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n889,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890_11,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n891,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892_9,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n893,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894_9,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1112,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1430,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1432,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1557,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558_10,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1560,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561_10,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1562,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1564,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_0,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1757,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758_10,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1760,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761_10,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1762,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763_8,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1764,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_1_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863,
  CLK => NN,
  CE => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_1,
  PRESET => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n40,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41_10,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n43,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44_10,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n46,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47_10,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n49,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50_10,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n51,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52_8,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n53,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_18,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_1_s2\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_0_s4\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_16,
  CLK => clk,
  CE => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s16\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_20,
  I0 => GND_0,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(0),
  I3 => GND_0,
  CIN => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(0));
\u_gw3_phy_mc/u_ddr_phy_top/n545_s17\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_21,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_22,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_20);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s18\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_23,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_24,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_22);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s19\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_25,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_26,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_24);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s20\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_27,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_28,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(4),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_26);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s21\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_29,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_30,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(5),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_28);
\u_gw3_phy_mc/u_ddr_phy_top/n545_s22\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n545_31,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n545_32,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(6),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n545_30);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 32) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3 downto 0),
  DO(31 downto 28) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3 downto 0),
  DO(27 downto 24) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3 downto 0),
  DO(23 downto 20) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3 downto 0),
  DO(19 downto 16) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3 downto 0),
  DO(15 downto 12) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3 downto 0),
  DO(11 downto 8) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3 downto 0),
  DO(7 downto 4) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3 downto 0),
  DO(3 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3 downto 0),
  DI(35) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(59),
  DI(34) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(43),
  DI(33) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(27),
  DI(32) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(11),
  DI(31) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(58),
  DI(30) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(42),
  DI(29) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(26),
  DI(28) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(10),
  DI(27) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(57),
  DI(26) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(41),
  DI(25) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(25),
  DI(24) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(9),
  DI(23) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(56),
  DI(22) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(40),
  DI(21) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(24),
  DI(20) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(8),
  DI(19) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(6),
  DI(18) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(4),
  DI(17) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(2),
  DI(16) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(0),
  DI(15) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(55),
  DI(14) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(39),
  DI(13) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(23),
  DI(12) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(7),
  DI(11) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(54),
  DI(10) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(38),
  DI(9) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(22),
  DI(8) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(6),
  DI(7) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(53),
  DI(6) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(37),
  DI(5) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(21),
  DI(4) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(5),
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(52),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(36),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(20),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(4),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\,
  CEB => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 32) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3 downto 0),
  DO(31 downto 28) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3 downto 0),
  DO(27 downto 24) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3 downto 0),
  DO(23 downto 20) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3 downto 0),
  DO(19 downto 16) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3 downto 0),
  DO(15 downto 12) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3 downto 0),
  DO(11 downto 8) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3 downto 0),
  DO(7 downto 4) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3 downto 0),
  DO(3 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3 downto 0),
  DI(35) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(51),
  DI(34) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(35),
  DI(33) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(19),
  DI(32) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(3),
  DI(31) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(50),
  DI(30) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(34),
  DI(29) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(18),
  DI(28) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(2),
  DI(27) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(49),
  DI(26) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(33),
  DI(25) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(17),
  DI(24) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(1),
  DI(23) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(48),
  DI(22) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(32),
  DI(21) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(16),
  DI(20) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(0),
  DI(19) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(7),
  DI(18) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(5),
  DI(17) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(3),
  DI(16) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(1),
  DI(15) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(63),
  DI(14) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(47),
  DI(13) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(31),
  DI(12) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(15),
  DI(11) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(62),
  DI(10) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(46),
  DI(9) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(30),
  DI(8) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(14),
  DI(7) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(61),
  DI(6) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(45),
  DI(5) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(29),
  DI(4) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(13),
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(60),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(44),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(28),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(12),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\,
  CEB => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(55),
  DO(30) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(39),
  DO(29) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(23),
  DO(28) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(7),
  DO(27) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(54),
  DO(26) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(38),
  DO(25) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(22),
  DO(24) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(6),
  DO(23) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(53),
  DO(22) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(37),
  DO(21) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(21),
  DO(20) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(5),
  DO(19) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(52),
  DO(18) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(36),
  DO(17) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(20),
  DO(16) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(4),
  DO(15) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(51),
  DO(14) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(35),
  DO(13) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(19),
  DO(12) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(3),
  DO(11) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(50),
  DO(10) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(34),
  DO(9) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(18),
  DO(8) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(2),
  DO(7) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(49),
  DO(6) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(33),
  DO(5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(17),
  DO(4) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(1),
  DO(3) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(48),
  DO(2) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(32),
  DO(1) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(16),
  DO(0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(0),
  DI(31 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(31 downto 0),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(63),
  DO(30) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(47),
  DO(29) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(31),
  DO(28) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(15),
  DO(27) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(62),
  DO(26) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(46),
  DO(25) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(30),
  DO(24) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(14),
  DO(23) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(61),
  DO(22) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(45),
  DO(21) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(29),
  DO(20) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(13),
  DO(19) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(60),
  DO(18) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(44),
  DO(17) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(28),
  DO(16) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(12),
  DO(15) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(59),
  DO(14) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(43),
  DO(13) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(27),
  DO(12) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(11),
  DO(11) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(58),
  DO(10) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(42),
  DO(9) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(26),
  DO(8) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(10),
  DO(7) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(57),
  DO(6) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(41),
  DO(5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(25),
  DO(4) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(9),
  DO(3) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(56),
  DO(2) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(40),
  DO(1) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(24),
  DO(0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(8),
  DI(31 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq\(31 downto 0),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n97,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n98,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n99,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n100,
  DI(3 downto 0) => wr_data(3 downto 0),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n93,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n94,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n95,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n96,
  DI(3 downto 0) => wr_data(7 downto 4),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n89,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n90,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n91,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n92,
  DI(3 downto 0) => wr_data(11 downto 8),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n85,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n86,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n87,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n88,
  DI(3 downto 0) => wr_data(15 downto 12),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_4_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n81,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n82,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n83,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n84,
  DI(3 downto 0) => wr_data(19 downto 16),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n77,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n78,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n79,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n80,
  DI(3 downto 0) => wr_data(23 downto 20),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n73,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n74,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n75,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n76,
  DI(3 downto 0) => wr_data(27 downto 24),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n69,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n70,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n71,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n72,
  DI(3 downto 0) => wr_data(31 downto 28),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_8_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n65,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n66,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n67,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n68,
  DI(3 downto 0) => wr_data(35 downto 32),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_9_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n61,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n62,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n63,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n64,
  DI(3 downto 0) => wr_data(39 downto 36),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_10_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n57,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n58,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n59,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n60,
  DI(3 downto 0) => wr_data(43 downto 40),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_11_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n53,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n54,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n55,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n56,
  DI(3 downto 0) => wr_data(47 downto 44),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_12_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n49,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n50,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n51,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n52,
  DI(3 downto 0) => wr_data(51 downto 48),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_13_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n45,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n46,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n47,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n48,
  DI(3 downto 0) => wr_data(55 downto 52),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_14_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n41,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n42,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n43,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n44,
  DI(3 downto 0) => wr_data(59 downto 56),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_15_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n37,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n38,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n39,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n40,
  DI(3 downto 0) => wr_data(63 downto 60),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_16_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n33,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n34,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n35,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n36,
  DI(3 downto 0) => wr_data_mask(3 downto 0),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_17_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n29,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n30,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n31,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n32,
  DI(3 downto 0) => wr_data_mask(7 downto 4),
  WAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_0_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n230,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n231,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n220,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n221,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(28),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(13),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(12),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_1_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n250,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n251,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n240,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n241,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(3),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(0),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(29),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(14),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_2_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n270,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n271,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n260,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n261,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(5),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(2),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(4),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(1),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_3_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n7,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n8,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n5,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n6,
  DI(3 downto 2) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd\(1 downto 0),
  DI(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr\(1 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_4_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n50,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n51,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n40,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n41,
  DI(3 downto 2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(1 downto 0),
  DI(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(1 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_5_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n70,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n71,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n60,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n61,
  DI(3 downto 2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(1 downto 0),
  DI(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(1 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_6_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n90,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n91,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n80,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n81,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_odt\(0),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_odt\(0),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_cke\(1),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_cke\(1),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_7_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n110,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n111,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n100,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n101,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(16),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(1),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(15),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_8_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n130,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n131,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n120,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n121,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(18),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(3),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(17),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(2),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_9_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n150,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n151,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n140,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n141,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(20),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(5),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(19),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(4),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_10_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n170,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n171,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n160,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n161,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(22),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(7),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(21),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(6),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_11_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n190,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n191,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n180,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n181,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(24),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(9),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(23),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(8),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_0_12_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n210,
  DO(2) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n211,
  DO(1) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n200,
  DO(0) => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_n201,
  DI(3) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(26),
  DI(2) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(11),
  DI(1) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(25),
  DI(0) => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(10),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_0_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n114,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n115,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n116,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n117,
  DI(3 downto 0) => addr(3 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_1_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n110,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n111,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n112,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n113,
  DI(3 downto 0) => addr(7 downto 4),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_2_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n106,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n107,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n108,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n109,
  DI(3 downto 0) => addr(11 downto 8),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_3_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n102,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n103,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n104,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n105,
  DI(3 downto 0) => addr(15 downto 12),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_4_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n98,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n99,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n100,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n101,
  DI(3 downto 0) => addr(19 downto 16),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_5_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n94,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n95,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n96,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n97,
  DI(3 downto 0) => addr(23 downto 20),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_6_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n90,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n91,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n92,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n93,
  DI(3 downto 0) => addr(27 downto 24),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_7_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n85,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n86,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n87,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n88,
  DI(3 downto 1) => cmd(2 downto 0),
  DI(0) => burst,
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/mem_mem_0_8_s\: RAM16SDP4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO3,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO2,
  DO(1) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_mem_mem_0_8_0_DO1,
  DO(0) => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n84,
  DI(3) => GND_0,
  DI(2) => GND_0,
  DI(1) => GND_0,
  DI(0) => cmd_en,
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1 downto 0),
  WRE => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s2\: DFF
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  D => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_28,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s4\: DFFCE
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  D => VCC_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_28,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s5\: DFFCE
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10,
  D => VCC_0,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s8\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(3 downto 0),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(3 downto 0),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s10\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(7 downto 4),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(7 downto 4),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s12\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(11 downto 8),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(11 downto 8),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s14\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(15 downto 12),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(15 downto 12),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s16\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(19 downto 16),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(19 downto 16),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s18\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(23 downto 20),
  DI(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(23 downto 20),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s20\: RAM16S4
port map (
  DO(3 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(27 downto 24),
  DI(3) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(27),
  DI(2) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  DI(1) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  DI(0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_address_out\(24),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s22\: RAM16S4
port map (
  DO(3) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_23_DO3,
  DO(2) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_23_DO2,
  DO(1 downto 0) => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(29 downto 28),
  DI(3) => GND_0,
  DI(2) => GND_0,
  DI(1) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  DI(0) => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0,
  WRE => VCC_0,
  CLK => NN);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1136_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1135_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1136_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1134_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1135_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1133_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1134_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1132_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1133_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1131_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1132_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1130_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1130,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1130_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1131_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1167_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(9),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(8),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1166_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(10),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1167_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1165_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(11),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1166_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1164_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(12),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1165_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1163_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(13),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1164_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1162_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(14),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1163_2);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1161_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1161,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1161_2,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(15),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1162_2);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_0_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(0),
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I3 => GND_0,
  CIN => VCC_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_1_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(1),
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_2_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(2),
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_3_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(3),
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2);
\u_gw3_phy_mc/u_ddr_phy_top/n562_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n562,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n562_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(0),
  I3 => GND_0,
  CIN => VCC_0);
\u_gw3_phy_mc/u_ddr_phy_top/n561_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n561,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n561_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n562_3);
\u_gw3_phy_mc/u_ddr_phy_top/n560_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n560,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n560_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n561_3);
\u_gw3_phy_mc/u_ddr_phy_top/n559_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n559,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n559_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n560_3);
\u_gw3_phy_mc/u_ddr_phy_top/n558_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n558,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n558_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(4),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n559_3);
\u_gw3_phy_mc/u_ddr_phy_top/n557_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n557,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n557_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(5),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n558_3);
\u_gw3_phy_mc/u_ddr_phy_top/n556_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n556,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n556_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(6),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n557_3);
\u_gw3_phy_mc/u_ddr_phy_top/n555_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n555,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n555_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(7),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(7),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n556_3);
\u_gw3_phy_mc/u_ddr_phy_top/n579_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n579,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n579_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(0),
  I3 => GND_0,
  CIN => VCC_0);
\u_gw3_phy_mc/u_ddr_phy_top/n578_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n578,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n578_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n579_3);
\u_gw3_phy_mc/u_ddr_phy_top/n577_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n577,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n577_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n578_3);
\u_gw3_phy_mc/u_ddr_phy_top/n576_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n576,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n576_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n577_3);
\u_gw3_phy_mc/u_ddr_phy_top/n575_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n575,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n575_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(4),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n576_3);
\u_gw3_phy_mc/u_ddr_phy_top/n574_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n574,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n574_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(5),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n575_3);
\u_gw3_phy_mc/u_ddr_phy_top/n573_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n573,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n573_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(6),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n574_3);
\u_gw3_phy_mc/u_ddr_phy_top/n572_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_n572,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_n572_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(7),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(7),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_n573_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/rank_cnt_0_s1\: DFFCE
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/rank_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63,
  CLK => NN,
  CE => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63_10,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n76_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n77_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n78_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n152_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n152,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n152_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n107,
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n153_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n153,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n153_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n106,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n152_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n154_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n154,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n154_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n105,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n153_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n155_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n155,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n155_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n104,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n154_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n156_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n156,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n156_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n103,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n155_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n157_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n157,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n157_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(5),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n102,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n156_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n158_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n158,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n158_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(6),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n101,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n157_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n159_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n159,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n159_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(7),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n100,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n158_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n160_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n160,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n160_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(8),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n99,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n159_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n161_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n161,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n161_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(9),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n98,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n160_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n162_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n162,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n162_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(10),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n97,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n161_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n163_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n163,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n163_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(11),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n96,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n162_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n164_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n164,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n164_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n95,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n163_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n165_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n165,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n165_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(13),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n94,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n164_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n166_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n166,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n166_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(14),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n93,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n165_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n167_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n167,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n167_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n92,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n166_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n168_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n168,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n168_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n91,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n167_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n169_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n169,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n171,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n90,
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n168_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n76_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_4,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n77_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_4,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n76_5);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n78_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_4,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n77_5);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n233_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n233,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n233_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(0),
  I1 => addr(10),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n234_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n234,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n234_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(1),
  I1 => addr(11),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n233_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n235_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n235,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n235_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(2),
  I1 => addr(12),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n234_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n236_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n236,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n236_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(3),
  I1 => addr(13),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n235_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n237_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n237,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n237_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(4),
  I1 => addr(14),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n236_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n238_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n238,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n238_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(5),
  I1 => addr(15),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n237_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n239_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n239,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n239_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(6),
  I1 => addr(16),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n238_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n240_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n240,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n240_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(7),
  I1 => addr(17),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n239_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n241_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n241,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n241_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(8),
  I1 => addr(18),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n240_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n242_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n242,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n242_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(9),
  I1 => addr(19),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n241_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n243_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n243,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n243_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(10),
  I1 => addr(20),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n242_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n244_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n244,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n244_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(11),
  I1 => addr(21),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n243_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n245_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n245,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n245_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(12),
  I1 => addr(22),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n244_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n246_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n246,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n246_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(13),
  I1 => addr(23),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n245_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n247_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n247,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n247_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(14),
  I1 => addr(24),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n246_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n248_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n248,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n248_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  I1 => addr(25),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n247_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n249_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n249,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n249_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  I1 => addr(26),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n248_3);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n250_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n250,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n252,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  I1 => addr(27),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n249_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n652_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n652,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n653_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n653,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n654_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n654,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n655_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n655,
  COUT => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/n138_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n138,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n138_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/n139_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n139,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n139_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(1),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n138_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/n140_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n140,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n140_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(2),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n139_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/n141_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n141,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n141_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(3),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n140_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/n142_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n142,
  COUT => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n142_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(4),
  I3 => GND_0,
  CIN => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n141_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_0_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line0,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line1,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_0_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3_6,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line2,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_4_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line0,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line1,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_4_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7_6,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line2,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_read_line3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_0_s0\: MUX2_LUT5
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(0),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_3_6,
  S0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_4_s0\: MUX2_LUT5
port map (
  O => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read\(4),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_reg_7_6,
  S0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n560_s0\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n560,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I2 => NN_0,
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n98_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1201_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_4,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s0\: LUT4
generic map (
  INIT => X"8FFF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_21,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_Z_s\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_sre_Z_s\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_sre_Z,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n28_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(3),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(4),
  I2 => NN_1,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28_6);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_3_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(3),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_2_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(2),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_1_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(0),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n24_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I1 => wr_data_end,
  I2 => wr_data_en);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s0\: LUT4
generic map (
  INIT => X"1001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/app_rd_data_end_d_s0\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_app_rd_data_end_d,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d2,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rddata_valid,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out_0_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out\(0),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_ras_n_out\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out_1_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cs_n_out\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cmd1\(21),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en1);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_odt_out_0_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_odt_out\(0),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_mc_odt_out_0);
\u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_Z\(1),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n_0_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_cs_n_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n_0_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_ras_n_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_Z\(1),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n_0_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_cas_n_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_we_n_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_Z\(1),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_we_n_0_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_we_n_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_cke_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_cke\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cke\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_cke_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_27_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(27),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(27),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(27));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_18_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(18),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(18),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(18));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_10_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(10),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(10),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(10));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_8_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(8),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(8),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(8));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_7_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(7),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(7));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_6_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(6),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(6),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(6));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_2_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(2));
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_1_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(1),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_0_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_bank\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(0),
  I2 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_odt_0_s0\: LUT4
generic map (
  INIT => X"F0EE"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_odt\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_d1\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/mc_odt_Z\(0),
  I3 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/n476_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n476,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_Z,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln);
\u_gw3_phy_mc/u_ddr_phy_top/n510_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n510,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d\(0));
\u_gw3_phy_mc/u_ddr_phy_top/n615_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n615,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(2),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n104_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n104,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n111_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n111,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n225_s0\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n235_s0\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n26_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26\,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26_4\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/n151_s1\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_mc_wrdata_en_Z,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_full,
  I3 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n26_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26\,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26_4\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/n199_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n199,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/n240_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n240,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/n261_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_n261,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n78_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n78,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n128_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n128,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd1\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n366_s0\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/cke_en_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_cke_en,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s0\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_5,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_6,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1456_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_hold_Z,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_reg_d\(0),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1475_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1522_s0\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1610_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1610,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1675_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1722_s0\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1810_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1810,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1898_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_9,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ddr_rsti_d_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ddr_rsti_d,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_dll_rsti);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n16_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n16,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_dll_lock,
  I1 => pll_lock);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n89_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_5,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_9,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n14_s1\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n14\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/dqs_reg_d\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n15\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n15_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n15\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqsts1,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n386_s3\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n386,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n84,
  I3 => cmd_en);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/recalib_Z_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_recalib_Z,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_d\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_d\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_done_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_full_s3\: LUT4
generic map (
  INIT => X"0ECC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378,
  I2 => cmd_en,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_req_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s3\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_10,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_request_s3\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/rank_cnt\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_req_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req_8,
  I0 => NN_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_accepted_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accepted,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_req_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_sre_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cke_s3\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_cke_out\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_7,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_ddr_phy_top/updata_dqs_req_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n615);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre_0_s3\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0_9,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cs_n\(0),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n78,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_0,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_1_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_readback_check_1,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s10\: LUT4
generic map (
  INIT => X"7077"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_19,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s19\: LUT4
generic map (
  INIT => X"FFF2"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_23\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_s18\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE2_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s18\: LUT4
generic map (
  INIT => X"FA30"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_24\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s18\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s18\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s18\: LUT4
generic map (
  INIT => X"FFB0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_26\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.XPR_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.INIT_DONE_s19\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s13\: LUT4
generic map (
  INIT => X"F4FF"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s13\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s16\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s16\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s16\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s17\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_22\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WAIT_s16\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_flag,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_HOLD_s17\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_27\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_IDLE_s16\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_s16\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RSEL_ADJ_s16\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_27\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_DONE_s17\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_0_s11\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_16,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_22,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_18);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_29_s36\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_29,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_28_s38\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_27_s34\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27_41,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_26_s34\: LUT4
generic map (
  INIT => X"7044"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26_39,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_25_s35\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_25,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26_39,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req_Z,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_24_s36\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_24,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_23_s37\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_21_s36\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_47,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_20_s35\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20_40,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_19_s36\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19_43,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_18_s36\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18_43,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_16_s36\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_45,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_10,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_42);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s35\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_41);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s37\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_43,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_13_s36\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s37\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_11_s36\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_47,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_10_s35\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20_40,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_9_s36\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_8_s36\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18_43,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_6_s36\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6_41);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_4_s37\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_45,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_42,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_3_s36\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_2_s38\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_43,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_1_s37\: LUT3
generic map (
  INIT => X"8F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_1,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_21,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_0_s34\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_39);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_EN_s12\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s13\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_IDLE_s12\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_READ_DQ_s12\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_RECHECK_DQ_s13\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_5_s12\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_17,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_18);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_4_s12\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4_17,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12\: LUT4
generic map (
  INIT => X"1C00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_18);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s12\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_17,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dqs_ack_Z,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_18,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_19);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12\: LUT4
generic map (
  INIT => X"BCFF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_1,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_17,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_18,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_17,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_19);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1613_s7\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_14,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_15,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(3));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s11\: LUT4
generic map (
  INIT => X"FAC0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_24,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_17,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_22);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next_2_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_2_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_2_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_3_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_4_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_4_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_5_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(5),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_0,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_1_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_2_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(1),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_4_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_5_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(5),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbin\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_1_s3\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(1),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_2_s3\: LUT4
generic map (
  INIT => X"BF40"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(2),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_4_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_5_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(5),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbin\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_0,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_4_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_5_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(5),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbin\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n63_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/rank_cnt\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1762_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1762,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1760_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1760,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1759_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1757_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1757,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1756_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1562_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1562,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1560_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1560,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1559_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1557_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1557,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1556_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1432_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1432,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1430_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1430,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1429_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1428_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428_8,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1112_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1112,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n891_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n891,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n889_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n889,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n888_s2\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888_7,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n26_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(14));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1628_s1\: LUT4
generic map (
  INIT => X"B400"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(3),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1455_s1\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455_6,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n124_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n124,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n81_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n81,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n37_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n37,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n35_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n35,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n34_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34_6,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(6));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n30_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n30,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(10));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n29_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29_6,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(11));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n27_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n27,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_9,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(13));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n266_s1\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n266,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_9,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n259);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n261_s1\: LUT4
generic map (
  INIT => X"000D"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n261,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n260_s1\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n260,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n295_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_6);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n294_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n294,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_6);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n293_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n293,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_6);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n51_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n51,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n49_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n49,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n48_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n46_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n46,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n45_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n43_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n43,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n42_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n836_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n836,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n835_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n835,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n834_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n834,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n833_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833_6,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n832_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n832,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n831_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831_8,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n829_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n829,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n828_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828_6,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n827_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827_8,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n304_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n304,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n172_s1\: LUT4
generic map (
  INIT => X"00EF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n172,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n175_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n175,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n153_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n153,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n151_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n151,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152);
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(5),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(5));
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_4_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(4),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(4));
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_3_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(3),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(3));
\u_gw3_phy_mc/u_ddr_phy_top/mux_bank_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_bank\(2),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_bank_Z\(2));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_63_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(63),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(63));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_62_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(62),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(62));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_61_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(61),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(61));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_59_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(59),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(59));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_58_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(58),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(58));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_56_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(56),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(56));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_55_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(55),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(55));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_54_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(54),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(54));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_53_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(53),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(53));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_51_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(51),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(51));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_50_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(50),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(50));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_48_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(48),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(48));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_47_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(47),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(47));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_46_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(46),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(46));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_43_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(43),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(43));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_41_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(41),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(41));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_40_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(40),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(40));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_39_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(39),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(39));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_38_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(38),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(38));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_35_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(35),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(35));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_33_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(33),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(33));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_32_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(32),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(32));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_31_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(31),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(31));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_29_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(29),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(29));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_27_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(27),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(27));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_24_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(24),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(24));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_23_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(23),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(23));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_21_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(21),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(21));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(19),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(19));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_16_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(16),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(16));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_15_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(15),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(15));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(10),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(10));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(9),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(9));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_8_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(8),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(8));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(7),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(7));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(2),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(2));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(1),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(1));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_0_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(0),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(0));
\u_gw3_phy_mc/u_ddr_phy_top/n604_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n604,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n605);
\u_gw3_phy_mc/u_ddr_phy_top/n602_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n602,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n603,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n605);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_0_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(0),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(0));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(1),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(1));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(2),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(2));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_3_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(3),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(3));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_4_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(4),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(4));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(5),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(5));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(6),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(6));
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask_7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_mask\(7),
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata_mask_Z\(7));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n68_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n68,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(0));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n67_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n67,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n66_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n66,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n65_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n65,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(3));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n64_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n64,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(4));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n63_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n63,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(5));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n62_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n62,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(6));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n61_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n61,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(7));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n60_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n60,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(8));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n59_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n59,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(9));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n58_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n58,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(10));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n57_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n57,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(11));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n56_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n56,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(12));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n55_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n55,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(13));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n54_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n54,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(14));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n53_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n53,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(15));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n52_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n52,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(16));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n51_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n51,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(17));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n50_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n50,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(18));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n49_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n49,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(19));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n48_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n48,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(20));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n47_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n47,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(21));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n46_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n46,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(22));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n45_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n45,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(23));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n44_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n44,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(24));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n43_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(25));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n42_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(26));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n41_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n41,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(27));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n40_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n40,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(28));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n39_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n39,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(29));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n38_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n38,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(30));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n37_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n37,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(31));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n36_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n36,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(32));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n35_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n35,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(33));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n34_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n34,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(34));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n33_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n33,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(35));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n32_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n32,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(36));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n31_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n31,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(37));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n30_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n30,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(38));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n29_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n29,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(39));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n28_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n28,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(40));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n27_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n27,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(41));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n26_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n26,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(42));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n25_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n25,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(43));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n24_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n24,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(44));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n23_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n23,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(45));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n22_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n22,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(46));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n21_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n21,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(47));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n20_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n20,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(48));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n19,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(49));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n18_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n18,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(50));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n17_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n17,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(51));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n16_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n16,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(52));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n15_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n15,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(53));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n14_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n14,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(54));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n13_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n13,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(55));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n12_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n12,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(56));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n11_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(57));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(58));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(59));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n8_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(60));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n7,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(61));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n6,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(62));
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  I1 => \u_gw3_phy_mc/u_gwmc_top/phy_rd_data_dly\(63));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n599_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n599,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(72));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n598_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n598,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(73));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n597_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n597,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(74));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n596_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n596,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(75));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n595_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n595,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(76));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n594_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n594,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(77));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n593_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n593,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(78));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n592_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n592,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(79));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n591_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n591,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(80));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n590_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n590,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(81));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n589_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n589,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(82));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n588_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n588,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(83));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n587_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n587,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(84));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n586_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n586,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(85));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n585_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n585,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(86));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n584_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n584,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(87));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n583_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n583,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(88));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n582_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n582,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(89));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n581_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n581,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(90));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n580_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n580,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(91));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n579_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n579,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(92));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n578_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n578,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(93));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n577_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n577,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(94));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n576_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n576,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(95));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n575_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n575,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(96));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n574_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n574,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(97));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n573_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n573,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(98));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n572_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n572,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(99));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n571_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n571,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(100));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n570_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n570,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(101));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n569_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n569,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(102));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n568_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n568,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(103));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n567_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n567,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(104));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n566_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n566,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(105));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n565_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n565,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(106));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n564_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n564,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(107));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n563_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n563,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(108));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n562_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n562,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(109));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n561_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n561,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(110));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n560_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n560,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(111));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n559_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n559,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(112));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n558_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n558,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(113));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n557_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n557,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(114));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n556_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n556,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(115));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n555_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n555,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(116));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n554_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n554,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(117));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n553_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n553,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(118));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n552_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n552,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(119));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n551_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n551,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(120));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n550_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n550,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(121));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n549_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n549,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(122));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n548_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n548,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(123));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n547_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n547,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(124));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n546_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n546,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(125));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n545_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n545,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(126));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n544_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n544,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(127));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n543_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n543,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(128));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n542_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n542,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(129));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n541_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n541,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(130));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n540_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n540,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(131));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n539_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n539,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(132));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n538_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n538,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(133));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n537_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n537,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(134));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n536_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n536,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(135));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n535_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n535,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(136));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n534_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n534,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(137));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n533_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n533,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(138));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n532_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n532,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(139));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n531_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n531,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(140));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n530_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n530,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(141));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n529_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n529,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(142));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n528_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n528,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_send_wr_d2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wr_buf_dout\(143));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n40_s1\: LUT3
generic map (
  INIT => X"41"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n40,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n38_s1\: LUT4
generic map (
  INIT => X"0EF0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(3),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n37_s1\: LUT3
generic map (
  INIT => X"2C"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n13_s1\: LUT4
generic map (
  INIT => X"0EF0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(2),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n12_s1\: LUT3
generic map (
  INIT => X"2C"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n12,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(3),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n176);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n310_s2\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s2\: LUT4
generic map (
  INIT => X"F8FF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_7,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_8,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619_10);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s2\: LUT4
generic map (
  INIT => X"F8FF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_7,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_8,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1667_s1\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1667,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1666_s1\: LUT3
generic map (
  INIT => X"9F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1666,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1664_s1\: LUT4
generic map (
  INIT => X"B4FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1664,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(3),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1663_s1\: LUT3
generic map (
  INIT => X"6F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1662_s1\: LUT4
generic map (
  INIT => X"B4FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1662,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(5),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1661_s1\: LUT4
generic map (
  INIT => X"78FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(6),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1458_s1\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1458,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1457_s1\: LUT3
generic map (
  INIT => X"E1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1457,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1456_s1\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1456,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n157_s1\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(2),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n158_s1\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n159_s1\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/bank_acted\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n160_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(14),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n161_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n161,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(13),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n162_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n162,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(12),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n163_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n163,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(11),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n164_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n164,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(10),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n165_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n165,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(9),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n166_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n166,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(8),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n167_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n167,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(7),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n168_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n168,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(6),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n169_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n169,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(5),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n170_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n170,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(4),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n171_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n171,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(3),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n172_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n172,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(2),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n173_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n173,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n174_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n174,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/row\(0),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n176_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n176,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n173_s1\: LUT4
generic map (
  INIT => X"FF01"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n173,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_60_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(60),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(60),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_57_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(57),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(57),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_52_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(52),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(52),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_49_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(49),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(49),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_45_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(45),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(45),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_44_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(44),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(44),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_42_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(42),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(42),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_37_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(37),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(37),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_36_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(36),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(36),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_34_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(34),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(34),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_30_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(30),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(30),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_28_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(28),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(28),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_26_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(26),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(26),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_25_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(25),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(25),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_22_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(22),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(22),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_20_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(20),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(20),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_18_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(18),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(18),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_17_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(17),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(17),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_14_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(14),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(14),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_13_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(13),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(13),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_12_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(12),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(12),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_11_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(11),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(11),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_6_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(6),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(6),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_5_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(5),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(5),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_4_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(4),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(4),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata_3_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_wrdata\(3),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_wrdata\(3),
  I1 => NN_1);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/mux_dqs_s1\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_mux_dqs,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_dqs,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n242_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n242,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n241_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n241,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n240_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n240,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n239_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n239,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n238_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n238,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n237_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n237,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(5),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n236_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n236,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(6),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n235_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n235,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(7),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n234_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n234,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(8),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n233_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n233,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/col\(9),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n230_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n230,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_burst,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n227_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n227,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n226_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n226,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n225_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n225,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gw_rd_data0/n136_s1\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_n136,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rddata_valid,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n39_s1\: LUT3
generic map (
  INIT => X"E1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n39,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n36_s1\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n36,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n14_s1\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n14,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n11_s1\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(4));
\u_gw3_phy_mc/u_ddr_phy_top/mux_reset_n_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_mux_reset_n,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_0_s5\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_0,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n916_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n916,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next_1_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next\(1),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next_2_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next\(2),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n10_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n10\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n9_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n9\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n8_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n8\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n10_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n10\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n9_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n9\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n8_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n8\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext_0_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext_1_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1497_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1497,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1496_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1496,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1697_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1697,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1696_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1696,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_11,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n98_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_4,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(5),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(6),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(7));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n98_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(10),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(11));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n98_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(12),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(13),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(14));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1201_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_4,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1201_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_11,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_4,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_11,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_6,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_23,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s4\: LUT4
generic map (
  INIT => X"080C"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_7,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_updata_dll_req,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_15,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_16,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_Z_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_3,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s2\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_5,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455_6,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n67_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n641_s3\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n641_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s1\: LUT4
generic map (
  INIT => X"D7BD"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s2\: LUT4
generic map (
  INIT => X"D7BD"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_8,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/mc_odt_out_0_s0\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_mc_odt_out_0,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cs_en1,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_1\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_2\(0));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_27_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n225_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n225_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n225_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(7));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n235_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(9),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/n235_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_n235_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(12),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(13),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq_p\(15));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n26_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n26_4\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n26_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n26_4\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s1\: LUT4
generic map (
  INIT => X"FCAF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_4,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_6,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_7,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(2),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_18);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s2\: LUT4
generic map (
  INIT => X"FCAF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_5,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_9,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_10,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(4),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_16);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n272_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n366_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_4,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n366_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_4,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_5,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_6,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s4\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_7,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_cke_en,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_8);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1456_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_5,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_6);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1475_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check\(0),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_5,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_6);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1522_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1522_4,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1675_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rburst_reg\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_5,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_6);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1722_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1722_4,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1898_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n89_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n89_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(11));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n89_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n378_s6\: LUT4
generic map (
  INIT => X"7D00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_11,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_13_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_13,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_11,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_4_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_11,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_15);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s4\: LUT4
generic map (
  INIT => X"F0EE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_13,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20_40,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s5\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_47,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_14,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_15);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s6\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_2_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_2_s5\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s5\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_2_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_2_s5\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt_2_s4\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s4\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_12);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cke_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_7,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_odt_pre_0_s4\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_odt_pre_0_9,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_cas_n\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_we_n\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_ras_n\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828_6);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s6\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_12);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s12\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s13\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_19,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_26\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s21\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_27\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s19\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_5,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s19\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_23\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_7,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s19\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER_23\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s20\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_24\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_6,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s19\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_26\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s20\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_27\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s20\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_12,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_8,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s15\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s17\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_21\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_4,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s17\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s17\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s18\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_22\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_DONE_s18\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_7,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_23\);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_0_s13\: LUT4
generic map (
  INIT => X"7077"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_18,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_30_s35\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30,
  I0 => NN_3,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(7),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(8),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_28_s39\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_28_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_26_s35\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_26_39,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_23_s38\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_13,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_20_s36\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_20_40,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req,
  I1 => NN_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_16_s38\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s36\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s37\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_41,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(13),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(14),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s38\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_46);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s39\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_47);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s40\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_44,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6_41);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s38\: LUT4
generic map (
  INIT => X"BBB0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_11,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s39\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_43,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_8_s38\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_6_s37\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_6_41,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_4_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_42,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_13,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_4_s39\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_43,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_2_s39\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_2_s40\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_44,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_45);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_0_s35\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_39,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_11,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_40);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_WAIT_s14\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s14\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_5_s13\: LUT4
generic map (
  INIT => X"F100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_17,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_24,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_5_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_5_18,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_18);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_4_s13\: LUT4
generic map (
  INIT => X"C5CC"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_4_17,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_3_s13\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_3_s14\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_18,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s13\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_17,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s\(1),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_d2,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s14\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_18,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_24,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s15\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_19,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_d2,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_0_s13\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_17,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_18,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_0_s14\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_18,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_20,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_0_s15\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_19,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1613_s8\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_14,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1613_s9\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_15,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s16\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_22,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_3_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n28);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_4_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3),
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext_3_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(2),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext_3_s4\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1763_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1759_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1759_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1756_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1756_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1563_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1559_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1559_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1556_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1556_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1433_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1429_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1429_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1111_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n894_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n892_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n888_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n888_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n26_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_7,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(12),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(13));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1628_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1628_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1455_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1455_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n125_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n82_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n38_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n36_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n34_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n34_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n32_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(7),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n29_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n29_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(10));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n265_s2\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n295_s2\: LUT4
generic map (
  INIT => X"4F00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_6,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ready,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_d2,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_7);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n52_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n48_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n48_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n45_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n45_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(8));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n42_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n42_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n833_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n833_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n830_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831_8);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n828_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n828_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7));
\u_gw3_phy_mc/u_ddr_phy_top/n605_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n605_7);
\u_gw3_phy_mc/u_ddr_phy_top/n603_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n603,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n38_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n38_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n13_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n13_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s3\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_7,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s4\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_10,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_11,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n310_s3\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310_7,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_6);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_9,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_10,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_11,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_12);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_8,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_13,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_14,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_15,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_16);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_9,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_10,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_11,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_12);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_8,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_13,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_14,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_15,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_16);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1665_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1663_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1661_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1661_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n160_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n160_6,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_11,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(13),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(14),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s6\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s7\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s8\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s9\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1197_s10\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(6),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(7));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_7,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(6),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(7),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(13),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(14),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s6\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s7\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s6\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_23_42,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s7\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s8\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_11,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s9\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_12,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_17,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_4,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_39);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s10\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_13,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_42,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s12\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_15,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10,
  I2 => NN_1,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_39);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s13\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_16,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_18,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_updata_dqs_req_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_6);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_Z_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(31),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(32),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(33),
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_accept);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_Z_s2\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req,
  I3 => NN_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_7,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(3),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_one_bank_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s3\: LUT3
generic map (
  INIT => X"DB"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s4\: LUT3
generic map (
  INIT => X"E7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s6\: LUT3
generic map (
  INIT => X"E7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s7\: LUT3
generic map (
  INIT => X"E7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wbinnext\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n811_s5\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n811_8,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1456_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1456_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1475_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1475_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  I2 => NN_0,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1675_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_5,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1675_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  I2 => NN_0,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1898_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1898_s4\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_ready_d_s1\: LUT4
generic map (
  INIT => X"BED7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_ready_d,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n378_s7\: LUT4
generic map (
  INIT => X"0990"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_13_s6\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_4_s5\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s6\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s7\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s9\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_14,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_15,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s7\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_12,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_25,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_18);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_13,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_19,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_20,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s9\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_14,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_19,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_21,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s10\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_15,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_25,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_22);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_2_s6\: LUT4
generic map (
  INIT => X"1400"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_12);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s7\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_12,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_12,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_13);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_11,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_12);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s22\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_26\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_27\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_24\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s25\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_26\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_27\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s21\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_25\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_26\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_repeat_done,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_27\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s21\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s21\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s22\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s21\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s22\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_26\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s23\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_27\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_23\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_complete,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s17\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s18\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s19\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s18\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1456_6,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_23\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s19\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_DONE_s19\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_23\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_0_s14\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_19,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_20);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_21_s39\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_16_s39\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_43,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s38\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(24),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(25),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s39\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_43,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_15_s40\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s41\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_48);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s42\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_46,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(7),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(6),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s43\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_47,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(14),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(13),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s40\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_44,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_42,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_45,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_46);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_8_s39\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_43,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_10,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_4_s40\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_4_44,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_2_s41\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_45,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_11,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_46,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_46);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_0_s36\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_0_40,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s16\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_20,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_0_s16\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_0_20,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n295_s3\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n295_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_2_20);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s3\: LUT4
generic map (
  INIT => X"770F"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n605_8,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n605_9,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n605_10,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n605_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s5\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_13,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_19);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_14,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_45,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_17,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_25);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s7\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_15);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(32),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(33),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(35),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(34));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s6\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(48),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(50),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(51),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(49));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_11,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(53),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(54),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(55),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(52));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s8\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_12,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(38),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(39),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(36),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(37));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s9\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_13,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(2),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_14,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(16),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(19),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(18),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(17));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s11\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(21),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(23),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(22),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(20));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1663_s12\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1663_16,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(7),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(40),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(41),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(43),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(42));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s6\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(56),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(58),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(59),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(57));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_11,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(61),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(62),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(63),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(60));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s8\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_12,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(46),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(47),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(44),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(45));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s9\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_13,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(9),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_14,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(24),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(27),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(26),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(25));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s11\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(29),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(31),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(30),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(28));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1863_s12\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1863_16,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(15),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(13),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/phy_rd_data\(12));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s14\: LUT4
generic map (
  INIT => X"00D7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_17,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_43,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_19);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s15\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_18,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_15,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27_41,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_3,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1475_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1675_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_7,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s12\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_17,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_7);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s13\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_18,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s14\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_19,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1201_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_23);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s15\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_20,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s16\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_21,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s17\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_22,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s7\: LUT4
generic map (
  INIT => X"0110"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_12,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(6),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(7));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_13,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s6\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_11,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_12,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s26\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s27\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s19\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s20\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_22\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s21\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_25\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s20\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_0_s15\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_20,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_stop_d);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_14_s44\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_14_48,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s41\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_45,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_12_s42\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_46,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_8_s40\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_44,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_2_s42\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_46,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(18),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(19));
\u_gw3_phy_mc/u_ddr_phy_top/n605_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_8,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n559,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n560,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n561,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n562);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_9,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n555,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n556,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n557,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n558);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s6\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_10,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n605_12,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n605_13);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s7\: LUT3
generic map (
  INIT => X"8E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_11,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n545_32,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_d\(7),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/dll_step_base\(7));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s8\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_12,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_12_45,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_2_46,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s9\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(20),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(21));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s10\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_14,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n156_s11\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_15,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s16\: LUT4
generic map (
  INIT => X"1400"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_19,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(27),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(28),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_44);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s18\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_23,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(23),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(26));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s22\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_flag,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s8\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_12,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n572,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n573,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n574,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n575);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s9\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_13,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_n576,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_n577,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_n578,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n579);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n41_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(11));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n44_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(8));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n47_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/n603_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n603_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n605);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s16\: LUT4
generic map (
  INIT => X"1555"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1428_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1428_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1558_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1758_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n272_s3\: LUT4
generic map (
  INIT => X"FFBA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_7,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_9,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n259);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n367_s1\: LUT4
generic map (
  INIT => X"006F"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n367,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_HOLD_s20\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_25\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_HOLD_s21\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD_27\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_11,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_12);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n259_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n259,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s17\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_0_s1\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_0_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd_1_s1\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_rd\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr_1_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/cmd_wr\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/mux_we_n\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cs_n\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/mux_cas_n\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/mux_ras_n\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext_0_s1\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(0),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext_0_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(0),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext_1_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext_4_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(4),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbin\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s10\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_14,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(0),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n151\);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n385_s7\: LUT4
generic map (
  INIT => X"0220"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n385,
  I0 => cmd_en,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_ready_d,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_ready_d_s2\: LUT4
generic map (
  INIT => X"5445"
)
port map (
  F => cmd_ready,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_full,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_ready_d,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(2),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next\(2));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n641_s5\: LUT4
generic map (
  INIT => X"6996"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_8);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_4_s3\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_8_s6\: LUT4
generic map (
  INIT => X"0004"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(6),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1663_6,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(4),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1665_s3\: LUT4
generic map (
  INIT => X"A9FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1665_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n26_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_9,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(11),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(10));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n33_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(6),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(5));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n177_s2\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n177,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n28_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28_6,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n37_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(3),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(1),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(2));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n67_s2\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n67_6,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n28,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(4),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(5),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n37_8);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n50_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n52_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n52_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_1_s1\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(1),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(1),
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(5));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_4_s1\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(4),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(4),
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(5));
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_5_s2\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(5),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_mux_addr_27,
  I1 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(5),
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_addr\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s22\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_27\,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_25\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s19\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s15\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_9,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1431_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1433_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1433_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1561_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1563_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1563_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1761_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1763_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1763_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1898_s5\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_9,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_6,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n272_s4\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n272_9,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n152_s2\: LUT4
generic map (
  INIT => X"0004"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n366_5,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n827_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n827_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(7));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n831_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831_8,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1898_5,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n890_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n892_s4\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n892_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_13,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext_1_s1\: LUT4
generic map (
  INIT => X"4BB4"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(1),
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_empty,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext_4_s1\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rgraynext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_raddr\(4),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_3_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(2),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_2_s4\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext_1_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(4));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext_4_s1\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(4),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(3),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_wbinnext_3,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(4),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(5));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_4_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(3),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_3_s4\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_2_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(3),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(4),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s11\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_16,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(3),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wfull_val_s12\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wfull_val_18,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_wq2_rptr\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_waddr\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_wbinnext_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n224_s3\: LUT4
generic map (
  INIT => X"1555"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n224,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_41);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_9,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_42,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_43);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s11\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(11),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(12),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_27_s36\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_27_41,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n125_s3\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n125_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_21_s40\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_45,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_43,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt_1_s5\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRP_cnt_1,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_9,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s9\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1629_s2\: LUT4
generic map (
  INIT => X"A9FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1629,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n98_s5\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n98_9,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n38_s3\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n38_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n80_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n82_s3\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n82_8,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/cke_s6\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(29),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(30),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_8);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_8_s7\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16,
  I1 => NN_3,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_30_s36\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30_41,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_30,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_14,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_cke_10,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_19);
\u_gw3_phy_mc/u_ddr_phy_top/n605_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_n605_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/updata_cnt\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_n605_7);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s21\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_26\,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_26\,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_21_s41\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_21_47,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_req,
  I1 => NN_2,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_accept,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_req);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_8_s41\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_8_46,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_10,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n830_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n830_8,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n831_8,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_go);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_21,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_9);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_16_s40\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_16_45,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_18_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_18_43,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_19_s38\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_19_43,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout\(30),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_pchg_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n245_s2\: LUT3
generic map (
  INIT => X"7F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n245,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_4,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt_4_s19\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRFC_cnt_4_25,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_wr_Z_8,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(15),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(16),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(17));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n159_s3\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n159_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n158_s3\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n158_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/n157_s3\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n157_8,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/bank\(2),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n310);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_0_s16\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_22,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_0_20);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag_d_1_s17\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_flag_d_1_24,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(2),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/count\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n265_s3\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265_8,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n265);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n890_s5\: LUT4
generic map (
  INIT => X"6000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890_11,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n890,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n893_s3\: LUT4
generic map (
  INIT => X"6000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n893,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n894_s4\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n894_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_13_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(9),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(10),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1544_s2\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1544,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_act_one_bank_5,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1362_s18\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1362_23,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n63_s4\: LUT4
generic map (
  INIT => X"20FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n63_10,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_7_s37\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_7,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_nstate_17_s37\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_17,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/cmd_accept_ref_Z_s0\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_ref_Z,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_idle,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_refresh_request_Z,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_4,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z_5);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1758_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1758,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1761_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1761,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1764_s2\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1764,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1558_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1558,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1561_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1561,
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1564_s2\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1564,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I2 => NN_1,
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1562_s2\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1562,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1504_s2\: LUT4
generic map (
  INIT => X"1555"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1504,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_11);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1524_s2\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1524,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1580_s2\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1580,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_12,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_17,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_11,
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/sent_row_s1\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_row,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_7,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n156_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_n176);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_1_s5\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I2 => wr_data_end,
  I3 => wr_data_en);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_0_s4\: LUT4
generic map (
  INIT => X"9AAA"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I2 => wr_data_end,
  I3 => wr_data_en);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_15_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(15),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(15),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_16_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(16),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(16),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_17_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(17),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(17),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_19_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(19),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(19),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_20_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(20),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(20),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_21_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(21),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(21),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_22_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(22),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(22),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_23_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(23),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(23),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_24_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(24),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(24),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_25_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(25),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(25),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_26_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(26),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(26),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_28_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(28),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(28),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_29_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(29),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(29),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_0_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(0),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(0),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_3_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(3),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(3),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_9_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(9),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(9),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_11_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(11),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(11),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_12_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(12),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(12),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_13_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(13),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(13),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_ddr_phy_top/mux_addr_14_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/mux_addr\(14),
  I0 => \u_gw3_phy_mc/u_gwmc_top/mc_address_Z\(14),
  I1 => NN_1,
  I2 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_10);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n420_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n420,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n252,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n171,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n419_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n419,
  I0 => addr(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n117,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n418_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n418,
  I0 => addr(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n116,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n417_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n417,
  I0 => addr(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n115,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n416_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n416,
  I0 => addr(3),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n114,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n415_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n415,
  I0 => addr(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n113,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n414_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n414,
  I0 => addr(5),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n112,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n413_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n413,
  I0 => addr(6),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n111,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n412_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n412,
  I0 => addr(7),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n110,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n411_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n411,
  I0 => addr(8),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n109,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n410_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n410,
  I0 => addr(9),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n108,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n409_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n409,
  I0 => addr(10),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n107,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n408_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n408,
  I0 => addr(11),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n106,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n407_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n407,
  I0 => addr(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n105,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n406_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n406,
  I0 => addr(13),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n104,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n405_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n405,
  I0 => addr(14),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n103,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n404_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n404,
  I0 => addr(15),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n102,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n403_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n403,
  I0 => addr(16),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n101,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n402_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n402,
  I0 => addr(17),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n100,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n401_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n401,
  I0 => addr(18),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n99,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n400_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n400,
  I0 => addr(19),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n98,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n399_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n399,
  I0 => addr(20),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n97,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n398_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n398,
  I0 => addr(21),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n96,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n397_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n397,
  I0 => addr(22),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n95,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n396_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n396,
  I0 => addr(23),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n94,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n395_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n395,
  I0 => addr(24),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n93,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n394_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n394,
  I0 => addr(25),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n92,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n393_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n393,
  I0 => addr(26),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n91,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n392_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n392,
  I0 => addr(27),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n90,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n390_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n390,
  I0 => burst,
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n88,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n389_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n389,
  I0 => cmd(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n87,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n388_s6\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n388,
  I0 => cmd(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n86,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n387_s7\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n387,
  I0 => cmd(2),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n85,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n78_5,
  I3 => cmd_en);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_wptr_next_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1137,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep_reg_8_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(8),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1168,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1498,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_1_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1530,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1531,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_3_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1698,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_1_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1730,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1731,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_0_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_rptr_next_0,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_12_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(12),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n28,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_9_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_8_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32_9,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_7_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33_11,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36_9,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n39,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n40,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_4_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(4),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80_11,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n83,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n84,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n126,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n127,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1398,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1399,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt_1_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1432,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1433,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_2_s8\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1502,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1503,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s9\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1522,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1523,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_2_s7\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1542,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1543,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1561,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt_2_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1578,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1579,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1630,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1631,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_8_s8\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(8),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1659,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_7_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(7),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1660,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/sre_request_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z,
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n88,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s10\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n887,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111_9,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1113,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1114,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431_11,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1434,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1435,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1565,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1618,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_10_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1765,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_3_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1818,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_2_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2),
  D => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  D => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n54,
  CLK => clk,
  CLEAR => u_gw3_phy_mc_u_ddr_phy_top_n462);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt_1_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(1),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1614,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt_0_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(0),
  D => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1615,
  CLK => NN,
  CLEAR => NN_0);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr_next_0_s6\: LUT4
generic map (
  INIT => X"556A"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_wptr_next_0,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_wptr\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I2 => cmd_en,
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n378_s8\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378_13,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I1 => cmd_en,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n378);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1137_s3\: LUT3
generic map (
  INIT => X"9A"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1137,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(0),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1128_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1128,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(0),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1168_s3\: LUT3
generic map (
  INIT => X"C6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1168,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wstep\(8),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1159_s1\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1159,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/in_dq0_Z\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1498_s3\: LUT4
generic map (
  INIT => X"A9AA"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1498,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1494_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1494,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1475_4,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1530_s5\: LUT4
generic map (
  INIT => X"9CCC"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1530,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1531_s3\: LUT3
generic map (
  INIT => X"9C"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1531,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1698_s3\: LUT4
generic map (
  INIT => X"CCC6"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1698,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1694_s1\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1694,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1675_4);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1730_s5\: LUT4
generic map (
  INIT => X"9CCC"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1730,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1731_s3\: LUT3
generic map (
  INIT => X"9C"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1731,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr_next_0_s3\: LUT4
generic map (
  INIT => X"5A78"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_cmd_buf_rptr_next_0,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I1 => cmd_en,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_rptr\(0),
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79);
\u_gw3_phy_mc/u_gwmc_top/gw_cmd0/n383_s5\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n383,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_cmd_accept_Z,
  I1 => cmd_en,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_cmd0_n79);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n28_s3\: LUT4
generic map (
  INIT => X"1222"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n28,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(12),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n26_9,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT_13_s8\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13_21,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n31_s4\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(9),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n32_s4\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(8),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n32);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n33_s5\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33_11,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(7),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n36_s4\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36_9,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(4),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n36);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n39_s3\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n39,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(1),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n40_s3\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n40,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_ROW_CNT_13,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n80_s5\: LUT4
generic map (
  INIT => X"1222"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80_11,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n80,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT_4_s7\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4_16,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n83_s3\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n83,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(1),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n84_s3\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n84,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_updata_ack,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_UP_CNT_4,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/UP_CNT\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n126_s3\: LUT4
generic map (
  INIT => X"1222"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n126,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT_3_s12\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_20,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n127_s3\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n127,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/DQS_WAITE_CNT\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_DQS_WAITE_CNT_3_10);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1398_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1398,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1399_s3\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1399,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(1),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRRD_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1432_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1432,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRP_cnt_1);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1433_s3\: LUT3
generic map (
  INIT => X"2F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1433,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRP_cnt\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRP_cnt_1);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1502_s3\: LUT4
generic map (
  INIT => X"FFA8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1502,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt_2_s9\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2_18,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1503_s3\: LUT4
generic map (
  INIT => X"00C2"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1503,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTW_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1522_s3\: LUT4
generic map (
  INIT => X"FFA8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1522,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt_2_s10\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2_19,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1523_s3\: LUT4
generic map (
  INIT => X"00C2"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1523,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTR_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1542_s3\: LUT4
generic map (
  INIT => X"00A8"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1542,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt_2_s8\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2_17,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1543_s3\: LUT4
generic map (
  INIT => X"FFC2"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1543,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(2),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(0),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRAS_cnt\(1),
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRAS_cnt_2);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1561_s3\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1561,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt_1_s5\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTP_cnt_1,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tRTW_cnt_2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRTP_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1578_s3\: LUT4
generic map (
  INIT => X"EEEA"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1578,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt_2_s7\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTP_cnt_2_16,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1579_s3\: LUT4
generic map (
  INIT => X"5004"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1579,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tWTR_cnt_2,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(0),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tWTP_cnt\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1630_s3\: LUT4
generic map (
  INIT => X"AF9F"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1630,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt_3_s10\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_19,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1631_s3\: LUT3
generic map (
  INIT => X"B7"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1631,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tCKESR_cnt\(0),
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tCKESR_cnt_3_16);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1659_s3\: LUT4
generic map (
  INIT => X"8A00"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1659,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(7),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt_8_s9\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_19,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(7),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1660_s3\: LUT4
generic map (
  INIT => X"2CFF"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1660,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tXSDLL_cnt\(7),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_tXSDLL_cnt_8_14);
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n88_s2\: LUT4
generic map (
  INIT => X"E0EA"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n88,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_sre_request_Z,
  I1 => NN_1,
  I2 => sr_req,
  I3 => NN_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n887_s5\: LUT4
generic map (
  INIT => X"6200"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n887,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11\: LUT4
generic map (
  INIT => X"F8FF"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_19,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1111_s4\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111_9,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1111,
  I3 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s5\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1113_s3\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1113,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1114_s3\: LUT3
generic map (
  INIT => X"1C"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1114,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1431_s5\: LUT4
generic map (
  INIT => X"606A"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431_11,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1431,
  I2 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s9\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_18,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1434_s3\: LUT4
generic map (
  INIT => X"1AB0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1434,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1435_s3\: LUT3
generic map (
  INIT => X"1A"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1435,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7_14,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1565_s4\: LUT4
generic map (
  INIT => X"109C"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1565,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s6\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_13,
  I0 => NN_1,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1618_s3\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1618,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1619_s3\: LUT3
generic map (
  INIT => X"34"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1619_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1619_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1765_s4\: LUT4
generic map (
  INIT => X"2530"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1765,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s6\: LUT3
generic map (
  INIT => X"DC"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_13,
  I0 => NN_1,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1818_s3\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1818,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1819_s3\: LUT3
generic map (
  INIT => X"1C"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1819_s4\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n1819_10,
  I0 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_phy_rdbk_data_valid,
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n54_s4\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n54,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_15_s6\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1614_s8\: LUT4
generic map (
  INIT => X"C69C"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1614,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(1),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(3),
  I3 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1613_s10\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1613_18,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(3));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1615_s9\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1615,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_send_act_Z,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/act_shift_reg\(3),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tFAW_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n89_s5\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n89_9,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(13));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt_15_s7\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_lock_cnt_15_15,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s16\: LUT3
generic map (
  INIT => X"EA"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val_28,
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(2),
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(3));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rempty_val_s1\: LUT3
generic map (
  INIT => X"09"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_if_rempty_val,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rbinnext\(5),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_rq2_wptr\(5),
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_n142_3);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s17\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val_28,
  I0 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n641_10,
  I1 => GND_0,
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n154_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n154,
  I0 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I1 => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I2 => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n152);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rempty_val_s2\: LUT4
generic map (
  INIT => X"0069"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  I1 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_4,
  I2 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  I3 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3);
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n31_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n31_13,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(8),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/ROW_CNT\(7),
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n33);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext_1_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wgraynext\(1),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(1),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid\(0),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_waddr\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/if_wbinnext\(2));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext_2_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext\(2),
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(2),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext\(3));
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s4\: LUT3
generic map (
  INIT => X"69"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_8,
  I0 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => \u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I2 => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_1);
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n53_s2\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n53,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n50_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n50,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n47_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n47,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n44_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n44,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n41_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41_10,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  I1 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41,
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/n40_s2\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n40,
  I0 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  I1 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I2 => \u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/lock_syn\(1),
  I3 => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_n41);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/sent_col_s1\: LUT4
generic map (
  INIT => X"EAAA"
)
port map (
  F => u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_sent_col,
  I0 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_5,
  I1 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1197_5,
  I2 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_40,
  I3 => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_gwmc_nstate_15_41);
\u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/n517_s2\: INV
port map (
  O => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_n517,
  I => u_gw3_phy_mc_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full);
\u_gw3_phy_mc/u_ddr_phy_top/n128_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_n128,
  I => NN_0);
\u_gw3_phy_mc/u_ddr_phy_top/n462_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_n462,
  I => rst_n);
\u_gw3_phy_mc/u_ddr_phy_top/n474_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_n474,
  I => pll_lock);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n19_s2\: INV
port map (
  O => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n19\,
  I => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_dqsts1);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n103_s2\: INV
port map (
  O => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n103\,
  I => u_gw3_phy_mc_u_ddr_phy_top_ddr_sync_pause);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n174_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n174,
  I => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/phy_reset_n_c_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_phy_reset_n_c,
  I => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\u_gw3_phy_mc/u_gwmc_top/gwmc_rank_ctrl0/auxgen.mc_aux_out_r_0_s3\: INV
port map (
  O => \u_gw3_phy_mc_u_gwmc_top_gwmc_rank_ctrl0_auxgen.mc_aux_out_r_0\,
  I => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate\(5));
\u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s3\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_dll_step_base_7,
  I => \u_gw3_phy_mc/u_ddr_phy_top/uddcntln_reg\(1));
\u_gw3_phy_mc/u_gwmc_top/mc_address_dly_0_s28\: INV
port map (
  O => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0_28,
  I => u_gw3_phy_mc_u_gwmc_top_mc_address_dly_0);
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rbinnext_0_s5\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rbinnext_0,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/n1459_s2\: INV
port map (
  O => u_gw3_phy_mc_u_gwmc_top_gwmc_bank_ctrl0_n1459,
  I => \u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/tRFC_cnt\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n41_s2\: INV
port map (
  O => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n41,
  I => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/refresh_timer\(0));
\u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/n15_s2\: INV
port map (
  O => u_gw3_phy_mc_u_gwmc_top_gwmc_timing_ctrl0_n15,
  I => \u_gw3_phy_mc/u_gwmc_top/gwmc_timing_ctrl0/prescaler_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_rgraynext_0_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_fifo_ctrl_of_rgraynext_0,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl/of_raddr\(1));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/n11_s2\: INV
port map (
  O => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[0].u_ddr_phy_data_lane_n11\,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/calib_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/n11_s2\: INV
port map (
  O => \u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_n11\,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/calib_cnt\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext_0_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_phy_wd_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0));
\u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n917_s2\: INV
port map (
  O => u_gw3_phy_mc_u_ddr_phy_top_u_ddr_init_n917,
  I => \u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0));
GND_s23: GND
port map (
  G => GND_0);
VCC_s19: VCC
port map (
  V => VCC_0);
GSR_0: GSR
port map (
  GSRI => VCC_0);
  clk_out <= NN;
  ddr_rst <= NN_0;
  init_calib_complete <= NN_1;
  ref_ack <= NN_2;
  sr_ack <= NN_3;
end beh;
