;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000042
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLUE */
BLUE__0__DR EQU CYREG_GPIO_PRT3_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BLUE__0__HSIOM_MASK EQU 0xF0000000
BLUE__0__HSIOM_SHIFT EQU 28
BLUE__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__0__MASK EQU 0x80
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__0__PC EQU CYREG_GPIO_PRT3_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__0__PORT EQU 3
BLUE__0__PS EQU CYREG_GPIO_PRT3_PS
BLUE__0__SHIFT EQU 7
BLUE__DR EQU CYREG_GPIO_PRT3_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__MASK EQU 0x80
BLUE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__PC EQU CYREG_GPIO_PRT3_PC
BLUE__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__PORT EQU 3
BLUE__PS EQU CYREG_GPIO_PRT3_PS
BLUE__SHIFT EQU 7

/* CapSense */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 0
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__MASK EQU 0x01
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__PORT EQU 2
CapSense_Sns__ProximitySensor0_0__PROX__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__ProximitySensor0_0__PROX__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__ProximitySensor0_0__PROX__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__ProximitySensor0_0__PROX__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__ProximitySensor0_0__PROX__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__ProximitySensor0_0__PROX__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__ProximitySensor0_0__PROX__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__ProximitySensor0_0__PROX__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__ProximitySensor0_0__PROX__MASK EQU 0x01
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__ProximitySensor0_0__PROX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__ProximitySensor0_0__PROX__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__ProximitySensor0_0__PROX__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__ProximitySensor0_0__PROX__PORT EQU 2
CapSense_Sns__ProximitySensor0_0__PROX__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__ProximitySensor0_0__PROX__SHIFT EQU 0
CapSense_Sns__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__SHIFT EQU 0

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock__DIV_ID EQU 0x00000043
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock__PA_DIV_ID EQU 0x000000FF

/* DHT11 */
DHT11__0__DR EQU CYREG_GPIO_PRT1_DR
DHT11__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DHT11__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DHT11__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DHT11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DHT11__0__HSIOM_MASK EQU 0xF0000000
DHT11__0__HSIOM_SHIFT EQU 28
DHT11__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DHT11__0__INTR EQU CYREG_GPIO_PRT1_INTR
DHT11__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DHT11__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DHT11__0__MASK EQU 0x80
DHT11__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DHT11__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DHT11__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DHT11__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DHT11__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DHT11__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DHT11__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DHT11__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DHT11__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DHT11__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DHT11__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DHT11__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DHT11__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DHT11__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DHT11__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DHT11__0__PC EQU CYREG_GPIO_PRT1_PC
DHT11__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DHT11__0__PORT EQU 1
DHT11__0__PS EQU CYREG_GPIO_PRT1_PS
DHT11__0__SHIFT EQU 7
DHT11__DR EQU CYREG_GPIO_PRT1_DR
DHT11__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DHT11__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DHT11__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DHT11__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DHT11__INTR EQU CYREG_GPIO_PRT1_INTR
DHT11__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DHT11__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DHT11__MASK EQU 0x80
DHT11__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DHT11__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DHT11__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DHT11__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DHT11__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DHT11__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DHT11__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DHT11__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DHT11__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DHT11__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DHT11__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DHT11__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DHT11__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DHT11__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DHT11__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DHT11__PC EQU CYREG_GPIO_PRT1_PC
DHT11__PC2 EQU CYREG_GPIO_PRT1_PC2
DHT11__PORT EQU 1
DHT11__PS EQU CYREG_GPIO_PRT1_PS
DHT11__SHIFT EQU 7

/* GREEN */
GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN__0__HSIOM_MASK EQU 0x0F000000
GREEN__0__HSIOM_SHIFT EQU 24
GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__0__MASK EQU 0x40
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__0__PORT EQU 3
GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN__0__SHIFT EQU 6
GREEN__DR EQU CYREG_GPIO_PRT3_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__MASK EQU 0x40
GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__PC EQU CYREG_GPIO_PRT3_PC
GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__PORT EQU 3
GREEN__PS EQU CYREG_GPIO_PRT3_PS
GREEN__SHIFT EQU 6

/* LCD_LCDPort */
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__0__PORT EQU 1
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__1__PORT EQU 1
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__2__PORT EQU 1
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__3__PORT EQU 1
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__4__PORT EQU 1
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__5__PORT EQU 1
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__6__PORT EQU 1
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__PORT EQU 1
LCD_LCDPort__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__SHIFT EQU 0

/* LCD_trans_1 */
LCD_trans_1__0__DR EQU CYREG_GPIO_PRT0_DR
LCD_trans_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_trans_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_trans_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_trans_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_trans_1__0__HSIOM_MASK EQU 0x00000F00
LCD_trans_1__0__HSIOM_SHIFT EQU 8
LCD_trans_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_trans_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_trans_1__0__MASK EQU 0x04
LCD_trans_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_trans_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_trans_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_trans_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_trans_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_trans_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_trans_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_trans_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_trans_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_trans_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_trans_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_trans_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_trans_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_trans_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_trans_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_trans_1__0__PC EQU CYREG_GPIO_PRT0_PC
LCD_trans_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_trans_1__0__PORT EQU 0
LCD_trans_1__0__PS EQU CYREG_GPIO_PRT0_PS
LCD_trans_1__0__SHIFT EQU 2
LCD_trans_1__DR EQU CYREG_GPIO_PRT0_DR
LCD_trans_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_trans_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_trans_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_trans_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_1__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_trans_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_trans_1__MASK EQU 0x04
LCD_trans_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_trans_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_trans_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_trans_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_trans_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_trans_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_trans_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_trans_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_trans_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_trans_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_trans_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_trans_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_trans_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_trans_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_trans_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_trans_1__PC EQU CYREG_GPIO_PRT0_PC
LCD_trans_1__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_trans_1__PORT EQU 0
LCD_trans_1__PS EQU CYREG_GPIO_PRT0_PS
LCD_trans_1__SHIFT EQU 2

/* LCD_trans_2 */
LCD_trans_2__0__DR EQU CYREG_GPIO_PRT0_DR
LCD_trans_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_trans_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_trans_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_trans_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_trans_2__0__HSIOM_MASK EQU 0x0000000F
LCD_trans_2__0__HSIOM_SHIFT EQU 0
LCD_trans_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_trans_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_trans_2__0__MASK EQU 0x01
LCD_trans_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_trans_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_trans_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_trans_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_trans_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_trans_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_trans_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_trans_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_trans_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_trans_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_trans_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_trans_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_trans_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_trans_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_trans_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_trans_2__0__PC EQU CYREG_GPIO_PRT0_PC
LCD_trans_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_trans_2__0__PORT EQU 0
LCD_trans_2__0__PS EQU CYREG_GPIO_PRT0_PS
LCD_trans_2__0__SHIFT EQU 0
LCD_trans_2__DR EQU CYREG_GPIO_PRT0_DR
LCD_trans_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_trans_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_trans_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_trans_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_2__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_trans_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_trans_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_trans_2__MASK EQU 0x01
LCD_trans_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_trans_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_trans_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_trans_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_trans_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_trans_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_trans_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_trans_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_trans_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_trans_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_trans_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_trans_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_trans_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_trans_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_trans_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_trans_2__PC EQU CYREG_GPIO_PRT0_PC
LCD_trans_2__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_trans_2__PORT EQU 0
LCD_trans_2__PS EQU CYREG_GPIO_PRT0_PS
LCD_trans_2__SHIFT EQU 0

/* PWM */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* RED */
RED__0__DR EQU CYREG_GPIO_PRT2_DR
RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__0__MASK EQU 0x40
RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__0__PC EQU CYREG_GPIO_PRT2_PC
RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__0__PORT EQU 2
RED__0__PS EQU CYREG_GPIO_PRT2_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_GPIO_PRT2_DR
RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTR EQU CYREG_GPIO_PRT2_INTR
RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__PC EQU CYREG_GPIO_PRT2_PC
RED__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__PORT EQU 2
RED__PS EQU CYREG_GPIO_PRT2_PS
RED__SHIFT EQU 6

/* buzzer_1 */
buzzer_1__0__DR EQU CYREG_GPIO_PRT0_DR
buzzer_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
buzzer_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
buzzer_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
buzzer_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
buzzer_1__0__HSIOM_MASK EQU 0x000000F0
buzzer_1__0__HSIOM_SHIFT EQU 4
buzzer_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
buzzer_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
buzzer_1__0__MASK EQU 0x02
buzzer_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
buzzer_1__0__OUT_SEL_SHIFT EQU 2
buzzer_1__0__OUT_SEL_VAL EQU 2
buzzer_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
buzzer_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
buzzer_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
buzzer_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
buzzer_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
buzzer_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
buzzer_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
buzzer_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
buzzer_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
buzzer_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
buzzer_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
buzzer_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
buzzer_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
buzzer_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
buzzer_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
buzzer_1__0__PC EQU CYREG_GPIO_PRT0_PC
buzzer_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
buzzer_1__0__PORT EQU 0
buzzer_1__0__PS EQU CYREG_GPIO_PRT0_PS
buzzer_1__0__SHIFT EQU 1
buzzer_1__DR EQU CYREG_GPIO_PRT0_DR
buzzer_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
buzzer_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
buzzer_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
buzzer_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_1__INTR EQU CYREG_GPIO_PRT0_INTR
buzzer_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
buzzer_1__MASK EQU 0x02
buzzer_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
buzzer_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
buzzer_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
buzzer_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
buzzer_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
buzzer_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
buzzer_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
buzzer_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
buzzer_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
buzzer_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
buzzer_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
buzzer_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
buzzer_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
buzzer_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
buzzer_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
buzzer_1__PC EQU CYREG_GPIO_PRT0_PC
buzzer_1__PC2 EQU CYREG_GPIO_PRT0_PC2
buzzer_1__PORT EQU 0
buzzer_1__PS EQU CYREG_GPIO_PRT0_PS
buzzer_1__SHIFT EQU 1

/* buzzer_2 */
buzzer_2__0__DR EQU CYREG_GPIO_PRT0_DR
buzzer_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
buzzer_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
buzzer_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
buzzer_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
buzzer_2__0__HSIOM_MASK EQU 0x0000F000
buzzer_2__0__HSIOM_SHIFT EQU 12
buzzer_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
buzzer_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
buzzer_2__0__MASK EQU 0x08
buzzer_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
buzzer_2__0__OUT_SEL_SHIFT EQU 6
buzzer_2__0__OUT_SEL_VAL EQU -1
buzzer_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
buzzer_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
buzzer_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
buzzer_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
buzzer_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
buzzer_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
buzzer_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
buzzer_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
buzzer_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
buzzer_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
buzzer_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
buzzer_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
buzzer_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
buzzer_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
buzzer_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
buzzer_2__0__PC EQU CYREG_GPIO_PRT0_PC
buzzer_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
buzzer_2__0__PORT EQU 0
buzzer_2__0__PS EQU CYREG_GPIO_PRT0_PS
buzzer_2__0__SHIFT EQU 3
buzzer_2__DR EQU CYREG_GPIO_PRT0_DR
buzzer_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
buzzer_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
buzzer_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
buzzer_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_2__INTR EQU CYREG_GPIO_PRT0_INTR
buzzer_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
buzzer_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
buzzer_2__MASK EQU 0x08
buzzer_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
buzzer_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
buzzer_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
buzzer_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
buzzer_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
buzzer_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
buzzer_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
buzzer_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
buzzer_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
buzzer_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
buzzer_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
buzzer_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
buzzer_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
buzzer_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
buzzer_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
buzzer_2__PC EQU CYREG_GPIO_PRT0_PC
buzzer_2__PC2 EQU CYREG_GPIO_PRT0_PC2
buzzer_2__PORT EQU 0
buzzer_2__PS EQU CYREG_GPIO_PRT0_PS
buzzer_2__SHIFT EQU 3

/* flame_sensor */
flame_sensor__0__DR EQU CYREG_GPIO_PRT0_DR
flame_sensor__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
flame_sensor__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
flame_sensor__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
flame_sensor__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
flame_sensor__0__HSIOM_MASK EQU 0x00F00000
flame_sensor__0__HSIOM_SHIFT EQU 20
flame_sensor__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
flame_sensor__0__INTR EQU CYREG_GPIO_PRT0_INTR
flame_sensor__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
flame_sensor__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
flame_sensor__0__MASK EQU 0x20
flame_sensor__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
flame_sensor__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
flame_sensor__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
flame_sensor__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
flame_sensor__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
flame_sensor__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
flame_sensor__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
flame_sensor__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
flame_sensor__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
flame_sensor__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
flame_sensor__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
flame_sensor__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
flame_sensor__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
flame_sensor__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
flame_sensor__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
flame_sensor__0__PC EQU CYREG_GPIO_PRT0_PC
flame_sensor__0__PC2 EQU CYREG_GPIO_PRT0_PC2
flame_sensor__0__PORT EQU 0
flame_sensor__0__PS EQU CYREG_GPIO_PRT0_PS
flame_sensor__0__SHIFT EQU 5
flame_sensor__DR EQU CYREG_GPIO_PRT0_DR
flame_sensor__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
flame_sensor__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
flame_sensor__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
flame_sensor__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
flame_sensor__INTR EQU CYREG_GPIO_PRT0_INTR
flame_sensor__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
flame_sensor__INTSTAT EQU CYREG_GPIO_PRT0_INTR
flame_sensor__MASK EQU 0x20
flame_sensor__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
flame_sensor__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
flame_sensor__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
flame_sensor__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
flame_sensor__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
flame_sensor__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
flame_sensor__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
flame_sensor__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
flame_sensor__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
flame_sensor__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
flame_sensor__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
flame_sensor__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
flame_sensor__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
flame_sensor__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
flame_sensor__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
flame_sensor__PC EQU CYREG_GPIO_PRT0_PC
flame_sensor__PC2 EQU CYREG_GPIO_PRT0_PC2
flame_sensor__PORT EQU 0
flame_sensor__PS EQU CYREG_GPIO_PRT0_PS
flame_sensor__SHIFT EQU 5

/* gas_sensor */
gas_sensor__0__DR EQU CYREG_GPIO_PRT3_DR
gas_sensor__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
gas_sensor__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
gas_sensor__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
gas_sensor__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
gas_sensor__0__HSIOM_MASK EQU 0x0000000F
gas_sensor__0__HSIOM_SHIFT EQU 0
gas_sensor__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
gas_sensor__0__INTR EQU CYREG_GPIO_PRT3_INTR
gas_sensor__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
gas_sensor__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
gas_sensor__0__MASK EQU 0x01
gas_sensor__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
gas_sensor__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
gas_sensor__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
gas_sensor__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
gas_sensor__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
gas_sensor__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
gas_sensor__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
gas_sensor__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
gas_sensor__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
gas_sensor__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
gas_sensor__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
gas_sensor__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
gas_sensor__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
gas_sensor__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
gas_sensor__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
gas_sensor__0__PC EQU CYREG_GPIO_PRT3_PC
gas_sensor__0__PC2 EQU CYREG_GPIO_PRT3_PC2
gas_sensor__0__PORT EQU 3
gas_sensor__0__PS EQU CYREG_GPIO_PRT3_PS
gas_sensor__0__SHIFT EQU 0
gas_sensor__DR EQU CYREG_GPIO_PRT3_DR
gas_sensor__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
gas_sensor__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
gas_sensor__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
gas_sensor__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
gas_sensor__INTR EQU CYREG_GPIO_PRT3_INTR
gas_sensor__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
gas_sensor__INTSTAT EQU CYREG_GPIO_PRT3_INTR
gas_sensor__MASK EQU 0x01
gas_sensor__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
gas_sensor__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
gas_sensor__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
gas_sensor__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
gas_sensor__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
gas_sensor__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
gas_sensor__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
gas_sensor__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
gas_sensor__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
gas_sensor__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
gas_sensor__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
gas_sensor__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
gas_sensor__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
gas_sensor__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
gas_sensor__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
gas_sensor__PC EQU CYREG_GPIO_PRT3_PC
gas_sensor__PC2 EQU CYREG_GPIO_PRT3_PC2
gas_sensor__PORT EQU 3
gas_sensor__PS EQU CYREG_GPIO_PRT3_PS
gas_sensor__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
