module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output reg [15:0] q
);

    always @(posedge clk) begin
        if (!resetn)
            q <= 16'd0;
        else begin
            // Update lower byte if byteena[0] is enabled
            if (byteena[0])
                q[7:0] <= d[7:0];
            // Otherwise retain current lower byte
            // Update upper byte if byteena[1] is enabled
            if (byteena[1])
                q[15:8] <= d[15:8];
            // Otherwise retain current upper byte
        end
    end

endmodule