Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  8 12:27:40 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.004        0.000                      0                  352        0.133        0.000                      0                  352        4.500        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.004        0.000                      0                  352        0.133        0.000                      0                  352        4.500        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.702ns (35.737%)  route 3.061ns (64.263%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.724     9.167    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.119     9.286 f  mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_3/O
                         net (fo=1, routed)           0.407     9.693    mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_3_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.332    10.025 r  mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000    10.025    mouse/Inst_Ps2Interface_n_3
    SLICE_X7Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.849    mouse/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.029    15.029    mouse/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.499ns (31.820%)  route 3.212ns (68.180%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.499     8.943    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.067 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.783     9.849    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.973 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.973    mouse/Inst_Ps2Interface_n_4
    SLICE_X6Y98          FDRE                                         r  mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.849    mouse/CLK_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.077    15.077    mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 mouse/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.223ns (29.071%)  route 2.984ns (70.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.810     5.331    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  mouse/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.809 r  mouse/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=33, routed)          1.347     7.156    mouse/Inst_Ps2Interface/read_data
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.301     7.457 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.503     7.960    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.119     8.079 f  mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          0.562     8.642    mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I3_O)        0.325     8.967 r  mouse/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.571     9.538    mouse/Inst_Ps2Interface_n_13
    SLICE_X6Y98          FDRE                                         r  mouse/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.849    mouse/CLK_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  mouse/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)       -0.224    14.776    mouse/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.375ns (31.195%)  route 3.033ns (68.805%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.724     9.167    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X7Y99          LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  mouse/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.379     9.670    mouse/Inst_Ps2Interface_n_20
    SLICE_X7Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.849    mouse/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)       -0.047    14.953    mouse/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 mouse/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.258ns (29.914%)  route 2.947ns (70.086%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.810     5.331    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  mouse/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.809 r  mouse/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=33, routed)          1.347     7.156    mouse/Inst_Ps2Interface/read_data
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.301     7.457 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.503     7.960    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.119     8.079 f  mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          1.097     9.177    mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.360     9.537 r  mouse/Inst_Ps2Interface/FSM_onehot_state[21]_i_1/O
                         net (fo=1, routed)           0.000     9.537    mouse/Inst_Ps2Interface_n_14
    SLICE_X3Y96          FDRE                                         r  mouse/FSM_onehot_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.509    14.850    mouse/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  mouse/FSM_onehot_state_reg[21]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.075    15.076    mouse/FSM_onehot_state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.375ns (32.819%)  route 2.815ns (67.181%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.885     9.328    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.452 r  mouse/periodic_check_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.452    mouse/periodic_check_cnt[16]
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.442    14.783    mouse/CLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[16]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)        0.079    15.013    mouse/periodic_check_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.404ns (33.281%)  route 2.815ns (66.719%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.885     9.328    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.153     9.481 r  mouse/periodic_check_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.481    mouse/periodic_check_cnt[21]
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.442    14.783    mouse/CLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[21]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)        0.118    15.052    mouse/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.375ns (33.189%)  route 2.768ns (66.811%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.838     9.281    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y97          LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  mouse/periodic_check_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.405    mouse/periodic_check_cnt[2]
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.441    14.782    mouse/CLK_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[2]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077    15.010    mouse/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.375ns (33.213%)  route 2.765ns (66.787%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.835     9.278    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y97          LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  mouse/periodic_check_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.402    mouse/periodic_check_cnt[4]
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.441    14.782    mouse/CLK_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[4]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.081    15.014    mouse/periodic_check_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.401ns (33.605%)  route 2.768ns (66.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.262    mouse/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.478     5.740 f  mouse/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.822     6.563    mouse/periodic_check_cnt_reg_n_0_[20]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.321     6.884 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.469     7.353    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.328     7.681 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.639     8.319    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.443 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.838     9.281    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y97          LUT2 (Prop_lut2_I1_O)        0.150     9.431 r  mouse/periodic_check_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.431    mouse/periodic_check_cnt[3]
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.441    14.782    mouse/CLK_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  mouse/periodic_check_cnt_reg[3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.118    15.051    mouse/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mouse/left_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.591     1.474    mouse/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  mouse/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mouse/left_down_reg/Q
                         net (fo=2, routed)           0.067     1.682    mouse/left_down_reg_n_0
    SLICE_X7Y96          FDRE                                         r  mouse/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.861     1.989    mouse/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  mouse/left_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.075     1.549    mouse/left_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.858%)  route 0.228ns (52.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.676     1.560    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.228     1.951    mouse/Inst_Ps2Interface/load_tx_data
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.996 r  mouse/Inst_Ps2Interface/delay_100us_done_i_1/O
                         net (fo=1, routed)           0.000     1.996    mouse/Inst_Ps2Interface/delay_100us_done_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.863     1.991    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/C
                         clock pessimism             -0.249     1.742    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121     1.863    mouse/Inst_Ps2Interface/delay_100us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mouse/right_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.591     1.474    mouse/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  mouse/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mouse/right_down_reg/Q
                         net (fo=2, routed)           0.067     1.682    mouse/right_down_reg_n_0
    SLICE_X7Y96          FDRE                                         r  mouse/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.861     1.989    mouse/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  mouse/right_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.071     1.545    mouse/right_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.675     1.559    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.069     1.768    mouse/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.950     2.078    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.519     1.559    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.071     1.630    mouse/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.592     1.475    mouse/CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  mouse/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.110     1.727    mouse/Inst_Ps2Interface/out[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.772 r  mouse/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    mouse/Inst_Ps2Interface_n_6
    SLICE_X6Y97          FDRE                                         r  mouse/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.863     1.990    mouse/CLK_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  mouse/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120     1.608    mouse/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.676     1.560    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.110     1.811    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[11]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  mouse/Inst_Ps2Interface/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.856    mouse/Inst_Ps2Interface/FSM_onehot_state[12]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.951     2.079    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.506     1.573    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.693    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.675     1.559    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.790    mouse/Inst_Ps2Interface/ps2_data_clean
    SLICE_X2Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.950     2.078    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.519     1.559    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.060     1.619    mouse/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mouse/middle_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/middle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.591     1.474    mouse/CLK_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  mouse/middle_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  mouse/middle_down_reg/Q
                         net (fo=2, routed)           0.067     1.705    mouse/middle_down_reg_n_0
    SLICE_X6Y96          FDRE                                         r  mouse/middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.861     1.989    mouse/CLK_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  mouse/middle_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.060     1.534    mouse/middle_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.938%)  route 0.356ns (61.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.593     1.476    mouse/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  mouse/FSM_onehot_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  mouse/FSM_onehot_state_reg[21]/Q
                         net (fo=3, routed)           0.142     1.746    mouse/FSM_onehot_state_reg_n_0_[21]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.099     1.845 r  mouse/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.214     2.059    mouse/tx_data0
    SLICE_X2Y100         FDRE                                         r  mouse/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.951     2.079    mouse/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/write_data_reg/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.053     1.883    mouse/write_data_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.503%)  route 0.075ns (26.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.676     1.560    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.075     1.799    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.844    mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.951     2.079    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.506     1.573    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092     1.665    mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk625/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk625/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk625/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk625/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98    mouse/FSM_onehot_state_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98    mouse/FSM_onehot_state_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97    mouse/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97    mouse/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96    mouse/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    mouse/FSM_onehot_state_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    mouse/FSM_onehot_state_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97    mouse/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    mouse/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C



