$date
	Fri Feb 13 08:51:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 32 $ address [31:0] $end
$var reg 1 % clk $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 32 ' address [31:0] $end
$var wire 1 % clk $end
$var wire 32 ( write_data [31:0] $end
$var reg 32 ) read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
0%
bx $
0#
0"
bx !
$end
#5
1%
#10
0%
b1100100 &
b1100100 (
b101 $
b101 '
1#
#15
1%
#20
0%
b11001000 &
b11001000 (
b1010 $
b1010 '
#25
1%
#30
0%
b101 $
b101 '
1"
0#
#35
b1100100 !
b1100100 )
1%
#40
0%
b1010 $
b1010 '
#45
b11001000 !
b11001000 )
1%
#50
0%
#55
1%
#60
0%
