#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr 22 11:57:48 2024
# Process ID: 8372
# Current directory: D:/Vivado/Pipeline_CPU/Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9780 D:\Vivado\Pipeline_CPU\Pipeline_CPU\Pipeline_CPU.xpr
# Log file: D:/Vivado/Pipeline_CPU/Pipeline_CPU/vivado.log
# Journal file: D:/Vivado/Pipeline_CPU/Pipeline_CPU\vivado.jou
# Running On: LAPTOP-29JSQ2PH, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl_encode_def.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/EXT.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/ForwardingUnit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/GRE_array.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/HazardDetectionUnit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/NPC.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/PC.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/RF.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/SCPU.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/alu.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Git/GITHUB/Single_cycle_CPU/pip code/ctrl.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.355 ; gain = 343.988
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Git/GITHUB/Sim/pip code/EXT.v} {D:/Git/GITHUB/Sim/pip code/GRE_array.v} {D:/Git/GITHUB/Sim/pip code/HazardDetectionUnit.v} {D:/Git/GITHUB/Sim/pip code/ctrl.v} {D:/Git/GITHUB/Sim/pip code/PC.v} {D:/Git/GITHUB/Sim/pip code/SCPU.v} {D:/Git/GITHUB/Sim/pip code/NPC.v} {D:/Git/GITHUB/Sim/pip code/RF.v} {D:/Git/GITHUB/Sim/pip code/alu.v} {D:/Git/GITHUB/Sim/pip code/ForwardingUnit.v}}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sccomp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'jump_write_enable', assumed default net type 'wire' [D:/Git/GITHUB/Sim/pip code/SCPU.v:218]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2309.215 ; gain = 395.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sccomp' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Enter' [D:/Vivado/Pipeline_CPU/file/Enter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Enter' (0#1) [D:/Vivado/Pipeline_CPU/file/Enter.v:21]
INFO: [Synth 8-6157] synthesizing module 'SPIO' [D:/Vivado/Pipeline_CPU/file/SPIO.v:15]
WARNING: [Synth 8-7071] port 'GPIOf0' of module 'SPIO' is unconnected for instance 'U7_SPIO' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:73]
WARNING: [Synth 8-7023] instance 'U7_SPIO' of module 'SPIO' has 8 connections declared, but only 7 given [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Vivado/Pipeline_CPU/file/clk_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [D:/Vivado/Pipeline_CPU/file/clk_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'Counter_x' [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Counter_x' (0#1) [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:21]
WARNING: [Synth 8-7071] port 'counter_out' of module 'Counter_x' is unconnected for instance 'U9_Counter_x' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:89]
WARNING: [Synth 8-7023] instance 'U9_Counter_x' of module 'Counter_x' has 12 connections declared, but only 11 given [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:89]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [D:/Git/GITHUB/Sim/pip code/SCPU.v:2]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectionUnit' [D:/Git/GITHUB/Sim/pip code/HazardDetectionUnit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectionUnit' (0#1) [D:/Git/GITHUB/Sim/pip code/HazardDetectionUnit.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Git/GITHUB/Sim/pip code/SCPU.v:57]
INFO: [Synth 8-6157] synthesizing module 'GRE_array' [D:/Git/GITHUB/Sim/pip code/GRE_array.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GRE_array' (0#1) [D:/Git/GITHUB/Sim/pip code/GRE_array.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Git/GITHUB/Sim/pip code/SCPU.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Git/GITHUB/Sim/pip code/SCPU.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Git/GITHUB/Sim/pip code/SCPU.v:60]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Git/GITHUB/Sim/pip code/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/Git/GITHUB/Sim/pip code/PC.v:1]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:71]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:72]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:73]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/Git/GITHUB/Sim/pip code/ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/Git/GITHUB/Sim/pip code/ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/Git/GITHUB/Sim/pip code/RF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [D:/Git/GITHUB/Sim/pip code/RF.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/Git/GITHUB/Sim/pip code/EXT.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (0#1) [D:/Git/GITHUB/Sim/pip code/EXT.v:2]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:121]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:122]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:123]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:124]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:125]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:126]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Git/GITHUB/Sim/pip code/alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Git/GITHUB/Sim/pip code/alu.v:15]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Git/GITHUB/Sim/pip code/alu.v:3]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:174]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:175]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:176]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:177]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:178]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:179]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:200]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:201]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [D:/Git/GITHUB/Sim/pip code/SCPU.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Git/GITHUB/Sim/pip code/SCPU.v:205]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/Git/GITHUB/Sim/pip code/NPC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (0#1) [D:/Git/GITHUB/Sim/pip code/NPC.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Git/GITHUB/Sim/pip code/SCPU.v:241]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [D:/Git/GITHUB/Sim/pip code/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (0#1) [D:/Git/GITHUB/Sim/pip code/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (0#1) [D:/Git/GITHUB/Sim/pip code/SCPU.v:2]
WARNING: [Synth 8-7071] port 'reg_sel' of module 'SCPU' is unconnected for instance 'U1_SCPU' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:102]
WARNING: [Synth 8-7071] port 'reg_data' of module 'SCPU' is unconnected for instance 'U1_SCPU' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:102]
WARNING: [Synth 8-7023] instance 'U1_SCPU' of module 'SCPU' has 14 connections declared, but only 12 given [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:102]
INFO: [Synth 8-6157] synthesizing module 'dm_controller' [D:/Vivado/Pipeline_CPU/file/dm_controller.v:15]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/.Xil/Vivado-8372-LAPTOP-29JSQ2PH/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (0#1) [D:/Vivado/Pipeline_CPU/Pipeline_CPU/.Xil/Vivado-8372-LAPTOP-29JSQ2PH/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_D' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/.Xil/Vivado-8372-LAPTOP-29JSQ2PH/realtime/ROM_D_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_D' (0#1) [D:/Vivado/Pipeline_CPU/Pipeline_CPU/.Xil/Vivado-8372-LAPTOP-29JSQ2PH/realtime/ROM_D_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIO_BUS' [D:/Vivado/Pipeline_CPU/file/MIO_BUS.V:15]
WARNING: [Synth 8-7071] port 'PC' of module 'MIO_BUS' is unconnected for instance 'U4_MIO_BUS' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-7071] port 'data_ram_we' of module 'MIO_BUS' is unconnected for instance 'U4_MIO_BUS' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-7023] instance 'U4_MIO_BUS' of module 'MIO_BUS' has 22 connections declared, but only 20 given [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:137]
INFO: [Synth 8-6157] synthesizing module 'Multi_8CH32' [D:/Vivado/Pipeline_CPU/file/Multi_8CH32.v:15]
INFO: [Synth 8-6157] synthesizing module 'SSeg7' [D:/Vivado/Pipeline_CPU/file/SSeg7.v:15]
INFO: [Synth 8-6155] done synthesizing module 'sccomp' (0#1) [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-7137] Register M0_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:47]
WARNING: [Synth 8-7137] Register M1_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:48]
WARNING: [Synth 8-7137] Register M2_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:49]
WARNING: [Synth 8-7137] Register clr0_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:69]
WARNING: [Synth 8-7137] Register clr1_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:84]
WARNING: [Synth 8-7137] Register clr2_reg in module Counter_x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:99]
WARNING: [Synth 8-3848] Net counter_out in module/entity Counter_x does not have driver. [D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v:32]
WARNING: [Synth 8-3848] Net GPRSel in module/entity ctrl does not have driver. [D:/Git/GITHUB/Sim/pip code/ctrl.v:21]
WARNING: [Synth 8-7137] Register rf_reg[0] in module RF has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Git/GITHUB/Sim/pip code/RF.v:16]
WARNING: [Synth 8-3848] Net CPU_MIO in module/entity SCPU does not have driver. [D:/Git/GITHUB/Sim/pip code/SCPU.v:13]
WARNING: [Synth 8-3848] Net reg_data in module/entity SCPU does not have driver. [D:/Git/GITHUB/Sim/pip code/SCPU.v:16]
WARNING: [Synth 8-7129] Port GPRSel[1] in module ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port GPRSel[0] in module ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Zero in module ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port CPU_MIO in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[31] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[30] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[29] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[28] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[27] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[26] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[25] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[24] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[23] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[22] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[21] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[20] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[19] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[18] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[17] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[16] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[15] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[14] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[13] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[12] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[11] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[10] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[9] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[8] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[7] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[6] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[5] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[4] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[3] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[2] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[1] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data[0] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MIO_ready in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_sel[4] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_sel[3] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_sel[2] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_sel[1] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_sel[0] in module SCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[31] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[30] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[29] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[28] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[27] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[26] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[25] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[24] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[23] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[22] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[21] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[20] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[19] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[18] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[17] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[16] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[15] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[14] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[13] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[12] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[11] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[10] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[9] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[8] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[7] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[6] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[5] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[4] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[3] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[2] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[1] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_out[0] in module Counter_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Enter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2415.430 ; gain = 502.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2415.430 ; gain = 502.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2415.430 ; gain = 502.051
---------------------------------------------------------------------------------
Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/SPIO.edf]
Finished Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/SPIO.edf]
Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/dm_controller.edf]
Finished Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/dm_controller.edf]
Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/MIO_BUS.edf]
Finished Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/MIO_BUS.edf]
Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/Multi_8CH32.edf]
Finished Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/Multi_8CH32.edf]
Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/SSeg7.edf]
Finished Parsing EDIF File [D:/Vivado/Pipeline_CPU/file/SSeg7.edf]
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B.dcp' for cell 'U4_RAM_B'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D.dcp' for cell 'U2_ROM_D'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2428.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance U6_SSeg7/SW0_IBUF_inst. Found overlapping instances within the shape: U4_MIO_BUS/SW_IBUF[0]_inst and U6_SSeg7/SW0_IBUF_inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Pipeline_CPU/file/icf-v-p.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [D:/Vivado/Pipeline_CPU/file/icf-v-p.xdc:5]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sw_i[0] can not be placed on PACKAGE_PIN J15 because the PACKAGE_PIN is occupied by port sw_i[0]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [D:/Vivado/Pipeline_CPU/file/icf-v-p.xdc:26]
Finished Parsing XDC File [D:/Vivado/Pipeline_CPU/file/icf-v-p.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Vivado/Pipeline_CPU/file/icf-v-p.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sccomp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2612.109 ; gain = 698.730
49 Infos, 121 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2612.109 ; gain = 1065.414
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Coe_File {C:/Users/ly/Desktop/td/D_snakeDEMO.coe} [get_ips RAM_B]
generate_target all [get_files  D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_B'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_B'...
catch { config_ip_cache -export [get_ips -all RAM_B] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RAM_B
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aac8a2ff170a043f to dir: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/a/a/aac8a2ff170a043f/RAM_B.dcp to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/a/a/aac8a2ff170a043f/RAM_B_sim_netlist.v to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/a/a/aac8a2ff170a043f/RAM_B_sim_netlist.vhdl to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/a/a/aac8a2ff170a043f/RAM_B_stub.v to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/a/a/aac8a2ff170a043f/RAM_B_stub.vhdl to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM_B, cache-ID = aac8a2ff170a043f; cache size = 2.993 MB.
catch { [ delete_ip_run [get_ips -all RAM_B] ] }
INFO: [Project 1-386] Moving file 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' from fileset 'RAM_B' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci'
export_simulation -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.coefficient_file {C:/Users/ly/Desktop/td/I_pipemem37.coe} [get_ips ROM_D]
generate_target all [get_files  D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
catch { config_ip_cache -export [get_ips -all ROM_D] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ROM_D
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f496c6699ef4945e to dir: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/f/4/f496c6699ef4945e/ROM_D.dcp to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/f/4/f496c6699ef4945e/ROM_D_sim_netlist.v to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/f/4/f496c6699ef4945e/ROM_D_sim_netlist.vhdl to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/f/4/f496c6699ef4945e/ROM_D_stub.v to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/ip/2023.1/f/4/f496c6699ef4945e/ROM_D_stub.vhdl to d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ROM_D, cache-ID = f496c6699ef4945e; cache size = 2.993 MB.
export_ip_user_files -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci'
export_simulation -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vivado/Pipeline_CPU/file/D_mem.coe] -no_script -reset -force -quiet
remove_files  D:/Vivado/Pipeline_CPU/file/D_mem.coe
export_ip_user_files -of_objects  [get_files D:/Vivado/Pipeline_CPU/file/testac.coe] -no_script -reset -force -quiet
remove_files  D:/Vivado/Pipeline_CPU/file/testac.coe
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/utils_1/imports/synth_1/top.dcp with file D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/synth_1/sccomp.dcp
launch_runs synth_1 -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:02:10 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:02:56 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:04:10 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 
ECHO 


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2672.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F67FA
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/utils_1/imports/synth_1/top.dcp with file D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/synth_1/sccomp.dcp
launch_runs synth_1 -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:10:46 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:11:33 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Mon Apr 22 12:12:47 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F67FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F67FA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7F67FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7F67FA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 12:19:49 2024...
