

================================================================
== Vivado HLS Report for 'conv2d_fix16'
================================================================
* Date:           Mon Oct 28 11:34:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      8|       0|   1535|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    306|
|Register         |        -|      -|    1179|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     17|    1179|   1841|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      7|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_13s_16s_29_1_1_U146  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U147  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U148  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U149  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U150  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U151  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U152  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U153  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    |network_mul_mul_13s_16s_29_1_1_U154  |network_mul_mul_13s_16s_29_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Conv2D_4_w_0_U  |conv2d_fix16_Conv2D_4_w_0  |        2|  0|   0|   144|   13|     1|         1872|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                           |        2|  0|   0|   144|   13|     1|         1872|
    +----------------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_437_p2          |     *    |      2|  0|  20|          32|          16|
    |tmp5_1_fu_579_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp5_2_fu_583_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp5_fu_521_p2          |     *    |      2|  0|  20|          32|          16|
    |in_d_1_fu_495_p2        |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_400_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul5_fu_395_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_505_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_3_fu_410_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_3_fu_421_p2       |     +    |      0|  0|  23|          16|           1|
    |out_w_3_fu_446_p2       |     +    |      0|  0|  23|          16|           1|
    |tmp10_fu_926_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_920_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_938_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_908_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp4_1_fu_525_p2        |     +    |      0|  0|  39|           1|          32|
    |tmp4_2_fu_530_p2        |     +    |      0|  0|  39|           2|          32|
    |tmp4_fu_516_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_834_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_828_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_932_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_914_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp_115_fu_460_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_117_cast_fu_958_p2  |     +    |      0|  0|  21|          12|          15|
    |tmp_117_fu_952_p2       |     +    |      0|  0|  23|          12|          16|
    |tmp_121_fu_510_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_122_fu_540_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_127_0_1_fu_470_p2   |     +    |      0|  0|  24|          17|           1|
    |tmp_127_0_2_fu_480_p2   |     +    |      0|  0|  24|          17|           2|
    |tmp_128_0_1_fu_559_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_0_2_fu_587_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_1_fu_659_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_2_fu_678_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_1_fu_606_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_1_fu_701_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_2_fu_705_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_128_2_fu_697_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_128_fu_545_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_132_0_1_fu_568_p2   |     +    |      0|  0|  39|           1|          32|
    |tmp_132_0_2_fu_596_p2   |     +    |      0|  0|  39|           2|          32|
    |tmp_132_1_1_fu_668_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_2_fu_687_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_1_fu_615_p2     |     +    |      0|  0|  39|           2|          32|
    |tmp_132_2_1_fu_761_p2   |     +    |      0|  0|  39|           3|          32|
    |tmp_132_2_2_fu_771_p2   |     +    |      0|  0|  39|           4|          32|
    |tmp_132_2_fu_747_p2     |     +    |      0|  0|  39|           3|          32|
    |tmp_138_2_2_fu_942_p2   |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_431_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_490_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_441_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_416_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond5_fu_405_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_972_p3       |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0|1535|        1027|        1175|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Conv2D_4_w_0_address0       |  27|          5|    8|         40|
    |Conv2D_4_w_0_address1       |  27|          5|    8|         40|
    |Padding2D_4_array_address0  |  33|          6|   14|         84|
    |Padding2D_4_array_address1  |  27|          5|   14|         70|
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |in_d_reg_337                |   9|          2|   16|         32|
    |out_d_reg_280               |   9|          2|   16|         32|
    |out_h_reg_315               |   9|          2|   16|         32|
    |out_w_reg_326               |   9|          2|   16|         32|
    |output_r_address0           |  15|          3|   10|         30|
    |output_r_d0                 |  21|          4|   16|         64|
    |phi_mul1_reg_291            |   9|          2|   32|         64|
    |phi_mul4_reg_303            |   9|          2|   32|         64|
    |phi_mul_reg_348             |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 306|         61|  231|        667|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Conv2D_4_w_0_load_8_reg_1372  |  13|   0|   13|          0|
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |in_d_1_reg_1172               |  16|   0|   16|          0|
    |in_d_reg_337                  |  16|   0|   16|          0|
    |next_mul2_reg_1099            |  32|   0|   32|          0|
    |next_mul5_reg_1094            |  32|   0|   32|          0|
    |next_mul_reg_1177             |  32|   0|   32|          0|
    |out_d_3_reg_1107              |  16|   0|   16|          0|
    |out_d_reg_280                 |  16|   0|   16|          0|
    |out_h_3_reg_1115              |  16|   0|   16|          0|
    |out_h_reg_315                 |  16|   0|   16|          0|
    |out_w_3_reg_1138              |  16|   0|   16|          0|
    |out_w_reg_326                 |  16|   0|   16|          0|
    |output_addr11_reg_1150        |  10|   0|   10|          0|
    |p_tmp_s_reg_1407              |  15|   0|   15|          0|
    |phi_mul1_reg_291              |  32|   0|   32|          0|
    |phi_mul4_reg_303              |  32|   0|   32|          0|
    |phi_mul_reg_348               |  32|   0|   32|          0|
    |reg_359                       |  16|   0|   16|          0|
    |reg_363                       |  13|   0|   13|          0|
    |reg_367                       |  16|   0|   16|          0|
    |reg_371                       |  13|   0|   13|          0|
    |tmp2_reg_1397                 |  16|   0|   16|          0|
    |tmp3_reg_1130                 |  32|   0|   32|          0|
    |tmp4_1_reg_1202               |  32|   0|   32|          0|
    |tmp4_2_reg_1207               |  32|   0|   32|          0|
    |tmp4_reg_1188                 |  32|   0|   32|          0|
    |tmp5_1_reg_1243               |  32|   0|   32|          0|
    |tmp5_2_reg_1250               |  32|   0|   32|          0|
    |tmp5_reg_1195                 |  32|   0|   32|          0|
    |tmp6_reg_1377                 |  16|   0|   16|          0|
    |tmp8_reg_1402                 |  16|   0|   16|          0|
    |tmp_105_reg_1072              |  16|   0|   32|         16|
    |tmp_106_reg_1077              |  16|   0|   32|         16|
    |tmp_107_reg_1082              |  16|   0|   32|         16|
    |tmp_108_reg_1089              |  16|   0|   32|         16|
    |tmp_113_reg_1120              |  16|   0|   32|         16|
    |tmp_114_reg_1143              |  16|   0|   32|         16|
    |tmp_121_reg_1182              |  32|   0|   32|          0|
    |tmp_122_reg_1212              |  32|   0|   32|          0|
    |tmp_127_0_1_cast_reg_1155     |  17|   0|   32|         15|
    |tmp_127_0_2_cast_reg_1162     |  17|   0|   32|         15|
    |tmp_128_2_1_reg_1312          |  32|   0|   32|          0|
    |tmp_128_2_2_reg_1317          |  32|   0|   32|          0|
    |tmp_128_2_reg_1307            |  32|   0|   32|          0|
    |tmp_55_reg_1277               |  15|   0|   15|          0|
    |tmp_56_reg_1282               |  15|   0|   15|          0|
    |tmp_57_reg_1322               |  15|   0|   15|          0|
    |tmp_58_reg_1327               |  15|   0|   15|          0|
    |tmp_59_reg_1357               |  15|   0|   15|          0|
    |tmp_60_reg_1362               |  15|   0|   15|          0|
    |tmp_61_reg_1382               |  15|   0|   15|          0|
    |tmp_62_reg_1387               |  15|   0|   15|          0|
    |tmp_63_reg_1392               |  15|   0|   15|          0|
    |tmp_reg_1125                  |  32|   0|   32|          0|
    |tmp_s_reg_1067                |  16|   0|   32|         16|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1179|   0| 1321|        142|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    conv2d_fix16   | return value |
|input_depth                 |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height                |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width                 |  in |   16|   ap_none  |    input_width    |    scalar    |
|output_depth                |  in |   16|   ap_none  |    output_depth   |    scalar    |
|output_height               |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width                |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0           | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0                 | out |   16|  ap_memory |      output_r     |     array    |
|output_r_q0                 |  in |   16|  ap_memory |      output_r     |     array    |
|Padding2D_4_array_address0  | out |   14|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_ce0       | out |    1|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_q0        |  in |   16|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_address1  | out |   14|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_ce1       | out |    1|  ap_memory | Padding2D_4_array |     array    |
|Padding2D_4_array_q1        |  in |   16|  ap_memory | Padding2D_4_array |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

