Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov  8 15:09:59 2021
| Host         : 614-43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.081        0.000                      0                  126        0.194        0.000                      0                  126        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.081        0.000                      0                  126        0.194        0.000                      0                  126        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.866%)  route 3.807ns (82.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          0.971     8.523    cnt[31]_i_3_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  led[15]_i_1/O
                         net (fo=16, routed)          1.344     9.991    led[15]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  led_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.053    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[11]/C
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.072    led_reg[11]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.828ns (17.866%)  route 3.807ns (82.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          0.971     8.523    cnt[31]_i_3_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  led[15]_i_1/O
                         net (fo=16, routed)          1.344     9.991    led[15]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.053    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[12]/C
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.072    led_reg[12]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.142%)  route 3.498ns (80.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          1.190     8.742    cnt[31]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  cnt[31]_i_1/O
                         net (fo=31, routed)          0.816     9.682    cnt[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.057    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.299    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.892    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.142%)  route 3.498ns (80.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          1.190     8.742    cnt[31]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  cnt[31]_i_1/O
                         net (fo=31, routed)          0.816     9.682    cnt[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.057    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.299    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.892    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.142%)  route 3.498ns (80.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          1.190     8.742    cnt[31]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  cnt[31]_i_1/O
                         net (fo=31, routed)          0.816     9.682    cnt[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.057    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.299    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.892    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.828ns (19.142%)  route 3.498ns (80.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          1.190     8.742    cnt[31]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  cnt[31]_i_1/O
                         net (fo=31, routed)          0.816     9.682    cnt[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.057    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.299    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.892    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.828ns (18.626%)  route 3.617ns (81.374%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          0.971     8.523    cnt[31]_i_3_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  led[15]_i_1/O
                         net (fo=16, routed)          1.155     9.802    led[15]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.053    clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  led_reg[10]/C
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.072    led_reg[10]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.828ns (18.626%)  route 3.617ns (81.374%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          0.971     8.523    cnt[31]_i_3_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  led[15]_i_1/O
                         net (fo=16, routed)          1.155     9.802    led[15]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.053    clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  led_reg[13]/C
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.072    led_reg[13]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.828ns (18.626%)  route 3.617ns (81.374%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          0.971     8.523    cnt[31]_i_3_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I2_O)        0.124     8.647 r  led[15]_i_1/O
                         net (fo=16, routed)          1.155     9.802    led[15]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.053    clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  led_reg[14]/C
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.072    led_reg[14]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.774%)  route 3.359ns (80.226%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.700     5.356    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.812 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.859     6.671    cnt_reg_n_0_[19]
    SLICE_X1Y131         LUT4 (Prop_lut4_I1_O)        0.124     6.795 f  cnt[31]_i_7/O
                         net (fo=1, routed)           0.633     7.428    cnt[31]_i_7_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  cnt[31]_i_3/O
                         net (fo=19, routed)          1.190     8.742    cnt[31]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  cnt[31]_i_1/O
                         net (fo=31, routed)          0.678     9.544    cnt[31]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.581    15.056    clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.275    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429    14.867    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.378%)  route 0.112ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  led_reg[10]/Q
                         net (fo=3, routed)           0.112     1.821    led_OBUF[10]
    SLICE_X1Y122         LUT5 (Prop_lut5_I0_O)        0.045     1.866 r  led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.866    led[11]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.084    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[11]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X1Y122         FDCE (Hold_fdce_C_D)         0.091     1.672    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.780%)  route 0.130ns (41.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.569    clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  led_reg[5]/Q
                         net (fo=3, routed)           0.130     1.840    led_OBUF[5]
    SLICE_X1Y130         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    led[6]_i_1_n_0
    SLICE_X1Y130         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X1Y130         FDCE                                         r  led_reg[6]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.092     1.676    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.741%)  route 0.131ns (41.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.569    clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  led_reg[7]/Q
                         net (fo=3, routed)           0.131     1.841    led_OBUF[7]
    SLICE_X1Y128         LUT5 (Prop_lut5_I0_O)        0.045     1.886 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     1.886    led[8]_i_1_n_0
    SLICE_X1Y128         FDCE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.085    clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  led_reg[8]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.091     1.673    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.228%)  route 0.133ns (41.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X1Y130         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  led_reg[3]/Q
                         net (fo=3, routed)           0.133     1.844    led_OBUF[3]
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    led[4]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  led_reg[4]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.091     1.674    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.316%)  route 0.128ns (40.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.569    clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  led_reg[4]/Q
                         net (fo=3, routed)           0.128     1.838    led_OBUF[4]
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    led[5]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  led_reg[5]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.092     1.661    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.384%)  route 0.162ns (46.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  led_reg[12]/Q
                         net (fo=3, routed)           0.162     1.871    led_OBUF[12]
    SLICE_X0Y122         LUT5 (Prop_lut5_I0_O)        0.045     1.916 r  led[13]_i_1/O
                         net (fo=1, routed)           0.000     1.916    led[13]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.084    clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  led_reg[13]/C
                         clock pessimism             -0.503     1.581    
    SLICE_X0Y122         FDCE (Hold_fdce_C_D)         0.092     1.673    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  led_reg[11]/Q
                         net (fo=3, routed)           0.184     1.893    led_OBUF[11]
    SLICE_X1Y122         LUT5 (Prop_lut5_I0_O)        0.045     1.938 r  led[12]_i_1/O
                         net (fo=1, routed)           0.000     1.938    led[12]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.084    clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  led_reg[12]/C
                         clock pessimism             -0.516     1.568    
    SLICE_X1Y122         FDCE (Hold_fdce_C_D)         0.092     1.660    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.568    clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.842    cnt_reg_n_0_[7]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.953 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    data0[7]
    SLICE_X0Y128         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.085    clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.517     1.568    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.673    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.571    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.845    cnt_reg_n_0_[19]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.956 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    data0[19]
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     1.676    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.573    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.847    cnt_reg_n_0_[27]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.958 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    data0[27]
    SLICE_X0Y133         FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.090    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.105     1.678    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y127   cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y127   cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y127   cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y127   cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y126   flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y122   led_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   led_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   led_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y122   led_reg[13]/C



