// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RocketTile(
  input         clock,
                reset,
  output        auto_buffer_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_buffer_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_buffer_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_buffer_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_buffer_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_buffer_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_buffer_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_buffer_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_buffer_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_buffer_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_buffer_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_buffer_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_buffer_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_buffer_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_buffer_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_buffer_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_buffer_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_broadcast_out_insns_0_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_broadcast_out_insns_0_iaddr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_broadcast_out_insns_0_insn,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_broadcast_out_insns_0_priv,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_broadcast_out_insns_0_exception,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_broadcast_out_insns_0_interrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_broadcast_out_insns_0_cause,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_broadcast_out_insns_0_tval,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_broadcast_out_time,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_wfi_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_int_local_in_2_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_1_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_1_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_0_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_hartid_in	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        intSinkNodeIn_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intSinkNodeIn_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intSinkNodeIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  buffer_1_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  buffer_1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  buffer_1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] widget_1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  widget_1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  widget_1_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  widget_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] broadcast_3_nodeIn_time;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] broadcast_3_nodeIn_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] broadcast_3_nodeIn_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_3_nodeIn_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_3_nodeIn_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  broadcast_3_nodeIn_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] broadcast_3_nodeIn_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] broadcast_3_nodeIn_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_3_nodeIn_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlSlaveXbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  tlSlaveXbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlSlaveXbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlSlaveXbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlSlaveXbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  tlSlaveXbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlSlaveXbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlSlaveXbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlSlaveXbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlSlaveXbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlSlaveXbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  tlSlaveXbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlSlaveXbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlSlaveXbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlSlaveXbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _core_io_imem_might_request;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_req_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_imem_req_bits_pc;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_req_bits_speculative;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_sfence_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_resp_ready;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_btb_update_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_bht_update_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_flush_icache;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_progress;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_dmem_req_bits_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [6:0]  _core_io_dmem_req_bits_tag;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [4:0]  _core_io_dmem_req_bits_cmd;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_dmem_req_bits_size;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_bits_signed;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_bits_dv;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_s1_kill;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_dmem_s1_data_data;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_sfence_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_sfence_bits_rs1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_status_debug;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_0_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_0_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_0_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_0_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_0_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_0_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_0_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_1_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_1_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_1_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_1_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_1_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_1_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_1_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_2_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_2_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_2_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_2_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_2_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_2_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_2_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_3_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_3_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_3_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_3_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_3_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_3_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_3_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_4_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_4_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_4_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_4_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_4_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_4_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_4_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_5_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_5_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_5_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_5_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_5_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_5_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_5_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_6_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_6_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_6_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_6_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_6_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_6_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_6_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_7_cfg_l;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_7_cfg_a;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_7_cfg_x;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_7_cfg_w;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_7_cfg_r;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_7_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_7_mask;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_customCSRs_csrs_0_value;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_wfi;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _ptw_io_requestor_0_resp_bits_ae_ptw;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_ae_final;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pf;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_gf;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_hr;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_hw;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_hx;	// src/main/scala/rocket/PTW.scala:801:19
  wire [43:0] _ptw_io_requestor_0_resp_bits_pte_ppn;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_g;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_u;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_pte_v;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_resp_bits_gpa_is_pte;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_status_debug;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_0_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_0_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_0_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_0_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_0_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_0_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_0_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_1_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_1_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_1_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_1_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_1_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_1_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_1_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_2_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_2_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_2_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_2_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_2_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_2_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_2_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_3_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_3_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_3_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_3_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_3_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_3_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_3_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_4_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_4_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_4_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_4_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_4_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_4_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_4_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_5_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_5_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_5_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_5_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_5_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_5_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_5_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_6_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_6_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_6_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_6_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_6_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_6_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_6_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_7_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_0_pmp_7_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_7_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_7_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_0_pmp_7_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_0_pmp_7_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_0_pmp_7_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_ae_ptw;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_ae_final;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pf;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_gf;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_hr;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_hw;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_hx;	// src/main/scala/rocket/PTW.scala:801:19
  wire [43:0] _ptw_io_requestor_1_resp_bits_pte_ppn;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_g;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_u;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_pte_v;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_resp_bits_gpa_is_pte;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_status_debug;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_0_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_0_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_0_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_0_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_0_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_0_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_0_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_1_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_1_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_1_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_1_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_1_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_1_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_1_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_2_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_2_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_2_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_2_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_2_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_2_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_2_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_3_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_3_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_3_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_3_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_3_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_3_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_3_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_4_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_4_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_4_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_4_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_4_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_4_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_4_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_5_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_5_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_5_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_5_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_5_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_5_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_5_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_6_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_6_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_6_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_6_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_6_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_6_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_6_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_7_cfg_l;	// src/main/scala/rocket/PTW.scala:801:19
  wire [1:0]  _ptw_io_requestor_1_pmp_7_cfg_a;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_7_cfg_x;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_7_cfg_w;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _ptw_io_requestor_1_pmp_7_cfg_r;	// src/main/scala/rocket/PTW.scala:801:19
  wire [29:0] _ptw_io_requestor_1_pmp_7_addr;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_pmp_7_mask;	// src/main/scala/rocket/PTW.scala:801:19
  wire [31:0] _ptw_io_requestor_1_customCSRs_csrs_0_value;	// src/main/scala/rocket/PTW.scala:801:19
  wire        _dcacheArb_io_requestor_0_req_ready;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_nack;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_valid;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [6:0]  _dcacheArb_io_requestor_0_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [31:0] _dcacheArb_io_requestor_0_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [31:0] _dcacheArb_io_requestor_0_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_replay_next;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_ordered;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_perf_grant;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_1_req_ready;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_1_s2_nack;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_1_resp_valid;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [31:0] _dcacheArb_io_requestor_1_resp_bits_data_raw;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_valid;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [31:0] _dcacheArb_io_mem_req_bits_addr;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [6:0]  _dcacheArb_io_mem_req_bits_tag;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [4:0]  _dcacheArb_io_mem_req_bits_cmd;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [1:0]  _dcacheArb_io_mem_req_bits_size;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_signed;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [1:0]  _dcacheArb_io_mem_req_bits_dprv;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_dv;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_phys;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_no_xcpt;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_s1_kill;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [31:0] _dcacheArb_io_mem_s1_data_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [3:0]  _dcacheArb_io_mem_s1_data_mask;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _fragmenter_1_auto_out_a_valid;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [2:0]  _fragmenter_1_auto_out_a_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [2:0]  _fragmenter_1_auto_out_a_bits_param;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [1:0]  _fragmenter_1_auto_out_a_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [10:0] _fragmenter_1_auto_out_a_bits_source;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [31:0] _fragmenter_1_auto_out_a_bits_address;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [3:0]  _fragmenter_1_auto_out_a_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire [31:0] _fragmenter_1_auto_out_a_bits_data;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire        _fragmenter_1_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire        _fragmenter_1_auto_out_d_ready;	// src/main/scala/tilelink/Fragmenter.scala:335:34
  wire        _dtim_adapter_auto_in_a_ready;	// src/main/scala/tile/RocketTile.scala:60:15
  wire        _dtim_adapter_auto_in_d_valid;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [2:0]  _dtim_adapter_auto_in_d_bits_opcode;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [1:0]  _dtim_adapter_auto_in_d_bits_size;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [10:0] _dtim_adapter_auto_in_d_bits_source;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [31:0] _dtim_adapter_auto_in_d_bits_data;	// src/main/scala/tile/RocketTile.scala:60:15
  wire        _dtim_adapter_io_dmem_req_valid;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [31:0] _dtim_adapter_io_dmem_req_bits_addr;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [4:0]  _dtim_adapter_io_dmem_req_bits_cmd;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [1:0]  _dtim_adapter_io_dmem_req_bits_size;	// src/main/scala/tile/RocketTile.scala:60:15
  wire        _dtim_adapter_io_dmem_s1_kill;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [31:0] _dtim_adapter_io_dmem_s1_data_data;	// src/main/scala/tile/RocketTile.scala:60:15
  wire [3:0]  _dtim_adapter_io_dmem_s1_data_mask;	// src/main/scala/tile/RocketTile.scala:60:15
  wire        _frontend_io_cpu_resp_valid;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [1:0]  _frontend_io_cpu_resp_bits_btb_cfiType;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_btb_taken;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [1:0]  _frontend_io_cpu_resp_bits_btb_mask;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_btb_bridx;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_io_cpu_resp_bits_btb_target;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_btb_entry;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [7:0]  _frontend_io_cpu_resp_bits_btb_bht_history;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_btb_bht_value;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_io_cpu_resp_bits_pc;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_io_cpu_resp_bits_data;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [1:0]  _frontend_io_cpu_resp_bits_mask;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_replay;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_gpa_valid;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_io_cpu_gpa_bits;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_valid;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [19:0] _frontend_io_ptw_req_bits_bits_addr;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_bits_vstage1;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_bits_stage2;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _dcache_io_cpu_req_ready;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_nack;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_valid;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [6:0]  _dcache_io_cpu_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [31:0] _dcache_io_cpu_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [31:0] _dcache_io_cpu_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [31:0] _dcache_io_cpu_resp_bits_data_raw;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_replay_next;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_ordered;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_perf_grant;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [19:0] _dcache_io_ptw_req_bits_bits_addr;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_ptw_req_bits_bits_vstage1;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_ptw_req_bits_bits_stage2;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        buffer_nodeOut_a_ready = auto_buffer_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_valid = auto_buffer_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_d_bits_opcode = auto_buffer_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  buffer_nodeOut_d_bits_param = auto_buffer_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  buffer_nodeOut_d_bits_size = auto_buffer_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_source = auto_buffer_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_sink = auto_buffer_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_denied = auto_buffer_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_nodeOut_d_bits_data = auto_buffer_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_corrupt = auto_buffer_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeIn_a_valid = auto_buffer_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_1_nodeIn_a_bits_opcode = auto_buffer_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_1_nodeIn_a_bits_param = auto_buffer_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_1_nodeIn_a_bits_size = auto_buffer_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  buffer_1_nodeIn_a_bits_source = auto_buffer_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_1_nodeIn_a_bits_address = auto_buffer_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  buffer_1_nodeIn_a_bits_mask = auto_buffer_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_1_nodeIn_a_bits_data = auto_buffer_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_a_bits_corrupt = auto_buffer_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_d_ready = auto_buffer_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        hartidIn = auto_hartid_in;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        int_localIn_0 = auto_int_local_in_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_int_localIn_0 = auto_int_local_in_1_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_int_localIn_1 = auto_int_local_in_1_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_int_localIn_1_0 = auto_int_local_in_2_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:303:107
  wire        tlSlaveXbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        tlSlaveXbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        tlSlaveXbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        tlSlaveXbar_beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        widget_nodeOut_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeIn_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_fetch = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_fetch = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_d_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_nodeOut_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_nodeOut_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlSlaveXbar_in_0_d_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        tlSlaveXbar_in_0_d_bits_denied = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        tlSlaveXbar_in_0_d_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        tlSlaveXbar_out_0_d_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_d_bits_denied = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_d_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire        tlSlaveXbar_portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsDIO_filtered_0_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsDIO_filtered_0_bits_denied = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsDIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_portsEOI_filtered_0_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        broadcast_2_nodeIn_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_2_nodeOut_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_1_x1_bundleOut_x_sourceOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        nexus_1_x1_bundleOut_x_sourceOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        nexus_1_nodeOut_enable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_1_nodeOut_stall = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_1_defaultWireOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        nexus_1_defaultWireOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        broadcast_4_nodeIn_0_rvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_4_nodeIn_0_wvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_4_nodeIn_0_ivalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeIn_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeOut_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_1_nodeIn_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeOut_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_1_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOtherMastersNodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nmiSinkNodeIn_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nmiOut_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nmiIn_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceCoreSourceNodeOut_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        traceCoreSourceNodeOut_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        bundleIn_x_sourceOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        bundleIn_x_sourceOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:294:19
  wire        traceAuxSinkNodeIn_enable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceAuxSinkNodeIn_stall = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bpwatchSourceNodeOut_0_rvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        bpwatchSourceNodeOut_0_wvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        bpwatchSourceNodeOut_0_ivalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        haltNodeOut_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ceaseNodeOut_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        slaveNodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        slaveNodeOut_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        slaveNodeOut_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        slaveNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        slaveNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        slaveNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  widget_1_nodeOut_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [3:0]  widget_1_nodeIn_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [1:0]  tlSlaveXbar_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  tlSlaveXbar_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  tlSlaveXbar_in_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  tlSlaveXbar_out_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  tlSlaveXbar_portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  tlSlaveXbar_portsDIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  buffer_1_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  buffer_1_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  slaveNodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  slaveNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Fragmenter.scala:335:34, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [3:0]  tlSlaveXbar_beatsBO_decode = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [3:0]  tlSlaveXbar_beatsBO_0 = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [3:0]  tlSlaveXbar_beatsCI_decode = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [3:0]  tlSlaveXbar_beatsCI_0 = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [3:0]  tlSlaveXbar_portsBIO_filtered_0_bits_mask = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  traceCoreSourceNodeOut_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [3:0]  traceCoreSourceNodeOut_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [4:0]  tlSlaveXbar_requestBOI_uncommonBits = 5'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Bundles.scala:259:74
  wire [4:0]  tlSlaveXbar_portsBIO_filtered_0_bits_source = 5'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [4:0]  tlSlaveXbar_portsCOI_filtered_0_bits_source = 5'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  widget_1_nodeOut_a_bits_opcode = 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [2:0]  widget_1_nodeIn_a_bits_opcode = 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [2:0]  tlSlaveXbar_portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  tlSlaveXbar_portsBIO_filtered_0_bits_size = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  tlSlaveXbar_portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  tlSlaveXbar_portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  tlSlaveXbar_portsCOI_filtered_0_bits_size = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  widget_1_nodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  widget_1_nodeIn_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  widget_1_nodeOut_a_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [3:0]  widget_1_nodeIn_a_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/tile/BaseTile.scala:218:42
  wire [31:0] broadcast_1_nodeIn = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] broadcast_1_nodeOut = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] broadcast_1_x1_nodeOut = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] resetVectorSinkNodeIn = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] reset_vectorOut = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] reset_vectorIn = 32'h10040;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] tlSlaveXbar_portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] tlSlaveXbar_portsBIO_filtered_0_bits_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] tlSlaveXbar_portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] tlSlaveXbar_portsCOI_filtered_0_bits_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] broadcast_2_nodeIn_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] broadcast_2_nodeIn_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] broadcast_2_nodeOut_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] broadcast_2_nodeOut_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] widget_1_nodeOut_a_bits_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] widget_1_nodeIn_a_bits_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiSinkNodeIn_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiSinkNodeIn_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiOut_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiOut_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiIn_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nmiIn_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreSourceNodeOut_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreSourceNodeOut_tval = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreSourceNodeOut_cause = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket/Frontend.scala:386:28, src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:801:19, src/main/scala/tile/BaseTile.scala:218:42, src/main/scala/tile/RocketTile.scala:60:15, :127:20, src/main/scala/tilelink/Xbar.scala:348:24
  wire        tlSlaveXbar_out_0_a_ready = tlSlaveXbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  tlSlaveXbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] tlSlaveXbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  tlSlaveXbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] tlSlaveXbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_out_0_d_valid = tlSlaveXbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_out_0_d_bits_opcode = tlSlaveXbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_out_0_d_bits_size = tlSlaveXbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  tlSlaveXbar__requestDOI_uncommonBits_T = tlSlaveXbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] tlSlaveXbar_out_0_d_bits_data = tlSlaveXbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        slaveNodeOut_a_ready = tlSlaveXbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_in_0_a_valid = tlSlaveXbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  slaveNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlSlaveXbar_in_0_a_bits_opcode = tlSlaveXbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  slaveNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlSlaveXbar_in_0_a_bits_param = tlSlaveXbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  slaveNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlSlaveXbar_in_0_a_bits_size = tlSlaveXbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  slaveNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  tlSlaveXbar_in_0_a_bits_source = tlSlaveXbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] slaveNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlSlaveXbar__requestAIO_T = tlSlaveXbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  slaveNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlSlaveXbar_in_0_a_bits_mask = tlSlaveXbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] slaveNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlSlaveXbar_in_0_a_bits_data = tlSlaveXbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        slaveNodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_in_0_a_bits_corrupt = tlSlaveXbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        slaveNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlSlaveXbar_in_0_d_ready = tlSlaveXbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        tlSlaveXbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  tlSlaveXbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        slaveNodeOut_d_valid = tlSlaveXbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeOut_d_bits_opcode = tlSlaveXbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlSlaveXbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  tlSlaveXbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  slaveNodeOut_d_bits_size = tlSlaveXbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]  slaveNodeOut_d_bits_source = tlSlaveXbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlSlaveXbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] slaveNodeOut_d_bits_data = tlSlaveXbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlSlaveXbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_a_ready = tlSlaveXbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        tlSlaveXbar_portsAOI_filtered_0_valid = tlSlaveXbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  tlSlaveXbar_portsAOI_filtered_0_bits_opcode =
    tlSlaveXbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  tlSlaveXbar_portsAOI_filtered_0_bits_param = tlSlaveXbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  tlSlaveXbar_portsAOI_filtered_0_bits_size = tlSlaveXbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  tlSlaveXbar_portsAOI_filtered_0_bits_source =
    tlSlaveXbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] tlSlaveXbar_portsAOI_filtered_0_bits_address = tlSlaveXbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  tlSlaveXbar_portsAOI_filtered_0_bits_mask = tlSlaveXbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] tlSlaveXbar_portsAOI_filtered_0_bits_data = tlSlaveXbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        tlSlaveXbar_portsAOI_filtered_0_bits_corrupt =
    tlSlaveXbar_in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        tlSlaveXbar_portsDIO_filtered_0_ready = tlSlaveXbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        tlSlaveXbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_d_valid = tlSlaveXbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  tlSlaveXbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_d_bits_opcode = tlSlaveXbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  tlSlaveXbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_d_bits_size = tlSlaveXbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  tlSlaveXbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_d_bits_source = tlSlaveXbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] tlSlaveXbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign tlSlaveXbar_nodeIn_d_bits_data = tlSlaveXbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign tlSlaveXbar_portsAOI_filtered_0_ready = tlSlaveXbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        tlSlaveXbar_nodeOut_a_valid = tlSlaveXbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_nodeOut_a_bits_opcode = tlSlaveXbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_nodeOut_a_bits_param = tlSlaveXbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  tlSlaveXbar_nodeOut_a_bits_size = tlSlaveXbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  tlSlaveXbar_nodeOut_a_bits_source = tlSlaveXbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] tlSlaveXbar_nodeOut_a_bits_address = tlSlaveXbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  tlSlaveXbar_nodeOut_a_bits_mask = tlSlaveXbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] tlSlaveXbar_nodeOut_a_bits_data = tlSlaveXbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_nodeOut_a_bits_corrupt = tlSlaveXbar_out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        tlSlaveXbar_nodeOut_d_ready = tlSlaveXbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign tlSlaveXbar_portsDIO_filtered_0_valid = tlSlaveXbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_portsDIO_filtered_0_bits_opcode = tlSlaveXbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_portsDIO_filtered_0_bits_size = tlSlaveXbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  tlSlaveXbar_requestDOI_uncommonBits =
    tlSlaveXbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign tlSlaveXbar_portsDIO_filtered_0_bits_source =
    tlSlaveXbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_portsDIO_filtered_0_bits_data = tlSlaveXbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [12:0] tlSlaveXbar__beatsAI_decode_T_1 = 13'h3F << tlSlaveXbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:243:71
  wire [3:0]  tlSlaveXbar_beatsAI_decode = ~(tlSlaveXbar__beatsAI_decode_T_1[5:2]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        tlSlaveXbar_beatsAI_opdata = ~(tlSlaveXbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  tlSlaveXbar_beatsAI_0 =
    tlSlaveXbar_beatsAI_opdata ? tlSlaveXbar_beatsAI_decode : 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [12:0] tlSlaveXbar__beatsDO_decode_T_1 = 13'h3F << tlSlaveXbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:243:71
  wire [3:0]  tlSlaveXbar_beatsDO_decode = ~(tlSlaveXbar__beatsDO_decode_T_1[5:2]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire        tlSlaveXbar_beatsDO_opdata = tlSlaveXbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  tlSlaveXbar_beatsDO_0 =
    tlSlaveXbar_beatsDO_opdata ? tlSlaveXbar_beatsDO_decode : 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign tlSlaveXbar_in_0_a_ready = tlSlaveXbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign tlSlaveXbar_out_0_a_valid = tlSlaveXbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_opcode = tlSlaveXbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_param = tlSlaveXbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_size = tlSlaveXbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_source = tlSlaveXbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_address = tlSlaveXbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_mask = tlSlaveXbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_data = tlSlaveXbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_a_bits_corrupt = tlSlaveXbar_portsAOI_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_out_0_d_ready = tlSlaveXbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign tlSlaveXbar_in_0_d_valid = tlSlaveXbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign tlSlaveXbar_in_0_d_bits_opcode = tlSlaveXbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign tlSlaveXbar_in_0_d_bits_size = tlSlaveXbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign tlSlaveXbar_in_0_d_bits_source = tlSlaveXbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign tlSlaveXbar_in_0_d_bits_data = tlSlaveXbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        hartidOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        broadcast_nodeIn;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        broadcast_nodeOut = broadcast_nodeIn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        broadcast_x1_nodeOut = broadcast_nodeIn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        hartIdSinkNodeIn = broadcast_nodeOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        traceSourceNodeOut_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        broadcast_3_nodeOut_insns_0_valid = broadcast_3_nodeIn_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] traceSourceNodeOut_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] broadcast_3_nodeOut_insns_0_iaddr = broadcast_3_nodeIn_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] traceSourceNodeOut_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] broadcast_3_nodeOut_insns_0_insn = broadcast_3_nodeIn_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  traceSourceNodeOut_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  broadcast_3_nodeOut_insns_0_priv = broadcast_3_nodeIn_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        traceSourceNodeOut_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        broadcast_3_nodeOut_insns_0_exception =
    broadcast_3_nodeIn_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        traceSourceNodeOut_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        broadcast_3_nodeOut_insns_0_interrupt =
    broadcast_3_nodeIn_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] traceSourceNodeOut_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] broadcast_3_nodeOut_insns_0_cause = broadcast_3_nodeIn_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] traceSourceNodeOut_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] broadcast_3_nodeOut_insns_0_tval = broadcast_3_nodeIn_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] traceSourceNodeOut_time;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] broadcast_3_nodeOut_time = broadcast_3_nodeIn_time;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bpwatchSourceNodeOut_0_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  bpwatchSourceNodeOut_0_action;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeIn_a_ready = widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_d_valid = widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  widget_nodeIn_d_bits_opcode = widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  widget_nodeIn_d_bits_param = widget_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  widget_nodeIn_d_bits_size = widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeIn_d_bits_sink = widget_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeIn_d_bits_denied = widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] widget_nodeIn_d_bits_data = widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeIn_d_bits_corrupt = widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_valid = widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  widget_nodeOut_a_bits_opcode = widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  widget_nodeOut_a_bits_param = widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  widget_nodeOut_a_bits_size = widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] widget_nodeOut_a_bits_address = widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_bits_user_amba_prot_bufferable =
    widget_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_bits_user_amba_prot_modifiable =
    widget_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_bits_user_amba_prot_readalloc =
    widget_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_bits_user_amba_prot_writealloc =
    widget_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_a_bits_user_amba_prot_privileged =
    widget_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  widget_nodeOut_a_bits_mask = widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] widget_nodeOut_a_bits_data = widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_nodeOut_d_ready = widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeIn_a_ready = widget_1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] widget_1_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_1_nodeIn_d_valid = widget_1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  widget_1_nodeIn_d_bits_opcode = widget_1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  widget_1_nodeIn_d_bits_param = widget_1_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  widget_1_nodeIn_d_bits_size = widget_1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeIn_d_bits_sink = widget_1_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeIn_d_bits_denied = widget_1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] widget_1_nodeIn_d_bits_data = widget_1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeIn_d_bits_corrupt = widget_1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeOut_a_valid = widget_1_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] widget_1_nodeOut_a_bits_address = widget_1_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_readalloc =
    widget_1_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_1_nodeOut_a_bits_user_amba_prot_writealloc =
    widget_1_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_a_ready = buffer_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_d_valid = buffer_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  buffer_nodeIn_d_bits_opcode = buffer_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  buffer_nodeIn_d_bits_param = buffer_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  buffer_nodeIn_d_bits_size = buffer_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_source = buffer_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_sink = buffer_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_denied = buffer_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] buffer_nodeIn_d_bits_data = buffer_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_corrupt = buffer_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_a_ready = buffer_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_valid = buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_a_bits_opcode = buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_a_bits_param = buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  buffer_nodeOut_a_bits_size = buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_source = buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_nodeOut_a_bits_address = buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  buffer_nodeOut_a_bits_mask = buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_nodeOut_a_bits_data = buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_ready = buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_valid = buffer_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeOut_d_bits_opcode = buffer_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlOtherMastersNodeOut_d_bits_param = buffer_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeOut_d_bits_size = buffer_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_bits_source = buffer_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_bits_sink = buffer_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_bits_denied = buffer_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeOut_d_bits_data = buffer_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeOut_d_bits_corrupt = buffer_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_a_ready = buffer_1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeIn_a_valid = buffer_1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeIn_a_bits_opcode = buffer_1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeIn_a_bits_param = buffer_1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeIn_a_bits_size = buffer_1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]  slaveNodeIn_a_bits_source = buffer_1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] slaveNodeIn_a_bits_address = buffer_1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  slaveNodeIn_a_bits_mask = buffer_1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] slaveNodeIn_a_bits_data = buffer_1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeIn_a_bits_corrupt = buffer_1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeIn_d_ready = buffer_1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        slaveNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_1_nodeIn_d_valid = buffer_1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_1_nodeIn_d_bits_opcode = buffer_1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  slaveNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_1_nodeIn_d_bits_size = buffer_1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]  slaveNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  buffer_1_nodeIn_d_bits_source = buffer_1_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] slaveNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_1_nodeIn_d_bits_data = buffer_1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_valid = buffer_1_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_opcode = buffer_1_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_param = buffer_1_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_size = buffer_1_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_source = buffer_1_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_address = buffer_1_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_mask = buffer_1_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_data = buffer_1_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_bits_corrupt = buffer_1_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_ready = buffer_1_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_a_ready = tlOtherMastersNodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_valid = tlOtherMastersNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_opcode = tlOtherMastersNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_param = tlOtherMastersNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_size = tlOtherMastersNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_source = tlOtherMastersNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_address = tlOtherMastersNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_mask = tlOtherMastersNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_data = tlOtherMastersNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_d_ready = tlOtherMastersNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_valid = tlOtherMastersNodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  tlOtherMastersNodeIn_d_bits_opcode = tlOtherMastersNodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  tlOtherMastersNodeIn_d_bits_param = tlOtherMastersNodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  tlOtherMastersNodeIn_d_bits_size = tlOtherMastersNodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_bits_source = tlOtherMastersNodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_bits_sink = tlOtherMastersNodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_bits_denied = tlOtherMastersNodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] tlOtherMastersNodeIn_d_bits_data = tlOtherMastersNodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        tlOtherMastersNodeIn_d_bits_corrupt = tlOtherMastersNodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_valid = tlOtherMastersNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_opcode = tlOtherMastersNodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_param = tlOtherMastersNodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_size = tlOtherMastersNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_source = tlOtherMastersNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_address = tlOtherMastersNodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_mask = tlOtherMastersNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_data = tlOtherMastersNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_d_ready = tlOtherMastersNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_nodeIn = hartidOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign hartidOut = hartidIn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_valid = traceSourceNodeOut_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_iaddr = traceSourceNodeOut_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_insn = traceSourceNodeOut_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_priv = traceSourceNodeOut_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_exception = traceSourceNodeOut_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_interrupt = traceSourceNodeOut_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_cause = traceSourceNodeOut_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_insns_0_tval = traceSourceNodeOut_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_3_nodeIn_time = traceSourceNodeOut_time;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        broadcast_4_nodeIn_0_valid_0 = bpwatchSourceNodeOut_0_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  broadcast_4_nodeIn_0_action = bpwatchSourceNodeOut_0_action;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        int_localOut_0 = int_localIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        x1_int_localOut_0 = x1_int_localIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        x1_int_localOut_1 = x1_int_localIn_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        x1_int_localOut_1_0 = x1_int_localIn_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_a_ready = slaveNodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_valid = slaveNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_opcode = slaveNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_param = slaveNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_size = slaveNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_source = slaveNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_address = slaveNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_mask = slaveNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_data = slaveNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_a_bits_corrupt = slaveNodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlSlaveXbar_nodeIn_d_ready = slaveNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_d_valid = slaveNodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_d_bits_opcode = slaveNodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_d_bits_size = slaveNodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_d_bits_source = slaveNodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeIn_d_bits_data = slaveNodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_a_ready = slaveNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_valid = slaveNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_opcode = slaveNodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_param = slaveNodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_size = slaveNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_source = slaveNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_address = slaveNodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_mask = slaveNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_data = slaveNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_a_bits_corrupt = slaveNodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign slaveNodeOut_d_ready = slaveNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_valid = slaveNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_bits_opcode = slaveNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_bits_size = slaveNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_bits_source = slaveNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_1_nodeOut_d_bits_data = slaveNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  reg         wfiNodeOut_0_REG;	// src/main/scala/tile/Interrupts.scala:126:36
  wire        wfiNodeOut_0 = wfiNodeOut_0_REG;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/Interrupts.scala:126:36
  always @(posedge clock) begin
    if (reset)
      wfiNodeOut_0_REG <= 1'h0;	// src/main/scala/tile/Interrupts.scala:126:36
    else
      wfiNodeOut_0_REG <= _core_io_wfi;	// src/main/scala/tile/Interrupts.scala:126:36, src/main/scala/tile/RocketTile.scala:127:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wfiNodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/tile/Interrupts.scala:126:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_6 tlMasterXbar (	// src/main/scala/tile/BaseTile.scala:218:42
    .clock                                      (clock),
    .reset                                      (reset),
    .auto_in_1_a_ready                          (widget_1_nodeOut_a_ready),
    .auto_in_1_a_valid                          (widget_1_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1_a_bits_address                   (widget_1_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1_a_bits_user_amba_prot_readalloc
      (widget_1_nodeOut_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1_a_bits_user_amba_prot_writealloc
      (widget_1_nodeOut_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1_d_valid                          (widget_1_nodeOut_d_valid),
    .auto_in_1_d_bits_opcode                    (widget_1_nodeOut_d_bits_opcode),
    .auto_in_1_d_bits_param                     (widget_1_nodeOut_d_bits_param),
    .auto_in_1_d_bits_size                      (widget_1_nodeOut_d_bits_size),
    .auto_in_1_d_bits_sink                      (widget_1_nodeOut_d_bits_sink),
    .auto_in_1_d_bits_denied                    (widget_1_nodeOut_d_bits_denied),
    .auto_in_1_d_bits_data                      (widget_1_nodeOut_d_bits_data),
    .auto_in_1_d_bits_corrupt                   (widget_1_nodeOut_d_bits_corrupt),
    .auto_in_0_a_ready                          (widget_nodeOut_a_ready),
    .auto_in_0_a_valid                          (widget_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_opcode                    (widget_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_param                     (widget_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_size                      (widget_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_address                   (widget_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_user_amba_prot_bufferable
      (widget_nodeOut_a_bits_user_amba_prot_bufferable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_user_amba_prot_modifiable
      (widget_nodeOut_a_bits_user_amba_prot_modifiable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_user_amba_prot_readalloc
      (widget_nodeOut_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_user_amba_prot_writealloc
      (widget_nodeOut_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_user_amba_prot_privileged
      (widget_nodeOut_a_bits_user_amba_prot_privileged),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_mask                      (widget_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_data                      (widget_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_d_ready                          (widget_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_d_valid                          (widget_nodeOut_d_valid),
    .auto_in_0_d_bits_opcode                    (widget_nodeOut_d_bits_opcode),
    .auto_in_0_d_bits_param                     (widget_nodeOut_d_bits_param),
    .auto_in_0_d_bits_size                      (widget_nodeOut_d_bits_size),
    .auto_in_0_d_bits_sink                      (widget_nodeOut_d_bits_sink),
    .auto_in_0_d_bits_denied                    (widget_nodeOut_d_bits_denied),
    .auto_in_0_d_bits_data                      (widget_nodeOut_d_bits_data),
    .auto_in_0_d_bits_corrupt                   (widget_nodeOut_d_bits_corrupt),
    .auto_out_a_ready                           (tlOtherMastersNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_a_valid                           (tlOtherMastersNodeIn_a_valid),
    .auto_out_a_bits_opcode                     (tlOtherMastersNodeIn_a_bits_opcode),
    .auto_out_a_bits_param                      (tlOtherMastersNodeIn_a_bits_param),
    .auto_out_a_bits_size                       (tlOtherMastersNodeIn_a_bits_size),
    .auto_out_a_bits_source                     (tlOtherMastersNodeIn_a_bits_source),
    .auto_out_a_bits_address                    (tlOtherMastersNodeIn_a_bits_address),
    .auto_out_a_bits_mask                       (tlOtherMastersNodeIn_a_bits_mask),
    .auto_out_a_bits_data                       (tlOtherMastersNodeIn_a_bits_data),
    .auto_out_d_ready                           (tlOtherMastersNodeIn_d_ready),
    .auto_out_d_valid                           (tlOtherMastersNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                     (tlOtherMastersNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                      (tlOtherMastersNodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                       (tlOtherMastersNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                     (tlOtherMastersNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                       (tlOtherMastersNodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                     (tlOtherMastersNodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                       (tlOtherMastersNodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                    (tlOtherMastersNodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  IntXbar_1 intXbar (	// src/main/scala/tile/BaseTile.scala:220:37
    .auto_int_in_2_0 (x1_int_localOut_1_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_1_0 (x1_int_localOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_1_1 (x1_int_localOut_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_0_0 (int_localOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_out_0  (intSinkNodeIn_0),
    .auto_int_out_1  (intSinkNodeIn_1),
    .auto_int_out_2  (intSinkNodeIn_2),
    .auto_int_out_3  (intSinkNodeIn_3)
  );
  DCache dcache (	// src/main/scala/rocket/HellaCache.scala:269:43
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_hart_id_sink_in                      (broadcast_x1_nodeOut),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_a_ready                          (widget_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_a_valid                          (widget_nodeIn_a_valid),
    .auto_out_a_bits_opcode                    (widget_nodeIn_a_bits_opcode),
    .auto_out_a_bits_param                     (widget_nodeIn_a_bits_param),
    .auto_out_a_bits_size                      (widget_nodeIn_a_bits_size),
    .auto_out_a_bits_address                   (widget_nodeIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (widget_nodeIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (widget_nodeIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (widget_nodeIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (widget_nodeIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (widget_nodeIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_mask                      (widget_nodeIn_a_bits_mask),
    .auto_out_a_bits_data                      (widget_nodeIn_a_bits_data),
    .auto_out_d_ready                          (widget_nodeIn_d_ready),
    .auto_out_d_valid                          (widget_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (widget_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                     (widget_nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (widget_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                      (widget_nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (widget_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (widget_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (widget_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_cpu_req_ready                          (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                          (_dcacheArb_io_mem_req_valid),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_no_xcpt                   (_dcacheArb_io_mem_req_bits_no_xcpt),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_kill                            (_dcacheArb_io_mem_s1_kill),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s2_nack                            (_dcache_io_cpu_s2_nack),
    .io_cpu_resp_valid                         (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr                     (/* unused */),
    .io_cpu_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd                      (/* unused */),
    .io_cpu_resp_bits_size                     (/* unused */),
    .io_cpu_resp_bits_signed                   (/* unused */),
    .io_cpu_resp_bits_dprv                     (/* unused */),
    .io_cpu_resp_bits_dv                       (/* unused */),
    .io_cpu_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask                     (/* unused */),
    .io_cpu_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass
      (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw                 (_dcache_io_cpu_resp_bits_data_raw),
    .io_cpu_resp_bits_store_data               (/* unused */),
    .io_cpu_replay_next                        (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                            (_dcache_io_cpu_ordered),
    .io_cpu_perf_grant                         (_dcache_io_cpu_perf_grant),
    .io_ptw_req_bits_bits_addr                 (_dcache_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa             (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1              (_dcache_io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2               (_dcache_io_ptw_req_bits_bits_stage2),
    .io_ptw_resp_bits_ae_ptw                   (_ptw_io_requestor_0_resp_bits_ae_ptw),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_ae_final                 (_ptw_io_requestor_0_resp_bits_ae_final),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pf                       (_ptw_io_requestor_0_resp_bits_pf),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_gf                       (_ptw_io_requestor_0_resp_bits_gf),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hr                       (_ptw_io_requestor_0_resp_bits_hr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hw                       (_ptw_io_requestor_0_resp_bits_hw),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hx                       (_ptw_io_requestor_0_resp_bits_hx),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_ppn                  (_ptw_io_requestor_0_resp_bits_pte_ppn),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_d                    (_ptw_io_requestor_0_resp_bits_pte_d),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_a                    (_ptw_io_requestor_0_resp_bits_pte_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_g                    (_ptw_io_requestor_0_resp_bits_pte_g),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_u                    (_ptw_io_requestor_0_resp_bits_pte_u),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_x                    (_ptw_io_requestor_0_resp_bits_pte_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_w                    (_ptw_io_requestor_0_resp_bits_pte_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_r                    (_ptw_io_requestor_0_resp_bits_pte_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_v                    (_ptw_io_requestor_0_resp_bits_pte_v),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_gpa_is_pte               (_ptw_io_requestor_0_resp_bits_gpa_is_pte),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_status_debug                       (_ptw_io_requestor_0_status_debug),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_l                        (_ptw_io_requestor_0_pmp_0_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_a                        (_ptw_io_requestor_0_pmp_0_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_x                        (_ptw_io_requestor_0_pmp_0_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_w                        (_ptw_io_requestor_0_pmp_0_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_r                        (_ptw_io_requestor_0_pmp_0_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_addr                         (_ptw_io_requestor_0_pmp_0_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_mask                         (_ptw_io_requestor_0_pmp_0_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_l                        (_ptw_io_requestor_0_pmp_1_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_a                        (_ptw_io_requestor_0_pmp_1_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_x                        (_ptw_io_requestor_0_pmp_1_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_w                        (_ptw_io_requestor_0_pmp_1_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_r                        (_ptw_io_requestor_0_pmp_1_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_addr                         (_ptw_io_requestor_0_pmp_1_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_mask                         (_ptw_io_requestor_0_pmp_1_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_l                        (_ptw_io_requestor_0_pmp_2_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_a                        (_ptw_io_requestor_0_pmp_2_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_x                        (_ptw_io_requestor_0_pmp_2_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_w                        (_ptw_io_requestor_0_pmp_2_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_r                        (_ptw_io_requestor_0_pmp_2_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_addr                         (_ptw_io_requestor_0_pmp_2_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_mask                         (_ptw_io_requestor_0_pmp_2_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_l                        (_ptw_io_requestor_0_pmp_3_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_a                        (_ptw_io_requestor_0_pmp_3_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_x                        (_ptw_io_requestor_0_pmp_3_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_w                        (_ptw_io_requestor_0_pmp_3_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_r                        (_ptw_io_requestor_0_pmp_3_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_addr                         (_ptw_io_requestor_0_pmp_3_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_mask                         (_ptw_io_requestor_0_pmp_3_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_l                        (_ptw_io_requestor_0_pmp_4_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_a                        (_ptw_io_requestor_0_pmp_4_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_x                        (_ptw_io_requestor_0_pmp_4_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_w                        (_ptw_io_requestor_0_pmp_4_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_r                        (_ptw_io_requestor_0_pmp_4_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_addr                         (_ptw_io_requestor_0_pmp_4_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_mask                         (_ptw_io_requestor_0_pmp_4_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_l                        (_ptw_io_requestor_0_pmp_5_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_a                        (_ptw_io_requestor_0_pmp_5_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_x                        (_ptw_io_requestor_0_pmp_5_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_w                        (_ptw_io_requestor_0_pmp_5_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_r                        (_ptw_io_requestor_0_pmp_5_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_addr                         (_ptw_io_requestor_0_pmp_5_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_mask                         (_ptw_io_requestor_0_pmp_5_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_l                        (_ptw_io_requestor_0_pmp_6_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_a                        (_ptw_io_requestor_0_pmp_6_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_x                        (_ptw_io_requestor_0_pmp_6_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_w                        (_ptw_io_requestor_0_pmp_6_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_r                        (_ptw_io_requestor_0_pmp_6_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_addr                         (_ptw_io_requestor_0_pmp_6_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_mask                         (_ptw_io_requestor_0_pmp_6_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_l                        (_ptw_io_requestor_0_pmp_7_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_a                        (_ptw_io_requestor_0_pmp_7_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_x                        (_ptw_io_requestor_0_pmp_7_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_w                        (_ptw_io_requestor_0_pmp_7_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_r                        (_ptw_io_requestor_0_pmp_7_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_addr                         (_ptw_io_requestor_0_pmp_7_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_mask                         (_ptw_io_requestor_0_pmp_7_mask)	// src/main/scala/rocket/PTW.scala:801:19
  );
  Frontend frontend (	// src/main/scala/rocket/Frontend.scala:386:28
    .clock                                                   (clock),
    .reset                                                   (reset),
    .auto_icache_master_out_a_ready                          (widget_1_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_a_valid                          (widget_1_nodeIn_a_valid),
    .auto_icache_master_out_a_bits_address
      (widget_1_nodeIn_a_bits_address),
    .auto_icache_master_out_a_bits_user_amba_prot_readalloc
      (widget_1_nodeIn_a_bits_user_amba_prot_readalloc),
    .auto_icache_master_out_a_bits_user_amba_prot_writealloc
      (widget_1_nodeIn_a_bits_user_amba_prot_writealloc),
    .auto_icache_master_out_d_valid                          (widget_1_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_opcode
      (widget_1_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_param
      (widget_1_nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_size
      (widget_1_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_sink
      (widget_1_nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_denied
      (widget_1_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_data
      (widget_1_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_icache_master_out_d_bits_corrupt
      (widget_1_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_cpu_might_request
      (_core_io_imem_might_request),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_valid                                        (_core_io_imem_req_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_bits_pc                                      (_core_io_imem_req_bits_pc),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_bits_speculative
      (_core_io_imem_req_bits_speculative),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_sfence_valid                                     (_core_io_imem_sfence_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_resp_ready                                       (_core_io_imem_resp_ready),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_resp_valid
      (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_btb_cfiType
      (_frontend_io_cpu_resp_bits_btb_cfiType),
    .io_cpu_resp_bits_btb_taken
      (_frontend_io_cpu_resp_bits_btb_taken),
    .io_cpu_resp_bits_btb_mask
      (_frontend_io_cpu_resp_bits_btb_mask),
    .io_cpu_resp_bits_btb_bridx
      (_frontend_io_cpu_resp_bits_btb_bridx),
    .io_cpu_resp_bits_btb_target
      (_frontend_io_cpu_resp_bits_btb_target),
    .io_cpu_resp_bits_btb_entry
      (_frontend_io_cpu_resp_bits_btb_entry),
    .io_cpu_resp_bits_btb_bht_history
      (_frontend_io_cpu_resp_bits_btb_bht_history),
    .io_cpu_resp_bits_btb_bht_value
      (_frontend_io_cpu_resp_bits_btb_bht_value),
    .io_cpu_resp_bits_pc
      (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data
      (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask
      (_frontend_io_cpu_resp_bits_mask),
    .io_cpu_resp_bits_xcpt_pf_inst
      (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst
      (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst
      (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay
      (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_gpa_valid                                        (_frontend_io_cpu_gpa_valid),
    .io_cpu_gpa_bits                                         (_frontend_io_cpu_gpa_bits),
    .io_cpu_btb_update_valid
      (_core_io_imem_btb_update_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_bht_update_valid
      (_core_io_imem_bht_update_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_flush_icache                                     (_core_io_imem_flush_icache),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_progress                                         (_core_io_imem_progress),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_ptw_req_bits_valid
      (_frontend_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr
      (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa
      (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1
      (_frontend_io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2
      (_frontend_io_ptw_req_bits_bits_stage2),
    .io_ptw_resp_bits_ae_ptw
      (_ptw_io_requestor_1_resp_bits_ae_ptw),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_ae_final
      (_ptw_io_requestor_1_resp_bits_ae_final),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pf
      (_ptw_io_requestor_1_resp_bits_pf),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_gf
      (_ptw_io_requestor_1_resp_bits_gf),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hr
      (_ptw_io_requestor_1_resp_bits_hr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hw
      (_ptw_io_requestor_1_resp_bits_hw),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_hx
      (_ptw_io_requestor_1_resp_bits_hx),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_ppn
      (_ptw_io_requestor_1_resp_bits_pte_ppn),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_d
      (_ptw_io_requestor_1_resp_bits_pte_d),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_a
      (_ptw_io_requestor_1_resp_bits_pte_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_g
      (_ptw_io_requestor_1_resp_bits_pte_g),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_u
      (_ptw_io_requestor_1_resp_bits_pte_u),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_x
      (_ptw_io_requestor_1_resp_bits_pte_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_w
      (_ptw_io_requestor_1_resp_bits_pte_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_r
      (_ptw_io_requestor_1_resp_bits_pte_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_pte_v
      (_ptw_io_requestor_1_resp_bits_pte_v),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_resp_bits_gpa_is_pte
      (_ptw_io_requestor_1_resp_bits_gpa_is_pte),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_status_debug
      (_ptw_io_requestor_1_status_debug),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_l
      (_ptw_io_requestor_1_pmp_0_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_a
      (_ptw_io_requestor_1_pmp_0_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_x
      (_ptw_io_requestor_1_pmp_0_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_w
      (_ptw_io_requestor_1_pmp_0_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_cfg_r
      (_ptw_io_requestor_1_pmp_0_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_addr
      (_ptw_io_requestor_1_pmp_0_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_0_mask
      (_ptw_io_requestor_1_pmp_0_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_l
      (_ptw_io_requestor_1_pmp_1_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_a
      (_ptw_io_requestor_1_pmp_1_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_x
      (_ptw_io_requestor_1_pmp_1_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_w
      (_ptw_io_requestor_1_pmp_1_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_cfg_r
      (_ptw_io_requestor_1_pmp_1_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_addr
      (_ptw_io_requestor_1_pmp_1_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_1_mask
      (_ptw_io_requestor_1_pmp_1_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_l
      (_ptw_io_requestor_1_pmp_2_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_a
      (_ptw_io_requestor_1_pmp_2_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_x
      (_ptw_io_requestor_1_pmp_2_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_w
      (_ptw_io_requestor_1_pmp_2_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_cfg_r
      (_ptw_io_requestor_1_pmp_2_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_addr
      (_ptw_io_requestor_1_pmp_2_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_2_mask
      (_ptw_io_requestor_1_pmp_2_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_l
      (_ptw_io_requestor_1_pmp_3_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_a
      (_ptw_io_requestor_1_pmp_3_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_x
      (_ptw_io_requestor_1_pmp_3_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_w
      (_ptw_io_requestor_1_pmp_3_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_cfg_r
      (_ptw_io_requestor_1_pmp_3_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_addr
      (_ptw_io_requestor_1_pmp_3_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_3_mask
      (_ptw_io_requestor_1_pmp_3_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_l
      (_ptw_io_requestor_1_pmp_4_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_a
      (_ptw_io_requestor_1_pmp_4_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_x
      (_ptw_io_requestor_1_pmp_4_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_w
      (_ptw_io_requestor_1_pmp_4_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_cfg_r
      (_ptw_io_requestor_1_pmp_4_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_addr
      (_ptw_io_requestor_1_pmp_4_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_4_mask
      (_ptw_io_requestor_1_pmp_4_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_l
      (_ptw_io_requestor_1_pmp_5_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_a
      (_ptw_io_requestor_1_pmp_5_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_x
      (_ptw_io_requestor_1_pmp_5_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_w
      (_ptw_io_requestor_1_pmp_5_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_cfg_r
      (_ptw_io_requestor_1_pmp_5_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_addr
      (_ptw_io_requestor_1_pmp_5_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_5_mask
      (_ptw_io_requestor_1_pmp_5_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_l
      (_ptw_io_requestor_1_pmp_6_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_a
      (_ptw_io_requestor_1_pmp_6_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_x
      (_ptw_io_requestor_1_pmp_6_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_w
      (_ptw_io_requestor_1_pmp_6_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_cfg_r
      (_ptw_io_requestor_1_pmp_6_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_addr
      (_ptw_io_requestor_1_pmp_6_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_6_mask
      (_ptw_io_requestor_1_pmp_6_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_l
      (_ptw_io_requestor_1_pmp_7_cfg_l),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_a
      (_ptw_io_requestor_1_pmp_7_cfg_a),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_x
      (_ptw_io_requestor_1_pmp_7_cfg_x),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_w
      (_ptw_io_requestor_1_pmp_7_cfg_w),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_cfg_r
      (_ptw_io_requestor_1_pmp_7_cfg_r),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_addr
      (_ptw_io_requestor_1_pmp_7_addr),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_pmp_7_mask
      (_ptw_io_requestor_1_pmp_7_mask),	// src/main/scala/rocket/PTW.scala:801:19
    .io_ptw_customCSRs_csrs_0_value
      (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// src/main/scala/rocket/PTW.scala:801:19
  );
  ScratchpadSlavePort dtim_adapter (	// src/main/scala/tile/RocketTile.scala:60:15
    .clock                      (clock),
    .reset                      (reset),
    .auto_in_a_ready            (_dtim_adapter_auto_in_a_ready),
    .auto_in_a_valid            (_fragmenter_1_auto_out_a_valid),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_opcode      (_fragmenter_1_auto_out_a_bits_opcode),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_param       (_fragmenter_1_auto_out_a_bits_param),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_size        (_fragmenter_1_auto_out_a_bits_size),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_source      (_fragmenter_1_auto_out_a_bits_source),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_address     (_fragmenter_1_auto_out_a_bits_address),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_mask        (_fragmenter_1_auto_out_a_bits_mask),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_data        (_fragmenter_1_auto_out_a_bits_data),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_a_bits_corrupt     (_fragmenter_1_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_d_ready            (_fragmenter_1_auto_out_d_ready),	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .auto_in_d_valid            (_dtim_adapter_auto_in_d_valid),
    .auto_in_d_bits_opcode      (_dtim_adapter_auto_in_d_bits_opcode),
    .auto_in_d_bits_size        (_dtim_adapter_auto_in_d_bits_size),
    .auto_in_d_bits_source      (_dtim_adapter_auto_in_d_bits_source),
    .auto_in_d_bits_data        (_dtim_adapter_auto_in_d_bits_data),
    .io_dmem_req_ready          (_dcacheArb_io_requestor_1_req_ready),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_req_valid          (_dtim_adapter_io_dmem_req_valid),
    .io_dmem_req_bits_addr      (_dtim_adapter_io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd       (_dtim_adapter_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size      (_dtim_adapter_io_dmem_req_bits_size),
    .io_dmem_s1_kill            (_dtim_adapter_io_dmem_s1_kill),
    .io_dmem_s1_data_data       (_dtim_adapter_io_dmem_s1_data_data),
    .io_dmem_s1_data_mask       (_dtim_adapter_io_dmem_s1_data_mask),
    .io_dmem_s2_nack            (_dcacheArb_io_requestor_1_s2_nack),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_valid         (_dcacheArb_io_requestor_1_resp_valid),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_data_raw (_dcacheArb_io_requestor_1_resp_bits_data_raw)	// src/main/scala/rocket/HellaCache.scala:286:25
  );
  TLFragmenter_5 fragmenter_1 (	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (tlSlaveXbar_nodeOut_a_ready),
    .auto_in_a_valid         (tlSlaveXbar_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_opcode   (tlSlaveXbar_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_param    (tlSlaveXbar_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_size     (tlSlaveXbar_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_source   (tlSlaveXbar_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_address  (tlSlaveXbar_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_mask     (tlSlaveXbar_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_data     (tlSlaveXbar_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_corrupt  (tlSlaveXbar_nodeOut_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_ready         (tlSlaveXbar_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_valid         (tlSlaveXbar_nodeOut_d_valid),
    .auto_in_d_bits_opcode   (tlSlaveXbar_nodeOut_d_bits_opcode),
    .auto_in_d_bits_size     (tlSlaveXbar_nodeOut_d_bits_size),
    .auto_in_d_bits_source   (tlSlaveXbar_nodeOut_d_bits_source),
    .auto_in_d_bits_data     (tlSlaveXbar_nodeOut_d_bits_data),
    .auto_out_a_ready        (_dtim_adapter_auto_in_a_ready),	// src/main/scala/tile/RocketTile.scala:60:15
    .auto_out_a_valid        (_fragmenter_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fragmenter_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_fragmenter_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_fragmenter_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fragmenter_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fragmenter_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fragmenter_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fragmenter_1_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_fragmenter_1_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_fragmenter_1_auto_out_d_ready),
    .auto_out_d_valid        (_dtim_adapter_auto_in_d_valid),	// src/main/scala/tile/RocketTile.scala:60:15
    .auto_out_d_bits_opcode  (_dtim_adapter_auto_in_d_bits_opcode),	// src/main/scala/tile/RocketTile.scala:60:15
    .auto_out_d_bits_size    (_dtim_adapter_auto_in_d_bits_size),	// src/main/scala/tile/RocketTile.scala:60:15
    .auto_out_d_bits_source  (_dtim_adapter_auto_in_d_bits_source),	// src/main/scala/tile/RocketTile.scala:60:15
    .auto_out_d_bits_data    (_dtim_adapter_auto_in_d_bits_data)	// src/main/scala/tile/RocketTile.scala:60:15
  );
  HellaCacheArbiter dcacheArb (	// src/main/scala/rocket/HellaCache.scala:286:25
    .clock                                     (clock),
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_core_io_dmem_req_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_addr              (_core_io_dmem_req_bits_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_tag               (_core_io_dmem_req_bits_tag),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_size              (_core_io_dmem_req_bits_size),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_signed            (_core_io_dmem_req_bits_signed),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_dv                (_core_io_dmem_req_bits_dv),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s1_kill                    (_core_io_dmem_s1_kill),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s1_data_data               (_core_io_dmem_s1_data_data),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_resp_bits_replay
      (_dcacheArb_io_requestor_0_resp_bits_replay),
    .io_requestor_0_resp_bits_has_data
      (_dcacheArb_io_requestor_0_resp_bits_has_data),
    .io_requestor_0_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),
    .io_requestor_0_replay_next                (_dcacheArb_io_requestor_0_replay_next),
    .io_requestor_0_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),
    .io_requestor_0_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),
    .io_requestor_0_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),
    .io_requestor_0_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_0_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),
    .io_requestor_0_ordered                    (_dcacheArb_io_requestor_0_ordered),
    .io_requestor_0_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid                  (_dtim_adapter_io_dmem_req_valid),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_req_bits_addr              (_dtim_adapter_io_dmem_req_bits_addr),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_req_bits_cmd               (_dtim_adapter_io_dmem_req_bits_cmd),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_req_bits_size              (_dtim_adapter_io_dmem_req_bits_size),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_s1_kill                    (_dtim_adapter_io_dmem_s1_kill),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_s1_data_data               (_dtim_adapter_io_dmem_s1_data_data),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_s1_data_mask               (_dtim_adapter_io_dmem_s1_data_mask),	// src/main/scala/tile/RocketTile.scala:60:15
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_data_raw
      (_dcacheArb_io_requestor_1_resp_bits_data_raw),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),
    .io_mem_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),
    .io_mem_req_bits_no_xcpt                   (_dcacheArb_io_mem_req_bits_no_xcpt),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_data_word_bypass
      (_dcache_io_cpu_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_data_raw                 (_dcache_io_cpu_resp_bits_data_raw),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_perf_grant                         (_dcache_io_cpu_perf_grant)	// src/main/scala/rocket/HellaCache.scala:269:43
  );
  PTW ptw (	// src/main/scala/rocket/PTW.scala:801:19
    .clock                                  (clock),
    .reset                                  (reset),
    .io_requestor_0_req_bits_bits_addr      (_dcache_io_ptw_req_bits_bits_addr),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_req_bits_bits_vstage1   (_dcache_io_ptw_req_bits_bits_vstage1),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_req_bits_bits_stage2    (_dcache_io_ptw_req_bits_bits_stage2),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_resp_bits_ae_ptw        (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final      (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf            (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf            (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr            (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw            (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx            (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_ppn       (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d         (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a         (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g         (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u         (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x         (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w         (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r         (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v         (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_gpa_is_pte    (_ptw_io_requestor_0_resp_bits_gpa_is_pte),
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_pmp_0_cfg_l             (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a             (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x             (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w             (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r             (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr              (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask              (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l             (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a             (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x             (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w             (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r             (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr              (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask              (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l             (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a             (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x             (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w             (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r             (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr              (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask              (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l             (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a             (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x             (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w             (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r             (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr              (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask              (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l             (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a             (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x             (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w             (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r             (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr              (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask              (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l             (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a             (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x             (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w             (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r             (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr              (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask              (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l             (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a             (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x             (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w             (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r             (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr              (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask              (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l             (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a             (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x             (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w             (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r             (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr              (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask              (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_bits_valid          (_frontend_io_ptw_req_bits_valid),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_req_bits_bits_addr      (_frontend_io_ptw_req_bits_bits_addr),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_req_bits_bits_vstage1   (_frontend_io_ptw_req_bits_bits_vstage1),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_req_bits_bits_stage2    (_frontend_io_ptw_req_bits_bits_stage2),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_resp_bits_ae_ptw        (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final      (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf            (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf            (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr            (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw            (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx            (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn       (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d         (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a         (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g         (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u         (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x         (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w         (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r         (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v         (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_gpa_is_pte    (_ptw_io_requestor_1_resp_bits_gpa_is_pte),
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_pmp_0_cfg_l             (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a             (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x             (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w             (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r             (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr              (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask              (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l             (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a             (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x             (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w             (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r             (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr              (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask              (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l             (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a             (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x             (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w             (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r             (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr              (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask              (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l             (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a             (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x             (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w             (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r             (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr              (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask              (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l             (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a             (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x             (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w             (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r             (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr              (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask              (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l             (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a             (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x             (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w             (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r             (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr              (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask              (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l             (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a             (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x             (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w             (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r             (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr              (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask              (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l             (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a             (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x             (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w             (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r             (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr              (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask              (_ptw_io_requestor_1_pmp_7_mask),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_dpath_sfence_valid                  (_core_io_ptw_sfence_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_sfence_bits_rs1               (_core_io_ptw_sfence_bits_rs1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_cfg_l                   (_core_io_ptw_pmp_0_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_cfg_a                   (_core_io_ptw_pmp_0_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_cfg_x                   (_core_io_ptw_pmp_0_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_cfg_w                   (_core_io_ptw_pmp_0_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_cfg_r                   (_core_io_ptw_pmp_0_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_addr                    (_core_io_ptw_pmp_0_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_0_mask                    (_core_io_ptw_pmp_0_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_cfg_l                   (_core_io_ptw_pmp_1_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_cfg_a                   (_core_io_ptw_pmp_1_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_cfg_x                   (_core_io_ptw_pmp_1_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_cfg_w                   (_core_io_ptw_pmp_1_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_cfg_r                   (_core_io_ptw_pmp_1_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_addr                    (_core_io_ptw_pmp_1_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_1_mask                    (_core_io_ptw_pmp_1_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_cfg_l                   (_core_io_ptw_pmp_2_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_cfg_a                   (_core_io_ptw_pmp_2_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_cfg_x                   (_core_io_ptw_pmp_2_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_cfg_w                   (_core_io_ptw_pmp_2_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_cfg_r                   (_core_io_ptw_pmp_2_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_addr                    (_core_io_ptw_pmp_2_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_2_mask                    (_core_io_ptw_pmp_2_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_cfg_l                   (_core_io_ptw_pmp_3_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_cfg_a                   (_core_io_ptw_pmp_3_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_cfg_x                   (_core_io_ptw_pmp_3_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_cfg_w                   (_core_io_ptw_pmp_3_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_cfg_r                   (_core_io_ptw_pmp_3_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_addr                    (_core_io_ptw_pmp_3_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_3_mask                    (_core_io_ptw_pmp_3_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_cfg_l                   (_core_io_ptw_pmp_4_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_cfg_a                   (_core_io_ptw_pmp_4_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_cfg_x                   (_core_io_ptw_pmp_4_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_cfg_w                   (_core_io_ptw_pmp_4_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_cfg_r                   (_core_io_ptw_pmp_4_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_addr                    (_core_io_ptw_pmp_4_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_4_mask                    (_core_io_ptw_pmp_4_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_cfg_l                   (_core_io_ptw_pmp_5_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_cfg_a                   (_core_io_ptw_pmp_5_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_cfg_x                   (_core_io_ptw_pmp_5_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_cfg_w                   (_core_io_ptw_pmp_5_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_cfg_r                   (_core_io_ptw_pmp_5_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_addr                    (_core_io_ptw_pmp_5_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_5_mask                    (_core_io_ptw_pmp_5_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_cfg_l                   (_core_io_ptw_pmp_6_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_cfg_a                   (_core_io_ptw_pmp_6_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_cfg_x                   (_core_io_ptw_pmp_6_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_cfg_w                   (_core_io_ptw_pmp_6_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_cfg_r                   (_core_io_ptw_pmp_6_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_addr                    (_core_io_ptw_pmp_6_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_6_mask                    (_core_io_ptw_pmp_6_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_cfg_l                   (_core_io_ptw_pmp_7_cfg_l),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_cfg_a                   (_core_io_ptw_pmp_7_cfg_a),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_cfg_x                   (_core_io_ptw_pmp_7_cfg_x),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_cfg_w                   (_core_io_ptw_pmp_7_cfg_w),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_cfg_r                   (_core_io_ptw_pmp_7_cfg_r),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_addr                    (_core_io_ptw_pmp_7_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_7_mask                    (_core_io_ptw_pmp_7_mask),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// src/main/scala/tile/RocketTile.scala:127:20
  );
  Rocket core (	// src/main/scala/tile/RocketTile.scala:127:20
    .clock                              (clock),
    .reset                              (reset),
    .io_hartid                          (hartIdSinkNodeIn),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_debug                (intSinkNodeIn_0),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_mtip                 (intSinkNodeIn_2),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_msip                 (intSinkNodeIn_1),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_meip                 (intSinkNodeIn_3),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_imem_might_request              (_core_io_imem_might_request),
    .io_imem_req_valid                  (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative       (_core_io_imem_req_bits_speculative),
    .io_imem_sfence_valid               (_core_io_imem_sfence_valid),
    .io_imem_resp_ready                 (_core_io_imem_resp_ready),
    .io_imem_resp_valid                 (_frontend_io_cpu_resp_valid),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_cfiType      (_frontend_io_cpu_resp_bits_btb_cfiType),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_taken        (_frontend_io_cpu_resp_bits_btb_taken),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_mask         (_frontend_io_cpu_resp_bits_btb_mask),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_bridx        (_frontend_io_cpu_resp_bits_btb_bridx),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_target       (_frontend_io_cpu_resp_bits_btb_target),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_entry        (_frontend_io_cpu_resp_bits_btb_entry),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_bht_history  (_frontend_io_cpu_resp_bits_btb_bht_history),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_btb_bht_value    (_frontend_io_cpu_resp_bits_btb_bht_value),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_pc               (_frontend_io_cpu_resp_bits_pc),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_data             (_frontend_io_cpu_resp_bits_data),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_mask             (_frontend_io_cpu_resp_bits_mask),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_pf_inst     (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_gf_inst     (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_ae_inst     (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_replay           (_frontend_io_cpu_resp_bits_replay),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_gpa_valid                  (_frontend_io_cpu_gpa_valid),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_gpa_bits                   (_frontend_io_cpu_gpa_bits),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_btb_update_valid           (_core_io_imem_btb_update_valid),
    .io_imem_bht_update_valid           (_core_io_imem_bht_update_valid),
    .io_imem_flush_icache               (_core_io_imem_flush_icache),
    .io_imem_progress                   (_core_io_imem_progress),
    .io_dmem_req_ready                  (_dcacheArb_io_requestor_0_req_ready),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_req_valid                  (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr              (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag               (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd               (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size              (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed            (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dv                (_core_io_dmem_req_bits_dv),
    .io_dmem_s1_kill                    (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data               (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_replay           (_dcacheArb_io_requestor_0_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_has_data         (_dcacheArb_io_requestor_0_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_replay_next                (_dcacheArb_io_requestor_0_replay_next),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_ordered                    (_dcacheArb_io_requestor_0_ordered),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_ptw_sfence_valid                (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1             (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_status_debug                (_core_io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l                 (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                 (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                 (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                 (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                 (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                  (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                  (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                 (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                 (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                 (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                 (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                 (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                  (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                  (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                 (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                 (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                 (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                 (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                 (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                  (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                  (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                 (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                 (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                 (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                 (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                 (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                  (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                  (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                 (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                 (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                 (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                 (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                 (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                  (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                  (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                 (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                 (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                 (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                 (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                 (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                  (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                  (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                 (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                 (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                 (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                 (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                 (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                  (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                  (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                 (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                 (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                 (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                 (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                 (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                  (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                  (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_value     (_core_io_ptw_customCSRs_csrs_0_value),
    .io_trace_insns_0_valid             (traceSourceNodeOut_insns_0_valid),
    .io_trace_insns_0_iaddr             (traceSourceNodeOut_insns_0_iaddr),
    .io_trace_insns_0_insn              (traceSourceNodeOut_insns_0_insn),
    .io_trace_insns_0_priv              (traceSourceNodeOut_insns_0_priv),
    .io_trace_insns_0_exception         (traceSourceNodeOut_insns_0_exception),
    .io_trace_insns_0_interrupt         (traceSourceNodeOut_insns_0_interrupt),
    .io_trace_insns_0_cause             (traceSourceNodeOut_insns_0_cause),
    .io_trace_insns_0_tval              (traceSourceNodeOut_insns_0_tval),
    .io_trace_time                      (traceSourceNodeOut_time),
    .io_bpwatch_0_valid_0               (bpwatchSourceNodeOut_0_valid_0),
    .io_bpwatch_0_action                (bpwatchSourceNodeOut_0_action),
    .io_wfi                             (_core_io_wfi)
  );
  assign auto_buffer_in_a_ready = buffer_1_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_in_d_valid = buffer_1_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_in_d_bits_opcode = buffer_1_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_in_d_bits_size = buffer_1_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_in_d_bits_source = buffer_1_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_in_d_bits_data = buffer_1_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_buffer_out_a_valid = buffer_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_opcode = buffer_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_param = buffer_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_size = buffer_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_source = buffer_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_address = buffer_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_mask = buffer_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_data = buffer_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_d_ready = buffer_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_valid = broadcast_3_nodeOut_insns_0_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_iaddr = broadcast_3_nodeOut_insns_0_iaddr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_insn = broadcast_3_nodeOut_insns_0_insn;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_priv = broadcast_3_nodeOut_insns_0_priv;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_exception = broadcast_3_nodeOut_insns_0_exception;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_interrupt = broadcast_3_nodeOut_insns_0_interrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_cause = broadcast_3_nodeOut_insns_0_cause;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_insns_0_tval = broadcast_3_nodeOut_insns_0_tval;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_broadcast_out_time = broadcast_3_nodeOut_time;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_wfi_out_0 = wfiNodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

