
---------- Begin Simulation Statistics ----------
final_tick                               2542018847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   219102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.16                       # Real time elapsed on the host
host_tick_rate                              626635675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198912                       # Number of instructions simulated
sim_ops                                       4198912                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012009                       # Number of seconds simulated
sim_ticks                                 12009002500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.685188                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416909                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               893022                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93876                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818760                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52734                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           228057                       # Number of indirect misses.
system.cpu.branchPred.lookups                  997157                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66099                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27113                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198912                       # Number of instructions committed
system.cpu.committedOps                       4198912                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.716810                       # CPI: cycles per instruction
system.cpu.discardedOps                        201872                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609739                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457583                       # DTB hits
system.cpu.dtb.data_misses                       7411                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408050                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854453                       # DTB read hits
system.cpu.dtb.read_misses                       6598                       # DTB read misses
system.cpu.dtb.write_accesses                  201689                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603130                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3438121                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1056578                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665545                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16820402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174923                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026943                       # ITB accesses
system.cpu.itb.fetch_acv                          574                       # ITB acv
system.cpu.itb.fetch_hits                     1019797                       # ITB hits
system.cpu.itb.fetch_misses                      7146                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4240     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6106                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5155                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11079587000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9007500      0.07%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18969500      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               905526500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12013090500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8091355000     67.35%     67.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3921735500     32.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24004381                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543151     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840026     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593009     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198912                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7183979                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315225                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22944457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22944457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22944457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22944457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117663.882051                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117663.882051                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13183482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13183482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13183482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13183482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67607.600000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67607.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67607.600000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67607.600000                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22594960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22594960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117682.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117682.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12983985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12983985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67624.921875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67624.921875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283509                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539553290000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283509                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205219                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205219                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129368                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87674                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34201                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28967                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40998                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11256192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11256192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6700672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17968569                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158644                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052292                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158209     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158644                       # Request fanout histogram
system.membus.reqLayer0.occupancy              346500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828212528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376355250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468026250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5645056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10122496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5645056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5645056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470068684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372840292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842908976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470068684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470068684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186068410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186068410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186068410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470068684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372840292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1028977386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122373                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10431                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2071                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5746                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2038150500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4808144250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13796.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32546.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122373                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.302569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.864016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.349706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35047     42.57%     42.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24420     29.66%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9921     12.05%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4643      5.64%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2460      2.99%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1491      1.81%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          932      1.13%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82335                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.736415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1339     18.10%     18.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5561     75.17%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           314      4.24%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.08%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6578     88.92%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.14%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.34%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.53%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               76      1.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9454912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7697856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10122496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7831872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12008997500                       # Total gap between requests
system.mem_ctrls.avgGap                      42807.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5010176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7697856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417201678.490782260895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370117001.807602286339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641007111.123509287834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122373                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2555431750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252712500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294533537500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28971.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32200.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406850.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315466620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167651715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561818040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310282020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5250315030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190139040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7743447345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.803542                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440998500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11167084000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272490960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144809610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492995580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317574360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5192194410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239082720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7606922520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.435002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    569133750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11038948750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12001802500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733755                       # number of overall hits
system.cpu.icache.overall_hits::total         1733755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88265                       # number of overall misses
system.cpu.icache.overall_misses::total         88265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5441403000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5441403000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5441403000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5441403000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1822020                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1822020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1822020                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1822020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61648.479012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61648.479012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61648.479012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61648.479012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87674                       # number of writebacks
system.cpu.icache.writebacks::total             87674                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5353139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5353139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5353139000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5353139000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048443                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60648.490342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60648.490342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60648.490342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60648.490342                       # average overall mshr miss latency
system.cpu.icache.replacements                  87674                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5441403000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5441403000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1822020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1822020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61648.479012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61648.479012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5353139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5353139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60648.490342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60648.490342                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839013                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1793414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.437301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3732304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3732304                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318124                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318124                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318124                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105705                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105705                       # number of overall misses
system.cpu.dcache.overall_misses::total        105705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783778000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783778000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64176.510099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64176.510099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64176.510099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64176.510099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34738                       # number of writebacks
system.cpu.dcache.writebacks::total             34738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402686500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402686500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63742.384537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63742.384537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63742.384537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63742.384537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299854500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299854500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66958.615722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66958.615722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40090                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66793.302569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66793.302569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483923500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483923500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61746.512947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61746.512947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59521.842650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59521.842650                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64377500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64377500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70978.500551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70978.500551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69978.500551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69978.500551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542018847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.722975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.011779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.722975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962256                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2938341175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748932                       # Number of bytes of host memory used
host_op_rate                                   336699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1518.23                       # Real time elapsed on the host
host_tick_rate                              259548507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511185411                       # Number of instructions simulated
sim_ops                                     511185411                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394053                       # Number of seconds simulated
sim_ticks                                394053100000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.432367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20975978                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38535855                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5630                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1050751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          36340526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             171190                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          987626                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           816436                       # Number of indirect misses.
system.cpu.branchPred.lookups                45060580                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  828018                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        61284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506247329                       # Number of instructions committed
system.cpu.committedOps                     506247329                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.555675                       # CPI: cycles per instruction
system.cpu.discardedOps                       2314442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106514970                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109424610                       # DTB hits
system.cpu.dtb.data_misses                       7165                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 91005669                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92615810                       # DTB read hits
system.cpu.dtb.read_misses                       4857                       # DTB read misses
system.cpu.dtb.write_accesses                15509301                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16808800                       # DTB write hits
system.cpu.dtb.write_misses                      2308                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           177971701                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          224742430                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94615715                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17316860                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       111038785                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.642808                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                85826401                       # ITB accesses
system.cpu.itb.fetch_acv                          455                       # ITB acv
system.cpu.itb.fetch_hits                    84590128                       # ITB hits
system.cpu.itb.fetch_misses                   1236273                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21287     57.35%     58.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1498      4.04%     62.31% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.32% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.32% # number of callpals executed
system.cpu.kern.callpal::rti                     2175      5.86%     68.18% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.57% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.58% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.41%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37117                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44519                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8201     34.17%     34.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     403      1.68%     36.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15261     63.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24002                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8184     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      403      2.38%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8184     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16908                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             382454562000     97.06%     97.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250109500      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               375504000      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10975181500      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         394055357000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536269                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704441                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1998                      
system.cpu.kern.mode_good::user                  1996                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2505                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1996                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797605                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887014                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32525599000      8.25%      8.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         361452265000     91.73%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77493000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        787556290                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154152      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220604265     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712765      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62905592     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12743406      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192101      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506247329                       # Class of committed instruction
system.cpu.quiesceCycles                       549910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       676517505                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1096063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2191833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441345342                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441345342                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441345342                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441345342                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117960.136695                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117960.136695                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117960.136695                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117960.136695                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           264                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859205206                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859205206                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859205206                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859205206                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67902.980758                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67902.980758                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67902.980758                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67902.980758                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23227878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23227878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115561.582090                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115561.582090                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13177878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13177878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65561.582090                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65561.582090                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418117464                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418117464                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117966.892713                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117966.892713                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846027328                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846027328                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67909.575785                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67909.575785                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             811652                       # Transaction distribution
system.membus.trans_dist::WriteReq               2856                       # Transaction distribution
system.membus.trans_dist::WriteResp              2856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311344                       # Transaction distribution
system.membus.trans_dist::WritebackClean       581461                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214831                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214831                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         581462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228122                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1744384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1744384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3225666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74427008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74427008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43695040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43706680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122700728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1100755                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016698                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1100448     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     307      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1100755                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9175500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5889822978                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2377557000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3076163500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28336064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65549568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37213504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37213504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19926016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19926016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          581461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1024212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94437790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71909253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166347043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94437790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94437790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50566830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50566830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50566830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94437790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71909253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216913873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    889917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    536016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001643532500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54181                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2813713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             838201                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1024212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     892749                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1024212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   892749                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50297                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2832                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38963                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11987768500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4869575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30248674750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12308.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31058.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       230                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   721575                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  683298                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1024212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               892749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  928371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    783                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       458970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.903140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.113218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.568435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161695     35.23%     35.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149340     32.54%     67.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49743     10.84%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25672      5.59%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15270      3.33%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8579      1.87%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6832      1.49%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4827      1.05%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37012      8.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       458970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.975176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.192495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.677059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50168     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3420      6.31%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           416      0.77%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           71      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           54      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.424854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.944426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43467     80.23%     80.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1283      2.37%     82.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7798     14.39%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              911      1.68%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              472      0.87%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              134      0.25%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54181                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62330560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3219008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56955328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65549568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57135936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394053100000                       # Total gap between requests
system.mem_ctrls.avgGap                     205561.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34305024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28025536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56955328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87056856.043005377054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71121216.912136971951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144537190.546147197485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       581461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       892749                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16603068500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13645606250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9487924000500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28554.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30820.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10627762.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1689602460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            898022235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3481385460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2262906540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31106315760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103357882830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64280385600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207076500885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.504052                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 166018890000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13158340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214881630500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1587821760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            843916920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3472924560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2382903900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31106315760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108485862750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59962071840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207841817490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.446219                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154762405750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13158340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 226138076000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74216                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74216                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1666000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6994000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372728342                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5681500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1518500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    396029528000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     87156974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87156974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87156974                       # number of overall hits
system.cpu.icache.overall_hits::total        87156974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       581462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         581462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       581462                       # number of overall misses
system.cpu.icache.overall_misses::total        581462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35964114500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35964114500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35964114500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35964114500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     87738436                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87738436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87738436                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87738436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006627                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006627                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006627                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006627                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61851.186320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61851.186320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61851.186320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61851.186320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       581461                       # number of writebacks
system.cpu.icache.writebacks::total            581461                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       581462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       581462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       581462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       581462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35382652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35382652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35382652500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35382652500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60851.186320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60851.186320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60851.186320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60851.186320                       # average overall mshr miss latency
system.cpu.icache.replacements                 581461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87156974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87156974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       581462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        581462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35964114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35964114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87738436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87738436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006627                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61851.186320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61851.186320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       581462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       581462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35382652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35382652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60851.186320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60851.186320                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87767066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            581461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            150.942309                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         176058334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        176058334                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108371549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108371549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108371549                       # number of overall hits
system.cpu.dcache.overall_hits::total       108371549                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643482                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643482                       # number of overall misses
system.cpu.dcache.overall_misses::total        643482                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39398455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39398455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39398455500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39398455500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109015031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109015031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109015031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109015031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61226.973715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61226.973715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61226.973715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61226.973715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239984                       # number of writebacks
system.cpu.dcache.writebacks::total            239984                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27477867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27477867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27477867500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27477867500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373244000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373244000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62323.635147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62323.635147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62323.635147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62323.635147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75785.583756                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75785.583756                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     92035436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92035436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16240420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16240420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92287160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92287160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64516.772338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64516.772338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14548840500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14548840500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64373.406576                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64373.406576                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180398.260029                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180398.260029                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16336113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16336113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23158035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23158035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59113.114474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59113.114474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176875                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176875                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12929027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12929027000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60167.751753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60167.751753                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1919                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1919                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145107500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145107500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75616.206357                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75616.206357                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1917                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1917                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037218                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037218                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74517.996870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74517.996870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51036                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51036                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51036                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51036                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 396322328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103277282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.262674                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218677901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218677901                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2950374420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15315531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15315479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.00                       # Real time elapsed on the host
host_tick_rate                              353867864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520801197                       # Number of instructions simulated
sim_ops                                     520801197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012033                       # Number of seconds simulated
sim_ticks                                 12033245000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.456722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  851105                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1057842                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32421                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1027426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20798                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          139214                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118416                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1102007                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26920                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8267                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615786                       # Number of instructions committed
system.cpu.committedOps                       9615786                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.502810                       # CPI: cycles per instruction
system.cpu.discardedOps                         78743                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628186                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1971778                       # DTB hits
system.cpu.dtb.data_misses                       1761                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841934                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1019723                       # DTB read hits
system.cpu.dtb.read_misses                       1198                       # DTB read misses
system.cpu.dtb.write_accesses                  786252                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952055                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2999190                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4907395                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1085805                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           980524                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8223016                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399551                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2474627                       # ITB accesses
system.cpu.itb.fetch_acv                          138                       # ITB acv
system.cpu.itb.fetch_hits                     2473424                       # ITB hits
system.cpu.itb.fetch_misses                      1203                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3214     87.86%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3658                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5629                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.47%     46.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1832     52.98%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3458                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11449134000     95.16%     95.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9028500      0.08%     95.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15841500      0.13%     95.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               556955000      4.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12030959000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876092                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.933777                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.623907                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768402                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2673376500     22.22%     22.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9357582500     77.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24066490                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33270      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585549     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265727      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941640      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34074      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615786                       # Class of committed instruction
system.cpu.tickCycles                        15843474                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32489                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57060                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21441                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9089                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55275                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10876                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2744640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2744640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7885376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7885808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10630448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87860                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000945                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030721                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87777     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87860                       # Request fanout histogram
system.membus.reqLayer0.occupancy              412500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           516341000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350493500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113727750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1372416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4233536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5605952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1372416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1372416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3651840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3651840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57060                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114052028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351819979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465872007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114052028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114052028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303479236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303479236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303479236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114052028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351819979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769351243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000449582500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78455                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2608                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    823793250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2417280750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9693.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28443.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70546                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78455                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.476151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.608797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.024288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9268     31.67%     31.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7217     24.66%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3224     11.02%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1567      5.35%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          858      2.93%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1201      4.10%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          455      1.55%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          386      1.32%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5092     17.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.671061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.030540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.644902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            399      8.77%      9.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3870     85.04%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           156      3.43%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            43      0.94%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      0.46%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.33%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.143014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.112311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1986     43.63%     43.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.55%     44.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2465     54.15%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      1.23%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5439104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  166912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4993472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5606016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5021120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12033248000                       # Total gap between requests
system.mem_ctrls.avgGap                      72468.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1211648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4227456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4993472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100691708.678747922182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351314711.866998493671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414973018.499997317791                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78455                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    622845000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1794435750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289204959250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29043.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27127.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3686252.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115632300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61475205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321414240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208460700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4608072090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        740284320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7005572295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.184797                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1864609500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9766675500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93276960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49608240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285385800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198845460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4526755890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        808761120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6912866910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.480692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2044559750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9586725250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              326000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12033245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2789690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2789690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2789690                       # number of overall hits
system.cpu.icache.overall_hits::total         2789690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21450                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21450                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21450                       # number of overall misses
system.cpu.icache.overall_misses::total         21450                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1324311000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1324311000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1324311000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1324311000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2811140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2811140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2811140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2811140                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007630                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007630                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007630                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007630                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61739.440559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61739.440559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61739.440559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61739.440559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21441                       # number of writebacks
system.cpu.icache.writebacks::total             21441                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21450                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1302861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1302861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1302861000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1302861000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007630                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60739.440559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60739.440559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60739.440559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60739.440559                       # average overall mshr miss latency
system.cpu.icache.replacements                  21441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2789690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2789690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21450                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21450                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1324311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1324311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2811140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2811140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007630                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61739.440559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61739.440559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1302861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1302861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60739.440559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60739.440559                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2817682                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.298060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5643730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5643730                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1834696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1834696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1834696                       # number of overall hits
system.cpu.dcache.overall_hits::total         1834696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122607                       # number of overall misses
system.cpu.dcache.overall_misses::total        122607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7065291500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7065291500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7065291500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7065291500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1957303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1957303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1957303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1957303                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57625.514856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57625.514856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57625.514856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57625.514856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57060                       # number of writebacks
system.cpu.dcache.writebacks::total             57060                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56784                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56784                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3869494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3869494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3869494500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3869494500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35874000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35874000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58786.358872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58786.358872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58786.358872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58786.358872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139587.548638                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139587.548638                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66149                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       998355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          998355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    850547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    850547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1011107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1011107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66699.145232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66699.145232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    704909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    704909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35874000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35874000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66835.024177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66835.024177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217418.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217418.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6214744000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6214744000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56572.245232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56572.245232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3164585500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3164585500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57250.624141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57250.624141                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23293500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23293500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70800.911854                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70800.911854                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69800.911854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69800.911854                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12033245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7580261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.846843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3999965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3999965                       # Number of data accesses

---------- End Simulation Statistics   ----------
