// Seed: 3085889281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  uwire id_7 = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
