// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] exp_table_address0;
wire   [16:0] exp_table_q0;
wire   [9:0] exp_table_address1;
wire   [16:0] exp_table_q1;
wire   [9:0] exp_table_address2;
wire   [16:0] exp_table_q2;
wire   [9:0] exp_table_address3;
wire   [16:0] exp_table_q3;
wire   [9:0] exp_table_address4;
wire   [16:0] exp_table_q4;
wire   [9:0] exp_table_address5;
wire   [16:0] exp_table_q5;
wire   [9:0] exp_table_address6;
wire   [16:0] exp_table_q6;
wire   [9:0] exp_table_address7;
wire   [16:0] exp_table_q7;
wire   [9:0] exp_table_address8;
wire   [16:0] exp_table_q8;
wire   [9:0] exp_table_address9;
wire   [16:0] exp_table_q9;
wire   [9:0] exp_table_address10;
wire   [16:0] exp_table_q10;
wire   [9:0] exp_table_address11;
wire   [16:0] exp_table_q11;
wire   [9:0] exp_table_address12;
wire   [16:0] exp_table_q12;
wire   [9:0] exp_table_address13;
wire   [16:0] exp_table_q13;
wire   [9:0] exp_table_address14;
wire   [16:0] exp_table_q14;
wire   [9:0] exp_table_address15;
wire   [16:0] exp_table_q15;
wire   [9:0] invert_table_address0;
wire   [17:0] invert_table_q0;
reg  signed [15:0] data_15_val_read_reg_2524;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_15_val_read_reg_2524_pp0_iter1_reg;
reg  signed [15:0] data_14_val_read_reg_2529;
reg  signed [15:0] data_14_val_read_reg_2529_pp0_iter1_reg;
reg  signed [15:0] data_13_val_read_reg_2534;
reg  signed [15:0] data_13_val_read_reg_2534_pp0_iter1_reg;
reg  signed [15:0] data_12_val_read_reg_2539;
reg  signed [15:0] data_12_val_read_reg_2539_pp0_iter1_reg;
reg  signed [15:0] data_11_val_read_reg_2544;
reg  signed [15:0] data_11_val_read_reg_2544_pp0_iter1_reg;
reg  signed [15:0] data_10_val_read_reg_2549;
reg  signed [15:0] data_10_val_read_reg_2549_pp0_iter1_reg;
reg  signed [15:0] data_9_val_read_reg_2554;
reg  signed [15:0] data_9_val_read_reg_2554_pp0_iter1_reg;
reg  signed [15:0] data_8_val_read_reg_2559;
reg  signed [15:0] data_8_val_read_reg_2559_pp0_iter1_reg;
reg  signed [15:0] data_7_val_read_reg_2564;
reg  signed [15:0] data_7_val_read_reg_2564_pp0_iter1_reg;
reg  signed [15:0] data_6_val_read_reg_2569;
reg  signed [15:0] data_6_val_read_reg_2569_pp0_iter1_reg;
reg  signed [15:0] data_5_val_read_reg_2574;
reg  signed [15:0] data_5_val_read_reg_2574_pp0_iter1_reg;
reg  signed [15:0] data_4_val_read_reg_2579;
reg  signed [15:0] data_4_val_read_reg_2579_pp0_iter1_reg;
reg  signed [15:0] data_3_val_read_reg_2584;
reg  signed [15:0] data_3_val_read_reg_2584_pp0_iter1_reg;
reg  signed [15:0] data_2_val_read_reg_2589;
reg  signed [15:0] data_2_val_read_reg_2589_pp0_iter1_reg;
reg  signed [15:0] data_1_val_read_reg_2594;
reg  signed [15:0] data_1_val_read_reg_2594_pp0_iter1_reg;
reg  signed [15:0] data_0_val_read_reg_2599;
reg  signed [15:0] data_0_val_read_reg_2599_pp0_iter1_reg;
wire   [15:0] select_ln65_2_fu_540_p3;
reg   [15:0] select_ln65_2_reg_2604;
wire   [15:0] select_ln65_5_fu_600_p3;
reg   [15:0] select_ln65_5_reg_2610;
wire   [15:0] select_ln65_9_fu_660_p3;
reg   [15:0] select_ln65_9_reg_2616;
wire   [15:0] select_ln65_12_fu_720_p3;
reg   [15:0] select_ln65_12_reg_2622;
wire   [15:0] x_max_fu_772_p3;
reg   [15:0] x_max_reg_2628;
reg   [16:0] exp_res_reg_2713;
reg   [16:0] exp_res_reg_2713_pp0_iter4_reg;
reg   [16:0] exp_res_reg_2713_pp0_iter5_reg;
reg   [16:0] exp_res_reg_2713_pp0_iter6_reg;
reg   [16:0] exp_res_reg_2713_pp0_iter7_reg;
reg   [16:0] exp_res_reg_2713_pp0_iter8_reg;
reg   [16:0] exp_res_1_reg_2722;
reg   [16:0] exp_res_1_reg_2722_pp0_iter4_reg;
reg   [16:0] exp_res_1_reg_2722_pp0_iter5_reg;
reg   [16:0] exp_res_1_reg_2722_pp0_iter6_reg;
reg   [16:0] exp_res_1_reg_2722_pp0_iter7_reg;
reg   [16:0] exp_res_1_reg_2722_pp0_iter8_reg;
reg   [16:0] exp_res_2_reg_2731;
reg   [16:0] exp_res_2_reg_2731_pp0_iter4_reg;
reg   [16:0] exp_res_2_reg_2731_pp0_iter5_reg;
reg   [16:0] exp_res_2_reg_2731_pp0_iter6_reg;
reg   [16:0] exp_res_2_reg_2731_pp0_iter7_reg;
reg   [16:0] exp_res_2_reg_2731_pp0_iter8_reg;
reg   [16:0] exp_res_3_reg_2740;
reg   [16:0] exp_res_3_reg_2740_pp0_iter4_reg;
reg   [16:0] exp_res_3_reg_2740_pp0_iter5_reg;
reg   [16:0] exp_res_3_reg_2740_pp0_iter6_reg;
reg   [16:0] exp_res_3_reg_2740_pp0_iter7_reg;
reg   [16:0] exp_res_3_reg_2740_pp0_iter8_reg;
reg   [16:0] exp_res_4_reg_2749;
reg   [16:0] exp_res_4_reg_2749_pp0_iter4_reg;
reg   [16:0] exp_res_4_reg_2749_pp0_iter5_reg;
reg   [16:0] exp_res_4_reg_2749_pp0_iter6_reg;
reg   [16:0] exp_res_4_reg_2749_pp0_iter7_reg;
reg   [16:0] exp_res_4_reg_2749_pp0_iter8_reg;
reg   [16:0] exp_res_5_reg_2758;
reg   [16:0] exp_res_5_reg_2758_pp0_iter4_reg;
reg   [16:0] exp_res_5_reg_2758_pp0_iter5_reg;
reg   [16:0] exp_res_5_reg_2758_pp0_iter6_reg;
reg   [16:0] exp_res_5_reg_2758_pp0_iter7_reg;
reg   [16:0] exp_res_5_reg_2758_pp0_iter8_reg;
reg   [16:0] exp_res_6_reg_2767;
reg   [16:0] exp_res_6_reg_2767_pp0_iter4_reg;
reg   [16:0] exp_res_6_reg_2767_pp0_iter5_reg;
reg   [16:0] exp_res_6_reg_2767_pp0_iter6_reg;
reg   [16:0] exp_res_6_reg_2767_pp0_iter7_reg;
reg   [16:0] exp_res_6_reg_2767_pp0_iter8_reg;
reg   [16:0] exp_res_7_reg_2776;
reg   [16:0] exp_res_7_reg_2776_pp0_iter4_reg;
reg   [16:0] exp_res_7_reg_2776_pp0_iter5_reg;
reg   [16:0] exp_res_7_reg_2776_pp0_iter6_reg;
reg   [16:0] exp_res_7_reg_2776_pp0_iter7_reg;
reg   [16:0] exp_res_7_reg_2776_pp0_iter8_reg;
reg   [16:0] exp_res_8_reg_2785;
reg   [16:0] exp_res_8_reg_2785_pp0_iter4_reg;
reg   [16:0] exp_res_8_reg_2785_pp0_iter5_reg;
reg   [16:0] exp_res_8_reg_2785_pp0_iter6_reg;
reg   [16:0] exp_res_8_reg_2785_pp0_iter7_reg;
reg   [16:0] exp_res_8_reg_2785_pp0_iter8_reg;
reg   [16:0] exp_res_9_reg_2794;
reg   [16:0] exp_res_9_reg_2794_pp0_iter4_reg;
reg   [16:0] exp_res_9_reg_2794_pp0_iter5_reg;
reg   [16:0] exp_res_9_reg_2794_pp0_iter6_reg;
reg   [16:0] exp_res_9_reg_2794_pp0_iter7_reg;
reg   [16:0] exp_res_9_reg_2794_pp0_iter8_reg;
reg   [16:0] exp_res_10_reg_2803;
reg   [16:0] exp_res_10_reg_2803_pp0_iter4_reg;
reg   [16:0] exp_res_10_reg_2803_pp0_iter5_reg;
reg   [16:0] exp_res_10_reg_2803_pp0_iter6_reg;
reg   [16:0] exp_res_10_reg_2803_pp0_iter7_reg;
reg   [16:0] exp_res_10_reg_2803_pp0_iter8_reg;
reg   [16:0] exp_res_11_reg_2812;
reg   [16:0] exp_res_11_reg_2812_pp0_iter4_reg;
reg   [16:0] exp_res_11_reg_2812_pp0_iter5_reg;
reg   [16:0] exp_res_11_reg_2812_pp0_iter6_reg;
reg   [16:0] exp_res_11_reg_2812_pp0_iter7_reg;
reg   [16:0] exp_res_11_reg_2812_pp0_iter8_reg;
reg   [16:0] exp_res_12_reg_2821;
reg   [16:0] exp_res_12_reg_2821_pp0_iter4_reg;
reg   [16:0] exp_res_12_reg_2821_pp0_iter5_reg;
reg   [16:0] exp_res_12_reg_2821_pp0_iter6_reg;
reg   [16:0] exp_res_12_reg_2821_pp0_iter7_reg;
reg   [16:0] exp_res_12_reg_2821_pp0_iter8_reg;
reg   [16:0] exp_res_13_reg_2830;
reg   [16:0] exp_res_13_reg_2830_pp0_iter4_reg;
reg   [16:0] exp_res_13_reg_2830_pp0_iter5_reg;
reg   [16:0] exp_res_13_reg_2830_pp0_iter6_reg;
reg   [16:0] exp_res_13_reg_2830_pp0_iter7_reg;
reg   [16:0] exp_res_13_reg_2830_pp0_iter8_reg;
reg   [16:0] exp_res_14_reg_2839;
reg   [16:0] exp_res_14_reg_2839_pp0_iter4_reg;
reg   [16:0] exp_res_14_reg_2839_pp0_iter5_reg;
reg   [16:0] exp_res_14_reg_2839_pp0_iter6_reg;
reg   [16:0] exp_res_14_reg_2839_pp0_iter7_reg;
reg   [16:0] exp_res_14_reg_2839_pp0_iter8_reg;
reg   [16:0] exp_res_15_reg_2848;
reg   [16:0] exp_res_15_reg_2848_pp0_iter4_reg;
reg   [16:0] exp_res_15_reg_2848_pp0_iter5_reg;
reg   [16:0] exp_res_15_reg_2848_pp0_iter6_reg;
reg   [16:0] exp_res_15_reg_2848_pp0_iter7_reg;
reg   [16:0] exp_res_15_reg_2848_pp0_iter8_reg;
wire   [17:0] add_ln50_fu_1975_p2;
reg   [17:0] add_ln50_reg_2857;
reg   [0:0] tmp_47_reg_2862;
reg   [0:0] tmp_48_reg_2868;
wire   [17:0] add_ln50_2_fu_2011_p2;
reg   [17:0] add_ln50_2_reg_2874;
reg   [0:0] tmp_49_reg_2879;
reg   [0:0] tmp_50_reg_2885;
wire   [9:0] select_ln50_5_fu_2169_p3;
reg   [9:0] select_ln50_5_reg_2891;
reg   [17:0] inv_exp_sum_reg_2901;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_done;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_idle;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return;
wire    ap_block_pp0_stage0_11001_ignoreCallOp297;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_done;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_idle;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return;
wire    ap_block_pp0_stage0_11001_ignoreCallOp298;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_done;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_idle;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return;
wire    ap_block_pp0_stage0_11001_ignoreCallOp299;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_done;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_idle;
wire    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return;
wire    ap_block_pp0_stage0_11001_ignoreCallOp300;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp297;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp298;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp299;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp300;
wire   [63:0] zext_ln255_fu_1497_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln255_1_fu_1528_p1;
wire   [63:0] zext_ln255_2_fu_1559_p1;
wire   [63:0] zext_ln255_3_fu_1590_p1;
wire   [63:0] zext_ln255_4_fu_1621_p1;
wire   [63:0] zext_ln255_5_fu_1652_p1;
wire   [63:0] zext_ln255_6_fu_1683_p1;
wire   [63:0] zext_ln255_7_fu_1714_p1;
wire   [63:0] zext_ln255_8_fu_1745_p1;
wire   [63:0] zext_ln255_9_fu_1776_p1;
wire   [63:0] zext_ln255_10_fu_1807_p1;
wire   [63:0] zext_ln255_11_fu_1838_p1;
wire   [63:0] zext_ln255_12_fu_1869_p1;
wire   [63:0] zext_ln255_13_fu_1900_p1;
wire   [63:0] zext_ln255_14_fu_1931_p1;
wire   [63:0] zext_ln255_15_fu_1962_p1;
wire   [63:0] zext_ln265_fu_2177_p1;
reg    exp_table_ce15_local;
reg    exp_table_ce14_local;
reg    exp_table_ce13_local;
reg    exp_table_ce12_local;
reg    exp_table_ce11_local;
reg    exp_table_ce10_local;
reg    exp_table_ce9_local;
reg    exp_table_ce8_local;
reg    exp_table_ce7_local;
reg    exp_table_ce6_local;
reg    exp_table_ce5_local;
reg    exp_table_ce4_local;
reg    exp_table_ce3_local;
reg    exp_table_ce2_local;
reg    exp_table_ce1_local;
reg    exp_table_ce0_local;
reg    invert_table_ce0_local;
wire  signed [15:0] icmp_ln65_fu_488_p0;
wire  signed [15:0] icmp_ln65_fu_488_p1;
wire   [0:0] icmp_ln65_fu_488_p2;
wire   [0:0] xor_ln65_fu_494_p2;
wire  signed [15:0] select_ln65_fu_500_p1;
wire  signed [15:0] select_ln65_fu_500_p2;
wire  signed [15:0] icmp_ln65_1_fu_508_p0;
wire  signed [15:0] icmp_ln65_1_fu_508_p1;
wire   [0:0] icmp_ln65_1_fu_508_p2;
wire   [0:0] xor_ln65_1_fu_514_p2;
wire  signed [15:0] select_ln65_1_fu_520_p1;
wire  signed [15:0] select_ln65_1_fu_520_p2;
wire   [15:0] select_ln65_fu_500_p3;
wire   [15:0] select_ln65_1_fu_520_p3;
wire   [0:0] icmp_ln65_2_fu_528_p2;
wire   [0:0] xor_ln65_2_fu_534_p2;
wire  signed [15:0] icmp_ln65_3_fu_548_p0;
wire  signed [15:0] icmp_ln65_3_fu_548_p1;
wire   [0:0] icmp_ln65_3_fu_548_p2;
wire   [0:0] xor_ln65_3_fu_554_p2;
wire  signed [15:0] select_ln65_3_fu_560_p1;
wire  signed [15:0] select_ln65_3_fu_560_p2;
wire  signed [15:0] icmp_ln65_4_fu_568_p0;
wire  signed [15:0] icmp_ln65_4_fu_568_p1;
wire   [0:0] icmp_ln65_4_fu_568_p2;
wire   [0:0] xor_ln65_4_fu_574_p2;
wire  signed [15:0] select_ln65_4_fu_580_p1;
wire  signed [15:0] select_ln65_4_fu_580_p2;
wire   [15:0] select_ln65_3_fu_560_p3;
wire   [15:0] select_ln65_4_fu_580_p3;
wire   [0:0] icmp_ln65_5_fu_588_p2;
wire   [0:0] xor_ln65_5_fu_594_p2;
wire  signed [15:0] icmp_ln65_7_fu_608_p0;
wire  signed [15:0] icmp_ln65_7_fu_608_p1;
wire   [0:0] icmp_ln65_7_fu_608_p2;
wire   [0:0] xor_ln65_7_fu_614_p2;
wire  signed [15:0] select_ln65_7_fu_620_p1;
wire  signed [15:0] select_ln65_7_fu_620_p2;
wire  signed [15:0] icmp_ln65_8_fu_628_p0;
wire  signed [15:0] icmp_ln65_8_fu_628_p1;
wire   [0:0] icmp_ln65_8_fu_628_p2;
wire   [0:0] xor_ln65_8_fu_634_p2;
wire  signed [15:0] select_ln65_8_fu_640_p1;
wire  signed [15:0] select_ln65_8_fu_640_p2;
wire   [15:0] select_ln65_7_fu_620_p3;
wire   [15:0] select_ln65_8_fu_640_p3;
wire   [0:0] icmp_ln65_9_fu_648_p2;
wire   [0:0] xor_ln65_9_fu_654_p2;
wire  signed [15:0] icmp_ln65_10_fu_668_p0;
wire  signed [15:0] icmp_ln65_10_fu_668_p1;
wire   [0:0] icmp_ln65_10_fu_668_p2;
wire   [0:0] xor_ln65_10_fu_674_p2;
wire  signed [15:0] select_ln65_10_fu_680_p1;
wire  signed [15:0] select_ln65_10_fu_680_p2;
wire  signed [15:0] icmp_ln65_11_fu_688_p0;
wire  signed [15:0] icmp_ln65_11_fu_688_p1;
wire   [0:0] icmp_ln65_11_fu_688_p2;
wire   [0:0] xor_ln65_11_fu_694_p2;
wire  signed [15:0] select_ln65_11_fu_700_p1;
wire  signed [15:0] select_ln65_11_fu_700_p2;
wire   [15:0] select_ln65_10_fu_680_p3;
wire   [15:0] select_ln65_11_fu_700_p3;
wire   [0:0] icmp_ln65_12_fu_708_p2;
wire   [0:0] xor_ln65_12_fu_714_p2;
wire   [0:0] icmp_ln65_6_fu_728_p2;
wire   [0:0] xor_ln65_6_fu_732_p2;
wire   [0:0] icmp_ln65_13_fu_744_p2;
wire   [0:0] xor_ln65_13_fu_748_p2;
wire   [15:0] select_ln65_6_fu_738_p3;
wire   [15:0] select_ln65_13_fu_754_p3;
wire   [0:0] icmp_ln65_14_fu_760_p2;
wire   [0:0] xor_ln65_14_fu_766_p2;
wire  signed [16:0] sext_ln245_fu_783_p1;
wire  signed [16:0] conv36_i_fu_780_p1;
wire   [16:0] sub_ln245_fu_786_p2;
wire   [0:0] tmp_fu_792_p3;
wire   [0:0] tmp_1_fu_800_p3;
wire   [0:0] xor_ln245_fu_808_p2;
wire  signed [16:0] sext_ln245_1_fu_826_p1;
wire   [16:0] sub_ln245_1_fu_829_p2;
wire   [0:0] tmp_2_fu_835_p3;
wire   [0:0] tmp_3_fu_843_p3;
wire   [0:0] xor_ln245_2_fu_851_p2;
wire  signed [16:0] sext_ln245_2_fu_869_p1;
wire   [16:0] sub_ln245_2_fu_872_p2;
wire   [0:0] tmp_4_fu_878_p3;
wire   [0:0] tmp_5_fu_886_p3;
wire   [0:0] xor_ln245_4_fu_894_p2;
wire  signed [16:0] sext_ln245_3_fu_912_p1;
wire   [16:0] sub_ln245_3_fu_915_p2;
wire   [0:0] tmp_6_fu_921_p3;
wire   [0:0] tmp_7_fu_929_p3;
wire   [0:0] xor_ln245_6_fu_937_p2;
wire  signed [16:0] sext_ln245_4_fu_955_p1;
wire   [16:0] sub_ln245_4_fu_958_p2;
wire   [0:0] tmp_8_fu_964_p3;
wire   [0:0] tmp_9_fu_972_p3;
wire   [0:0] xor_ln245_8_fu_980_p2;
wire  signed [16:0] sext_ln245_5_fu_998_p1;
wire   [16:0] sub_ln245_5_fu_1001_p2;
wire   [0:0] tmp_10_fu_1007_p3;
wire   [0:0] tmp_11_fu_1015_p3;
wire   [0:0] xor_ln245_10_fu_1023_p2;
wire  signed [16:0] sext_ln245_6_fu_1041_p1;
wire   [16:0] sub_ln245_6_fu_1044_p2;
wire   [0:0] tmp_12_fu_1050_p3;
wire   [0:0] tmp_13_fu_1058_p3;
wire   [0:0] xor_ln245_12_fu_1066_p2;
wire  signed [16:0] sext_ln245_7_fu_1084_p1;
wire   [16:0] sub_ln245_7_fu_1087_p2;
wire   [0:0] tmp_14_fu_1093_p3;
wire   [0:0] tmp_15_fu_1101_p3;
wire   [0:0] xor_ln245_14_fu_1109_p2;
wire  signed [16:0] sext_ln245_8_fu_1127_p1;
wire   [16:0] sub_ln245_8_fu_1130_p2;
wire   [0:0] tmp_16_fu_1136_p3;
wire   [0:0] tmp_17_fu_1144_p3;
wire   [0:0] xor_ln245_16_fu_1152_p2;
wire  signed [16:0] sext_ln245_9_fu_1170_p1;
wire   [16:0] sub_ln245_9_fu_1173_p2;
wire   [0:0] tmp_18_fu_1179_p3;
wire   [0:0] tmp_19_fu_1187_p3;
wire   [0:0] xor_ln245_18_fu_1195_p2;
wire  signed [16:0] sext_ln245_10_fu_1213_p1;
wire   [16:0] sub_ln245_10_fu_1216_p2;
wire   [0:0] tmp_20_fu_1222_p3;
wire   [0:0] tmp_21_fu_1230_p3;
wire   [0:0] xor_ln245_20_fu_1238_p2;
wire  signed [16:0] sext_ln245_11_fu_1256_p1;
wire   [16:0] sub_ln245_11_fu_1259_p2;
wire   [0:0] tmp_22_fu_1265_p3;
wire   [0:0] tmp_23_fu_1273_p3;
wire   [0:0] xor_ln245_22_fu_1281_p2;
wire  signed [16:0] sext_ln245_12_fu_1299_p1;
wire   [16:0] sub_ln245_12_fu_1302_p2;
wire   [0:0] tmp_24_fu_1308_p3;
wire   [0:0] tmp_25_fu_1316_p3;
wire   [0:0] xor_ln245_24_fu_1324_p2;
wire  signed [16:0] sext_ln245_13_fu_1342_p1;
wire   [16:0] sub_ln245_13_fu_1345_p2;
wire   [0:0] tmp_26_fu_1351_p3;
wire   [0:0] tmp_27_fu_1359_p3;
wire   [0:0] xor_ln245_26_fu_1367_p2;
wire  signed [16:0] sext_ln245_14_fu_1385_p1;
wire   [16:0] sub_ln245_14_fu_1388_p2;
wire   [0:0] tmp_28_fu_1394_p3;
wire   [0:0] tmp_29_fu_1402_p3;
wire   [0:0] xor_ln245_28_fu_1410_p2;
wire  signed [16:0] sext_ln245_15_fu_1428_p1;
wire   [16:0] sub_ln245_15_fu_1431_p2;
wire   [0:0] tmp_30_fu_1437_p3;
wire   [0:0] tmp_31_fu_1445_p3;
wire   [0:0] xor_ln245_30_fu_1453_p2;
wire   [0:0] and_ln245_fu_814_p2;
wire   [0:0] xor_ln245_1_fu_820_p2;
wire   [9:0] select_ln245_fu_1471_p3;
wire   [9:0] tmp_s_fu_1479_p4;
wire   [9:0] select_ln245_1_fu_1489_p3;
wire   [0:0] and_ln245_1_fu_857_p2;
wire   [0:0] xor_ln245_3_fu_863_p2;
wire   [9:0] select_ln245_2_fu_1502_p3;
wire   [9:0] tmp_32_fu_1510_p4;
wire   [9:0] select_ln245_3_fu_1520_p3;
wire   [0:0] and_ln245_2_fu_900_p2;
wire   [0:0] xor_ln245_5_fu_906_p2;
wire   [9:0] select_ln245_4_fu_1533_p3;
wire   [9:0] tmp_33_fu_1541_p4;
wire   [9:0] select_ln245_5_fu_1551_p3;
wire   [0:0] and_ln245_3_fu_943_p2;
wire   [0:0] xor_ln245_7_fu_949_p2;
wire   [9:0] select_ln245_6_fu_1564_p3;
wire   [9:0] tmp_34_fu_1572_p4;
wire   [9:0] select_ln245_7_fu_1582_p3;
wire   [0:0] and_ln245_4_fu_986_p2;
wire   [0:0] xor_ln245_9_fu_992_p2;
wire   [9:0] select_ln245_8_fu_1595_p3;
wire   [9:0] tmp_35_fu_1603_p4;
wire   [9:0] select_ln245_9_fu_1613_p3;
wire   [0:0] and_ln245_5_fu_1029_p2;
wire   [0:0] xor_ln245_11_fu_1035_p2;
wire   [9:0] select_ln245_10_fu_1626_p3;
wire   [9:0] tmp_36_fu_1634_p4;
wire   [9:0] select_ln245_11_fu_1644_p3;
wire   [0:0] and_ln245_6_fu_1072_p2;
wire   [0:0] xor_ln245_13_fu_1078_p2;
wire   [9:0] select_ln245_12_fu_1657_p3;
wire   [9:0] tmp_37_fu_1665_p4;
wire   [9:0] select_ln245_13_fu_1675_p3;
wire   [0:0] and_ln245_7_fu_1115_p2;
wire   [0:0] xor_ln245_15_fu_1121_p2;
wire   [9:0] select_ln245_14_fu_1688_p3;
wire   [9:0] tmp_38_fu_1696_p4;
wire   [9:0] select_ln245_15_fu_1706_p3;
wire   [0:0] and_ln245_8_fu_1158_p2;
wire   [0:0] xor_ln245_17_fu_1164_p2;
wire   [9:0] select_ln245_16_fu_1719_p3;
wire   [9:0] tmp_39_fu_1727_p4;
wire   [9:0] select_ln245_17_fu_1737_p3;
wire   [0:0] and_ln245_9_fu_1201_p2;
wire   [0:0] xor_ln245_19_fu_1207_p2;
wire   [9:0] select_ln245_18_fu_1750_p3;
wire   [9:0] tmp_40_fu_1758_p4;
wire   [9:0] select_ln245_19_fu_1768_p3;
wire   [0:0] and_ln245_10_fu_1244_p2;
wire   [0:0] xor_ln245_21_fu_1250_p2;
wire   [9:0] select_ln245_20_fu_1781_p3;
wire   [9:0] tmp_41_fu_1789_p4;
wire   [9:0] select_ln245_21_fu_1799_p3;
wire   [0:0] and_ln245_11_fu_1287_p2;
wire   [0:0] xor_ln245_23_fu_1293_p2;
wire   [9:0] select_ln245_22_fu_1812_p3;
wire   [9:0] tmp_42_fu_1820_p4;
wire   [9:0] select_ln245_23_fu_1830_p3;
wire   [0:0] and_ln245_12_fu_1330_p2;
wire   [0:0] xor_ln245_25_fu_1336_p2;
wire   [9:0] select_ln245_24_fu_1843_p3;
wire   [9:0] tmp_43_fu_1851_p4;
wire   [9:0] select_ln245_25_fu_1861_p3;
wire   [0:0] and_ln245_13_fu_1373_p2;
wire   [0:0] xor_ln245_27_fu_1379_p2;
wire   [9:0] select_ln245_26_fu_1874_p3;
wire   [9:0] tmp_44_fu_1882_p4;
wire   [9:0] select_ln245_27_fu_1892_p3;
wire   [0:0] and_ln245_14_fu_1416_p2;
wire   [0:0] xor_ln245_29_fu_1422_p2;
wire   [9:0] select_ln245_28_fu_1905_p3;
wire   [9:0] tmp_45_fu_1913_p4;
wire   [9:0] select_ln245_29_fu_1923_p3;
wire   [0:0] and_ln245_15_fu_1459_p2;
wire   [0:0] xor_ln245_31_fu_1465_p2;
wire   [9:0] select_ln245_30_fu_1936_p3;
wire   [9:0] tmp_46_fu_1944_p4;
wire   [9:0] select_ln245_31_fu_1954_p3;
wire  signed [17:0] sext_ln50_fu_1967_p0;
wire  signed [17:0] sext_ln50_1_fu_1971_p0;
wire  signed [17:0] add_ln50_fu_1975_p0;
wire  signed [17:0] add_ln50_fu_1975_p1;
wire  signed [18:0] sext_ln50_1_fu_1971_p1;
wire  signed [18:0] sext_ln50_fu_1967_p1;
wire   [18:0] add_ln50_1_fu_1981_p2;
wire  signed [17:0] sext_ln50_2_fu_2003_p0;
wire  signed [17:0] sext_ln50_3_fu_2007_p0;
wire  signed [17:0] add_ln50_2_fu_2011_p0;
wire  signed [17:0] add_ln50_2_fu_2011_p1;
wire  signed [18:0] sext_ln50_3_fu_2007_p1;
wire  signed [18:0] sext_ln50_2_fu_2003_p1;
wire   [18:0] add_ln50_3_fu_2017_p2;
wire   [0:0] xor_ln50_fu_2039_p2;
wire   [0:0] and_ln50_fu_2044_p2;
wire   [0:0] xor_ln50_1_fu_2049_p2;
wire   [17:0] select_ln50_fu_2053_p3;
wire   [0:0] xor_ln50_2_fu_2068_p2;
wire   [0:0] and_ln50_1_fu_2073_p2;
wire   [0:0] xor_ln50_3_fu_2078_p2;
wire   [17:0] select_ln50_2_fu_2082_p3;
wire  signed [17:0] select_ln50_1_fu_2061_p3;
wire  signed [17:0] select_ln50_3_fu_2090_p3;
wire  signed [18:0] sext_ln50_5_fu_2101_p1;
wire  signed [18:0] sext_ln50_4_fu_2097_p1;
wire   [18:0] add_ln50_5_fu_2111_p2;
wire   [17:0] add_ln50_4_fu_2105_p2;
wire   [0:0] tmp_51_fu_2117_p3;
wire   [0:0] tmp_52_fu_2125_p3;
wire   [0:0] xor_ln50_4_fu_2133_p2;
wire   [0:0] and_ln50_2_fu_2139_p2;
wire   [0:0] xor_ln50_5_fu_2145_p2;
wire   [9:0] select_ln50_4_fu_2151_p3;
wire   [9:0] tmp_53_fu_2159_p4;
wire  signed [17:0] mul_ln268_fu_2187_p0;
wire  signed [25:0] sext_ln268_fu_2181_p1;
wire   [16:0] mul_ln268_fu_2187_p1;
wire   [25:0] mul_ln268_fu_2187_p2;
wire  signed [17:0] mul_ln268_1_fu_2206_p0;
wire   [16:0] mul_ln268_1_fu_2206_p1;
wire   [25:0] mul_ln268_1_fu_2206_p2;
wire  signed [17:0] mul_ln268_2_fu_2225_p0;
wire   [16:0] mul_ln268_2_fu_2225_p1;
wire   [25:0] mul_ln268_2_fu_2225_p2;
wire  signed [17:0] mul_ln268_3_fu_2244_p0;
wire   [16:0] mul_ln268_3_fu_2244_p1;
wire   [25:0] mul_ln268_3_fu_2244_p2;
wire  signed [17:0] mul_ln268_4_fu_2263_p0;
wire   [16:0] mul_ln268_4_fu_2263_p1;
wire   [25:0] mul_ln268_4_fu_2263_p2;
wire  signed [17:0] mul_ln268_5_fu_2282_p0;
wire   [16:0] mul_ln268_5_fu_2282_p1;
wire   [25:0] mul_ln268_5_fu_2282_p2;
wire  signed [17:0] mul_ln268_6_fu_2301_p0;
wire   [16:0] mul_ln268_6_fu_2301_p1;
wire   [25:0] mul_ln268_6_fu_2301_p2;
wire  signed [17:0] mul_ln268_7_fu_2320_p0;
wire   [16:0] mul_ln268_7_fu_2320_p1;
wire   [25:0] mul_ln268_7_fu_2320_p2;
wire  signed [17:0] mul_ln268_8_fu_2339_p0;
wire   [16:0] mul_ln268_8_fu_2339_p1;
wire   [25:0] mul_ln268_8_fu_2339_p2;
wire  signed [17:0] mul_ln268_9_fu_2358_p0;
wire   [16:0] mul_ln268_9_fu_2358_p1;
wire   [25:0] mul_ln268_9_fu_2358_p2;
wire  signed [17:0] mul_ln268_10_fu_2377_p0;
wire   [16:0] mul_ln268_10_fu_2377_p1;
wire   [25:0] mul_ln268_10_fu_2377_p2;
wire  signed [17:0] mul_ln268_11_fu_2396_p0;
wire   [16:0] mul_ln268_11_fu_2396_p1;
wire   [25:0] mul_ln268_11_fu_2396_p2;
wire  signed [17:0] mul_ln268_12_fu_2415_p0;
wire   [16:0] mul_ln268_12_fu_2415_p1;
wire   [25:0] mul_ln268_12_fu_2415_p2;
wire  signed [17:0] mul_ln268_13_fu_2434_p0;
wire   [16:0] mul_ln268_13_fu_2434_p1;
wire   [25:0] mul_ln268_13_fu_2434_p2;
wire  signed [17:0] mul_ln268_14_fu_2453_p0;
wire   [16:0] mul_ln268_14_fu_2453_p1;
wire   [25:0] mul_ln268_14_fu_2453_p2;
wire  signed [17:0] mul_ln268_15_fu_2472_p0;
wire   [16:0] mul_ln268_15_fu_2472_p1;
wire   [25:0] mul_ln268_15_fu_2472_p2;
wire   [15:0] trunc_ln268_14_fu_2478_p4;
wire   [15:0] trunc_ln268_13_fu_2459_p4;
wire   [15:0] trunc_ln268_12_fu_2440_p4;
wire   [15:0] trunc_ln268_11_fu_2421_p4;
wire   [15:0] trunc_ln268_10_fu_2402_p4;
wire   [15:0] trunc_ln268_s_fu_2383_p4;
wire   [15:0] trunc_ln268_9_fu_2364_p4;
wire   [15:0] trunc_ln268_8_fu_2345_p4;
wire   [15:0] trunc_ln268_7_fu_2326_p4;
wire   [15:0] trunc_ln268_6_fu_2307_p4;
wire   [15:0] trunc_ln268_5_fu_2288_p4;
wire   [15:0] trunc_ln268_4_fu_2269_p4;
wire   [15:0] trunc_ln268_3_fu_2250_p4;
wire   [15:0] trunc_ln268_2_fu_2231_p4;
wire   [15:0] trunc_ln268_1_fu_2212_p4;
wire   [15:0] trunc_ln_fu_2193_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [25:0] mul_ln268_10_fu_2377_p10;
wire   [25:0] mul_ln268_11_fu_2396_p10;
wire   [25:0] mul_ln268_12_fu_2415_p10;
wire   [25:0] mul_ln268_13_fu_2434_p10;
wire   [25:0] mul_ln268_14_fu_2453_p10;
wire   [25:0] mul_ln268_15_fu_2472_p10;
wire   [25:0] mul_ln268_1_fu_2206_p10;
wire   [25:0] mul_ln268_2_fu_2225_p10;
wire   [25:0] mul_ln268_3_fu_2244_p10;
wire   [25:0] mul_ln268_4_fu_2263_p10;
wire   [25:0] mul_ln268_5_fu_2282_p10;
wire   [25:0] mul_ln268_6_fu_2301_p10;
wire   [25:0] mul_ln268_7_fu_2320_p10;
wire   [25:0] mul_ln268_8_fu_2339_p10;
wire   [25:0] mul_ln268_9_fu_2358_p10;
wire   [25:0] mul_ln268_fu_2187_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg = 1'b0;
#0 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg = 1'b0;
#0 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg = 1'b0;
#0 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg = 1'b0;
end

decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb #(
    .DataWidth( 17 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0_local),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1_local),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2_local),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3_local),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4_local),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5_local),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6_local),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7_local),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8_local),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9_local),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10_local),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11_local),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12_local),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13_local),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14_local),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15_local),
    .q15(exp_table_q15)
);

decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0_local),
    .q0(invert_table_q0)
);

decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start),
    .ap_done(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_done),
    .ap_idle(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_idle),
    .ap_ready(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce),
    .x_0_val(exp_res_reg_2713),
    .x_1_val(exp_res_1_reg_2722),
    .x_2_val(exp_res_2_reg_2731),
    .x_3_val(exp_res_3_reg_2740),
    .x_4_val(exp_res_4_reg_2749),
    .x_5_val(exp_res_5_reg_2758),
    .x_6_val(exp_res_6_reg_2767),
    .x_7_val(exp_res_7_reg_2776),
    .x_8_val(exp_res_8_reg_2785),
    .x_9_val(exp_res_9_reg_2794),
    .x_10_val(exp_res_10_reg_2803),
    .x_11_val(exp_res_11_reg_2812),
    .x_12_val(exp_res_12_reg_2821),
    .x_13_val(exp_res_13_reg_2830),
    .x_14_val(exp_res_14_reg_2839),
    .x_15_val(exp_res_15_reg_2848),
    .idx(4'd0),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return)
);

decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start),
    .ap_done(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_done),
    .ap_idle(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_idle),
    .ap_ready(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce),
    .x_0_val(exp_res_reg_2713),
    .x_1_val(exp_res_1_reg_2722),
    .x_2_val(exp_res_2_reg_2731),
    .x_3_val(exp_res_3_reg_2740),
    .x_4_val(exp_res_4_reg_2749),
    .x_5_val(exp_res_5_reg_2758),
    .x_6_val(exp_res_6_reg_2767),
    .x_7_val(exp_res_7_reg_2776),
    .x_8_val(exp_res_8_reg_2785),
    .x_9_val(exp_res_9_reg_2794),
    .x_10_val(exp_res_10_reg_2803),
    .x_11_val(exp_res_11_reg_2812),
    .x_12_val(exp_res_12_reg_2821),
    .x_13_val(exp_res_13_reg_2830),
    .x_14_val(exp_res_14_reg_2839),
    .x_15_val(exp_res_15_reg_2848),
    .idx(4'd4),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return)
);

decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start),
    .ap_done(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_done),
    .ap_idle(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_idle),
    .ap_ready(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce),
    .x_0_val(exp_res_reg_2713),
    .x_1_val(exp_res_1_reg_2722),
    .x_2_val(exp_res_2_reg_2731),
    .x_3_val(exp_res_3_reg_2740),
    .x_4_val(exp_res_4_reg_2749),
    .x_5_val(exp_res_5_reg_2758),
    .x_6_val(exp_res_6_reg_2767),
    .x_7_val(exp_res_7_reg_2776),
    .x_8_val(exp_res_8_reg_2785),
    .x_9_val(exp_res_9_reg_2794),
    .x_10_val(exp_res_10_reg_2803),
    .x_11_val(exp_res_11_reg_2812),
    .x_12_val(exp_res_12_reg_2821),
    .x_13_val(exp_res_13_reg_2830),
    .x_14_val(exp_res_14_reg_2839),
    .x_15_val(exp_res_15_reg_2848),
    .idx(4'd8),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return)
);

decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start),
    .ap_done(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_done),
    .ap_idle(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_idle),
    .ap_ready(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce),
    .x_0_val(exp_res_reg_2713),
    .x_1_val(exp_res_1_reg_2722),
    .x_2_val(exp_res_2_reg_2731),
    .x_3_val(exp_res_3_reg_2740),
    .x_4_val(exp_res_4_reg_2749),
    .x_5_val(exp_res_5_reg_2758),
    .x_6_val(exp_res_6_reg_2767),
    .x_7_val(exp_res_7_reg_2776),
    .x_8_val(exp_res_8_reg_2785),
    .x_9_val(exp_res_9_reg_2794),
    .x_10_val(exp_res_10_reg_2803),
    .x_11_val(exp_res_11_reg_2812),
    .x_12_val(exp_res_12_reg_2821),
    .x_13_val(exp_res_13_reg_2830),
    .x_14_val(exp_res_14_reg_2839),
    .x_15_val(exp_res_15_reg_2848),
    .idx(4'd12),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U96(
    .din0(mul_ln268_fu_2187_p0),
    .din1(mul_ln268_fu_2187_p1),
    .dout(mul_ln268_fu_2187_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U97(
    .din0(mul_ln268_1_fu_2206_p0),
    .din1(mul_ln268_1_fu_2206_p1),
    .dout(mul_ln268_1_fu_2206_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U98(
    .din0(mul_ln268_2_fu_2225_p0),
    .din1(mul_ln268_2_fu_2225_p1),
    .dout(mul_ln268_2_fu_2225_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U99(
    .din0(mul_ln268_3_fu_2244_p0),
    .din1(mul_ln268_3_fu_2244_p1),
    .dout(mul_ln268_3_fu_2244_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U100(
    .din0(mul_ln268_4_fu_2263_p0),
    .din1(mul_ln268_4_fu_2263_p1),
    .dout(mul_ln268_4_fu_2263_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U101(
    .din0(mul_ln268_5_fu_2282_p0),
    .din1(mul_ln268_5_fu_2282_p1),
    .dout(mul_ln268_5_fu_2282_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U102(
    .din0(mul_ln268_6_fu_2301_p0),
    .din1(mul_ln268_6_fu_2301_p1),
    .dout(mul_ln268_6_fu_2301_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U103(
    .din0(mul_ln268_7_fu_2320_p0),
    .din1(mul_ln268_7_fu_2320_p1),
    .dout(mul_ln268_7_fu_2320_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U104(
    .din0(mul_ln268_8_fu_2339_p0),
    .din1(mul_ln268_8_fu_2339_p1),
    .dout(mul_ln268_8_fu_2339_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U105(
    .din0(mul_ln268_9_fu_2358_p0),
    .din1(mul_ln268_9_fu_2358_p1),
    .dout(mul_ln268_9_fu_2358_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U106(
    .din0(mul_ln268_10_fu_2377_p0),
    .din1(mul_ln268_10_fu_2377_p1),
    .dout(mul_ln268_10_fu_2377_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U107(
    .din0(mul_ln268_11_fu_2396_p0),
    .din1(mul_ln268_11_fu_2396_p1),
    .dout(mul_ln268_11_fu_2396_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U108(
    .din0(mul_ln268_12_fu_2415_p0),
    .din1(mul_ln268_12_fu_2415_p1),
    .dout(mul_ln268_12_fu_2415_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U109(
    .din0(mul_ln268_13_fu_2434_p0),
    .din1(mul_ln268_13_fu_2434_p1),
    .dout(mul_ln268_13_fu_2434_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U110(
    .din0(mul_ln268_14_fu_2453_p0),
    .din1(mul_ln268_14_fu_2453_p1),
    .dout(mul_ln268_14_fu_2453_p2)
);

decoder_mul_18s_17ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_18s_17ns_26_1_1_U111(
    .din0(mul_ln268_15_fu_2472_p0),
    .din1(mul_ln268_15_fu_2472_p1),
    .dout(mul_ln268_15_fu_2472_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready == 1'b1)) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready == 1'b1)) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready == 1'b1)) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready == 1'b1)) begin
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln50_2_reg_2874 <= add_ln50_2_fu_2011_p2;
        add_ln50_reg_2857 <= add_ln50_fu_1975_p2;
        exp_res_10_reg_2803_pp0_iter4_reg <= exp_res_10_reg_2803;
        exp_res_10_reg_2803_pp0_iter5_reg <= exp_res_10_reg_2803_pp0_iter4_reg;
        exp_res_10_reg_2803_pp0_iter6_reg <= exp_res_10_reg_2803_pp0_iter5_reg;
        exp_res_10_reg_2803_pp0_iter7_reg <= exp_res_10_reg_2803_pp0_iter6_reg;
        exp_res_10_reg_2803_pp0_iter8_reg <= exp_res_10_reg_2803_pp0_iter7_reg;
        exp_res_11_reg_2812_pp0_iter4_reg <= exp_res_11_reg_2812;
        exp_res_11_reg_2812_pp0_iter5_reg <= exp_res_11_reg_2812_pp0_iter4_reg;
        exp_res_11_reg_2812_pp0_iter6_reg <= exp_res_11_reg_2812_pp0_iter5_reg;
        exp_res_11_reg_2812_pp0_iter7_reg <= exp_res_11_reg_2812_pp0_iter6_reg;
        exp_res_11_reg_2812_pp0_iter8_reg <= exp_res_11_reg_2812_pp0_iter7_reg;
        exp_res_12_reg_2821_pp0_iter4_reg <= exp_res_12_reg_2821;
        exp_res_12_reg_2821_pp0_iter5_reg <= exp_res_12_reg_2821_pp0_iter4_reg;
        exp_res_12_reg_2821_pp0_iter6_reg <= exp_res_12_reg_2821_pp0_iter5_reg;
        exp_res_12_reg_2821_pp0_iter7_reg <= exp_res_12_reg_2821_pp0_iter6_reg;
        exp_res_12_reg_2821_pp0_iter8_reg <= exp_res_12_reg_2821_pp0_iter7_reg;
        exp_res_13_reg_2830_pp0_iter4_reg <= exp_res_13_reg_2830;
        exp_res_13_reg_2830_pp0_iter5_reg <= exp_res_13_reg_2830_pp0_iter4_reg;
        exp_res_13_reg_2830_pp0_iter6_reg <= exp_res_13_reg_2830_pp0_iter5_reg;
        exp_res_13_reg_2830_pp0_iter7_reg <= exp_res_13_reg_2830_pp0_iter6_reg;
        exp_res_13_reg_2830_pp0_iter8_reg <= exp_res_13_reg_2830_pp0_iter7_reg;
        exp_res_14_reg_2839_pp0_iter4_reg <= exp_res_14_reg_2839;
        exp_res_14_reg_2839_pp0_iter5_reg <= exp_res_14_reg_2839_pp0_iter4_reg;
        exp_res_14_reg_2839_pp0_iter6_reg <= exp_res_14_reg_2839_pp0_iter5_reg;
        exp_res_14_reg_2839_pp0_iter7_reg <= exp_res_14_reg_2839_pp0_iter6_reg;
        exp_res_14_reg_2839_pp0_iter8_reg <= exp_res_14_reg_2839_pp0_iter7_reg;
        exp_res_15_reg_2848_pp0_iter4_reg <= exp_res_15_reg_2848;
        exp_res_15_reg_2848_pp0_iter5_reg <= exp_res_15_reg_2848_pp0_iter4_reg;
        exp_res_15_reg_2848_pp0_iter6_reg <= exp_res_15_reg_2848_pp0_iter5_reg;
        exp_res_15_reg_2848_pp0_iter7_reg <= exp_res_15_reg_2848_pp0_iter6_reg;
        exp_res_15_reg_2848_pp0_iter8_reg <= exp_res_15_reg_2848_pp0_iter7_reg;
        exp_res_1_reg_2722_pp0_iter4_reg <= exp_res_1_reg_2722;
        exp_res_1_reg_2722_pp0_iter5_reg <= exp_res_1_reg_2722_pp0_iter4_reg;
        exp_res_1_reg_2722_pp0_iter6_reg <= exp_res_1_reg_2722_pp0_iter5_reg;
        exp_res_1_reg_2722_pp0_iter7_reg <= exp_res_1_reg_2722_pp0_iter6_reg;
        exp_res_1_reg_2722_pp0_iter8_reg <= exp_res_1_reg_2722_pp0_iter7_reg;
        exp_res_2_reg_2731_pp0_iter4_reg <= exp_res_2_reg_2731;
        exp_res_2_reg_2731_pp0_iter5_reg <= exp_res_2_reg_2731_pp0_iter4_reg;
        exp_res_2_reg_2731_pp0_iter6_reg <= exp_res_2_reg_2731_pp0_iter5_reg;
        exp_res_2_reg_2731_pp0_iter7_reg <= exp_res_2_reg_2731_pp0_iter6_reg;
        exp_res_2_reg_2731_pp0_iter8_reg <= exp_res_2_reg_2731_pp0_iter7_reg;
        exp_res_3_reg_2740_pp0_iter4_reg <= exp_res_3_reg_2740;
        exp_res_3_reg_2740_pp0_iter5_reg <= exp_res_3_reg_2740_pp0_iter4_reg;
        exp_res_3_reg_2740_pp0_iter6_reg <= exp_res_3_reg_2740_pp0_iter5_reg;
        exp_res_3_reg_2740_pp0_iter7_reg <= exp_res_3_reg_2740_pp0_iter6_reg;
        exp_res_3_reg_2740_pp0_iter8_reg <= exp_res_3_reg_2740_pp0_iter7_reg;
        exp_res_4_reg_2749_pp0_iter4_reg <= exp_res_4_reg_2749;
        exp_res_4_reg_2749_pp0_iter5_reg <= exp_res_4_reg_2749_pp0_iter4_reg;
        exp_res_4_reg_2749_pp0_iter6_reg <= exp_res_4_reg_2749_pp0_iter5_reg;
        exp_res_4_reg_2749_pp0_iter7_reg <= exp_res_4_reg_2749_pp0_iter6_reg;
        exp_res_4_reg_2749_pp0_iter8_reg <= exp_res_4_reg_2749_pp0_iter7_reg;
        exp_res_5_reg_2758_pp0_iter4_reg <= exp_res_5_reg_2758;
        exp_res_5_reg_2758_pp0_iter5_reg <= exp_res_5_reg_2758_pp0_iter4_reg;
        exp_res_5_reg_2758_pp0_iter6_reg <= exp_res_5_reg_2758_pp0_iter5_reg;
        exp_res_5_reg_2758_pp0_iter7_reg <= exp_res_5_reg_2758_pp0_iter6_reg;
        exp_res_5_reg_2758_pp0_iter8_reg <= exp_res_5_reg_2758_pp0_iter7_reg;
        exp_res_6_reg_2767_pp0_iter4_reg <= exp_res_6_reg_2767;
        exp_res_6_reg_2767_pp0_iter5_reg <= exp_res_6_reg_2767_pp0_iter4_reg;
        exp_res_6_reg_2767_pp0_iter6_reg <= exp_res_6_reg_2767_pp0_iter5_reg;
        exp_res_6_reg_2767_pp0_iter7_reg <= exp_res_6_reg_2767_pp0_iter6_reg;
        exp_res_6_reg_2767_pp0_iter8_reg <= exp_res_6_reg_2767_pp0_iter7_reg;
        exp_res_7_reg_2776_pp0_iter4_reg <= exp_res_7_reg_2776;
        exp_res_7_reg_2776_pp0_iter5_reg <= exp_res_7_reg_2776_pp0_iter4_reg;
        exp_res_7_reg_2776_pp0_iter6_reg <= exp_res_7_reg_2776_pp0_iter5_reg;
        exp_res_7_reg_2776_pp0_iter7_reg <= exp_res_7_reg_2776_pp0_iter6_reg;
        exp_res_7_reg_2776_pp0_iter8_reg <= exp_res_7_reg_2776_pp0_iter7_reg;
        exp_res_8_reg_2785_pp0_iter4_reg <= exp_res_8_reg_2785;
        exp_res_8_reg_2785_pp0_iter5_reg <= exp_res_8_reg_2785_pp0_iter4_reg;
        exp_res_8_reg_2785_pp0_iter6_reg <= exp_res_8_reg_2785_pp0_iter5_reg;
        exp_res_8_reg_2785_pp0_iter7_reg <= exp_res_8_reg_2785_pp0_iter6_reg;
        exp_res_8_reg_2785_pp0_iter8_reg <= exp_res_8_reg_2785_pp0_iter7_reg;
        exp_res_9_reg_2794_pp0_iter4_reg <= exp_res_9_reg_2794;
        exp_res_9_reg_2794_pp0_iter5_reg <= exp_res_9_reg_2794_pp0_iter4_reg;
        exp_res_9_reg_2794_pp0_iter6_reg <= exp_res_9_reg_2794_pp0_iter5_reg;
        exp_res_9_reg_2794_pp0_iter7_reg <= exp_res_9_reg_2794_pp0_iter6_reg;
        exp_res_9_reg_2794_pp0_iter8_reg <= exp_res_9_reg_2794_pp0_iter7_reg;
        exp_res_reg_2713_pp0_iter4_reg <= exp_res_reg_2713;
        exp_res_reg_2713_pp0_iter5_reg <= exp_res_reg_2713_pp0_iter4_reg;
        exp_res_reg_2713_pp0_iter6_reg <= exp_res_reg_2713_pp0_iter5_reg;
        exp_res_reg_2713_pp0_iter7_reg <= exp_res_reg_2713_pp0_iter6_reg;
        exp_res_reg_2713_pp0_iter8_reg <= exp_res_reg_2713_pp0_iter7_reg;
        inv_exp_sum_reg_2901 <= invert_table_q0;
        select_ln50_5_reg_2891 <= select_ln50_5_fu_2169_p3;
        tmp_47_reg_2862 <= add_ln50_1_fu_1981_p2[32'd18];
        tmp_48_reg_2868 <= add_ln50_fu_1975_p2[32'd17];
        tmp_49_reg_2879 <= add_ln50_3_fu_2017_p2[32'd18];
        tmp_50_reg_2885 <= add_ln50_2_fu_2011_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_val_read_reg_2599 <= data_0_val;
        data_0_val_read_reg_2599_pp0_iter1_reg <= data_0_val_read_reg_2599;
        data_10_val_read_reg_2549 <= data_10_val;
        data_10_val_read_reg_2549_pp0_iter1_reg <= data_10_val_read_reg_2549;
        data_11_val_read_reg_2544 <= data_11_val;
        data_11_val_read_reg_2544_pp0_iter1_reg <= data_11_val_read_reg_2544;
        data_12_val_read_reg_2539 <= data_12_val;
        data_12_val_read_reg_2539_pp0_iter1_reg <= data_12_val_read_reg_2539;
        data_13_val_read_reg_2534 <= data_13_val;
        data_13_val_read_reg_2534_pp0_iter1_reg <= data_13_val_read_reg_2534;
        data_14_val_read_reg_2529 <= data_14_val;
        data_14_val_read_reg_2529_pp0_iter1_reg <= data_14_val_read_reg_2529;
        data_15_val_read_reg_2524 <= data_15_val;
        data_15_val_read_reg_2524_pp0_iter1_reg <= data_15_val_read_reg_2524;
        data_1_val_read_reg_2594 <= data_1_val;
        data_1_val_read_reg_2594_pp0_iter1_reg <= data_1_val_read_reg_2594;
        data_2_val_read_reg_2589 <= data_2_val;
        data_2_val_read_reg_2589_pp0_iter1_reg <= data_2_val_read_reg_2589;
        data_3_val_read_reg_2584 <= data_3_val;
        data_3_val_read_reg_2584_pp0_iter1_reg <= data_3_val_read_reg_2584;
        data_4_val_read_reg_2579 <= data_4_val;
        data_4_val_read_reg_2579_pp0_iter1_reg <= data_4_val_read_reg_2579;
        data_5_val_read_reg_2574 <= data_5_val;
        data_5_val_read_reg_2574_pp0_iter1_reg <= data_5_val_read_reg_2574;
        data_6_val_read_reg_2569 <= data_6_val;
        data_6_val_read_reg_2569_pp0_iter1_reg <= data_6_val_read_reg_2569;
        data_7_val_read_reg_2564 <= data_7_val;
        data_7_val_read_reg_2564_pp0_iter1_reg <= data_7_val_read_reg_2564;
        data_8_val_read_reg_2559 <= data_8_val;
        data_8_val_read_reg_2559_pp0_iter1_reg <= data_8_val_read_reg_2559;
        data_9_val_read_reg_2554 <= data_9_val;
        data_9_val_read_reg_2554_pp0_iter1_reg <= data_9_val_read_reg_2554;
        select_ln65_12_reg_2622 <= select_ln65_12_fu_720_p3;
        select_ln65_2_reg_2604 <= select_ln65_2_fu_540_p3;
        select_ln65_5_reg_2610 <= select_ln65_5_fu_600_p3;
        select_ln65_9_reg_2616 <= select_ln65_9_fu_660_p3;
        x_max_reg_2628 <= x_max_fu_772_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_res_10_reg_2803 <= exp_table_q5;
        exp_res_11_reg_2812 <= exp_table_q4;
        exp_res_12_reg_2821 <= exp_table_q3;
        exp_res_13_reg_2830 <= exp_table_q2;
        exp_res_14_reg_2839 <= exp_table_q1;
        exp_res_15_reg_2848 <= exp_table_q0;
        exp_res_1_reg_2722 <= exp_table_q14;
        exp_res_2_reg_2731 <= exp_table_q13;
        exp_res_3_reg_2740 <= exp_table_q12;
        exp_res_4_reg_2749 <= exp_table_q11;
        exp_res_5_reg_2758 <= exp_table_q10;
        exp_res_6_reg_2767 <= exp_table_q9;
        exp_res_7_reg_2776 <= exp_table_q8;
        exp_res_8_reg_2785 <= exp_table_q7;
        exp_res_9_reg_2794 <= exp_table_q6;
        exp_res_reg_2713 <= exp_table_q15;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce0_local = 1'b1;
    end else begin
        exp_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce10_local = 1'b1;
    end else begin
        exp_table_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce11_local = 1'b1;
    end else begin
        exp_table_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce12_local = 1'b1;
    end else begin
        exp_table_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce13_local = 1'b1;
    end else begin
        exp_table_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce14_local = 1'b1;
    end else begin
        exp_table_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce15_local = 1'b1;
    end else begin
        exp_table_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce1_local = 1'b1;
    end else begin
        exp_table_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce2_local = 1'b1;
    end else begin
        exp_table_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce3_local = 1'b1;
    end else begin
        exp_table_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce4_local = 1'b1;
    end else begin
        exp_table_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce5_local = 1'b1;
    end else begin
        exp_table_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce6_local = 1'b1;
    end else begin
        exp_table_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce7_local = 1'b1;
    end else begin
        exp_table_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce8_local = 1'b1;
    end else begin
        exp_table_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        exp_table_ce9_local = 1'b1;
    end else begin
        exp_table_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp297) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp298) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp299) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp300) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_ce))) begin
        invert_table_ce0_local = 1'b1;
    end else begin
        invert_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln50_1_fu_1981_p2 = ($signed(sext_ln50_1_fu_1971_p1) + $signed(sext_ln50_fu_1967_p1));

assign add_ln50_2_fu_2011_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return;

assign add_ln50_2_fu_2011_p1 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return;

assign add_ln50_2_fu_2011_p2 = ($signed(add_ln50_2_fu_2011_p0) + $signed(add_ln50_2_fu_2011_p1));

assign add_ln50_3_fu_2017_p2 = ($signed(sext_ln50_3_fu_2007_p1) + $signed(sext_ln50_2_fu_2003_p1));

assign add_ln50_4_fu_2105_p2 = ($signed(select_ln50_3_fu_2090_p3) + $signed(select_ln50_1_fu_2061_p3));

assign add_ln50_5_fu_2111_p2 = ($signed(sext_ln50_5_fu_2101_p1) + $signed(sext_ln50_4_fu_2097_p1));

assign add_ln50_fu_1975_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return;

assign add_ln50_fu_1975_p1 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return;

assign add_ln50_fu_1975_p2 = ($signed(add_ln50_fu_1975_p0) + $signed(add_ln50_fu_1975_p1));

assign and_ln245_10_fu_1244_p2 = (xor_ln245_20_fu_1238_p2 & tmp_21_fu_1230_p3);

assign and_ln245_11_fu_1287_p2 = (xor_ln245_22_fu_1281_p2 & tmp_23_fu_1273_p3);

assign and_ln245_12_fu_1330_p2 = (xor_ln245_24_fu_1324_p2 & tmp_25_fu_1316_p3);

assign and_ln245_13_fu_1373_p2 = (xor_ln245_26_fu_1367_p2 & tmp_27_fu_1359_p3);

assign and_ln245_14_fu_1416_p2 = (xor_ln245_28_fu_1410_p2 & tmp_29_fu_1402_p3);

assign and_ln245_15_fu_1459_p2 = (xor_ln245_30_fu_1453_p2 & tmp_31_fu_1445_p3);

assign and_ln245_1_fu_857_p2 = (xor_ln245_2_fu_851_p2 & tmp_3_fu_843_p3);

assign and_ln245_2_fu_900_p2 = (xor_ln245_4_fu_894_p2 & tmp_5_fu_886_p3);

assign and_ln245_3_fu_943_p2 = (xor_ln245_6_fu_937_p2 & tmp_7_fu_929_p3);

assign and_ln245_4_fu_986_p2 = (xor_ln245_8_fu_980_p2 & tmp_9_fu_972_p3);

assign and_ln245_5_fu_1029_p2 = (xor_ln245_10_fu_1023_p2 & tmp_11_fu_1015_p3);

assign and_ln245_6_fu_1072_p2 = (xor_ln245_12_fu_1066_p2 & tmp_13_fu_1058_p3);

assign and_ln245_7_fu_1115_p2 = (xor_ln245_14_fu_1109_p2 & tmp_15_fu_1101_p3);

assign and_ln245_8_fu_1158_p2 = (xor_ln245_16_fu_1152_p2 & tmp_17_fu_1144_p3);

assign and_ln245_9_fu_1201_p2 = (xor_ln245_18_fu_1195_p2 & tmp_19_fu_1187_p3);

assign and_ln245_fu_814_p2 = (xor_ln245_fu_808_p2 & tmp_1_fu_800_p3);

assign and_ln50_1_fu_2073_p2 = (xor_ln50_2_fu_2068_p2 & tmp_50_reg_2885);

assign and_ln50_2_fu_2139_p2 = (xor_ln50_4_fu_2133_p2 & tmp_52_fu_2125_p3);

assign and_ln50_fu_2044_p2 = (xor_ln50_fu_2039_p2 & tmp_48_reg_2868);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp297 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp298 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp299 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp300 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp297 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp298 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp299 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp300 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{trunc_ln268_14_fu_2478_p4}, {trunc_ln268_13_fu_2459_p4}}, {trunc_ln268_12_fu_2440_p4}}, {trunc_ln268_11_fu_2421_p4}}, {trunc_ln268_10_fu_2402_p4}}, {trunc_ln268_s_fu_2383_p4}}, {trunc_ln268_9_fu_2364_p4}}, {trunc_ln268_8_fu_2345_p4}}, {trunc_ln268_7_fu_2326_p4}}, {trunc_ln268_6_fu_2307_p4}}, {trunc_ln268_5_fu_2288_p4}}, {trunc_ln268_4_fu_2269_p4}}, {trunc_ln268_3_fu_2250_p4}}, {trunc_ln268_2_fu_2231_p4}}, {trunc_ln268_1_fu_2212_p4}}, {trunc_ln_fu_2193_p4}};

assign conv36_i_fu_780_p1 = $signed(x_max_reg_2628);

assign exp_table_address0 = zext_ln255_15_fu_1962_p1;

assign exp_table_address1 = zext_ln255_14_fu_1931_p1;

assign exp_table_address10 = zext_ln255_5_fu_1652_p1;

assign exp_table_address11 = zext_ln255_4_fu_1621_p1;

assign exp_table_address12 = zext_ln255_3_fu_1590_p1;

assign exp_table_address13 = zext_ln255_2_fu_1559_p1;

assign exp_table_address14 = zext_ln255_1_fu_1528_p1;

assign exp_table_address15 = zext_ln255_fu_1497_p1;

assign exp_table_address2 = zext_ln255_13_fu_1900_p1;

assign exp_table_address3 = zext_ln255_12_fu_1869_p1;

assign exp_table_address4 = zext_ln255_11_fu_1838_p1;

assign exp_table_address5 = zext_ln255_10_fu_1807_p1;

assign exp_table_address6 = zext_ln255_9_fu_1776_p1;

assign exp_table_address7 = zext_ln255_8_fu_1745_p1;

assign exp_table_address8 = zext_ln255_7_fu_1714_p1;

assign exp_table_address9 = zext_ln255_6_fu_1683_p1;

assign grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg;

assign grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg;

assign grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg;

assign grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg;

assign icmp_ln65_10_fu_668_p0 = data_12_val;

assign icmp_ln65_10_fu_668_p1 = data_13_val;

assign icmp_ln65_10_fu_668_p2 = (($signed(icmp_ln65_10_fu_668_p0) < $signed(icmp_ln65_10_fu_668_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_11_fu_688_p0 = data_14_val;

assign icmp_ln65_11_fu_688_p1 = data_15_val;

assign icmp_ln65_11_fu_688_p2 = (($signed(icmp_ln65_11_fu_688_p0) < $signed(icmp_ln65_11_fu_688_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_12_fu_708_p2 = (($signed(select_ln65_10_fu_680_p3) < $signed(select_ln65_11_fu_700_p3)) ? 1'b1 : 1'b0);

assign icmp_ln65_13_fu_744_p2 = (($signed(select_ln65_9_reg_2616) < $signed(select_ln65_12_reg_2622)) ? 1'b1 : 1'b0);

assign icmp_ln65_14_fu_760_p2 = (($signed(select_ln65_6_fu_738_p3) < $signed(select_ln65_13_fu_754_p3)) ? 1'b1 : 1'b0);

assign icmp_ln65_1_fu_508_p0 = data_2_val;

assign icmp_ln65_1_fu_508_p1 = data_3_val;

assign icmp_ln65_1_fu_508_p2 = (($signed(icmp_ln65_1_fu_508_p0) < $signed(icmp_ln65_1_fu_508_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_2_fu_528_p2 = (($signed(select_ln65_fu_500_p3) < $signed(select_ln65_1_fu_520_p3)) ? 1'b1 : 1'b0);

assign icmp_ln65_3_fu_548_p0 = data_4_val;

assign icmp_ln65_3_fu_548_p1 = data_5_val;

assign icmp_ln65_3_fu_548_p2 = (($signed(icmp_ln65_3_fu_548_p0) < $signed(icmp_ln65_3_fu_548_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_4_fu_568_p0 = data_6_val;

assign icmp_ln65_4_fu_568_p1 = data_7_val;

assign icmp_ln65_4_fu_568_p2 = (($signed(icmp_ln65_4_fu_568_p0) < $signed(icmp_ln65_4_fu_568_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_5_fu_588_p2 = (($signed(select_ln65_3_fu_560_p3) < $signed(select_ln65_4_fu_580_p3)) ? 1'b1 : 1'b0);

assign icmp_ln65_6_fu_728_p2 = (($signed(select_ln65_2_reg_2604) < $signed(select_ln65_5_reg_2610)) ? 1'b1 : 1'b0);

assign icmp_ln65_7_fu_608_p0 = data_8_val;

assign icmp_ln65_7_fu_608_p1 = data_9_val;

assign icmp_ln65_7_fu_608_p2 = (($signed(icmp_ln65_7_fu_608_p0) < $signed(icmp_ln65_7_fu_608_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_8_fu_628_p0 = data_10_val;

assign icmp_ln65_8_fu_628_p1 = data_11_val;

assign icmp_ln65_8_fu_628_p2 = (($signed(icmp_ln65_8_fu_628_p0) < $signed(icmp_ln65_8_fu_628_p1)) ? 1'b1 : 1'b0);

assign icmp_ln65_9_fu_648_p2 = (($signed(select_ln65_7_fu_620_p3) < $signed(select_ln65_8_fu_640_p3)) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_488_p0 = data_0_val;

assign icmp_ln65_fu_488_p1 = data_1_val;

assign icmp_ln65_fu_488_p2 = (($signed(icmp_ln65_fu_488_p0) < $signed(icmp_ln65_fu_488_p1)) ? 1'b1 : 1'b0);

assign invert_table_address0 = zext_ln265_fu_2177_p1;

assign mul_ln268_10_fu_2377_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_10_fu_2377_p1 = mul_ln268_10_fu_2377_p10;

assign mul_ln268_10_fu_2377_p10 = exp_res_10_reg_2803_pp0_iter8_reg;

assign mul_ln268_11_fu_2396_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_11_fu_2396_p1 = mul_ln268_11_fu_2396_p10;

assign mul_ln268_11_fu_2396_p10 = exp_res_11_reg_2812_pp0_iter8_reg;

assign mul_ln268_12_fu_2415_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_12_fu_2415_p1 = mul_ln268_12_fu_2415_p10;

assign mul_ln268_12_fu_2415_p10 = exp_res_12_reg_2821_pp0_iter8_reg;

assign mul_ln268_13_fu_2434_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_13_fu_2434_p1 = mul_ln268_13_fu_2434_p10;

assign mul_ln268_13_fu_2434_p10 = exp_res_13_reg_2830_pp0_iter8_reg;

assign mul_ln268_14_fu_2453_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_14_fu_2453_p1 = mul_ln268_14_fu_2453_p10;

assign mul_ln268_14_fu_2453_p10 = exp_res_14_reg_2839_pp0_iter8_reg;

assign mul_ln268_15_fu_2472_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_15_fu_2472_p1 = mul_ln268_15_fu_2472_p10;

assign mul_ln268_15_fu_2472_p10 = exp_res_15_reg_2848_pp0_iter8_reg;

assign mul_ln268_1_fu_2206_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_1_fu_2206_p1 = mul_ln268_1_fu_2206_p10;

assign mul_ln268_1_fu_2206_p10 = exp_res_1_reg_2722_pp0_iter8_reg;

assign mul_ln268_2_fu_2225_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_2_fu_2225_p1 = mul_ln268_2_fu_2225_p10;

assign mul_ln268_2_fu_2225_p10 = exp_res_2_reg_2731_pp0_iter8_reg;

assign mul_ln268_3_fu_2244_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_3_fu_2244_p1 = mul_ln268_3_fu_2244_p10;

assign mul_ln268_3_fu_2244_p10 = exp_res_3_reg_2740_pp0_iter8_reg;

assign mul_ln268_4_fu_2263_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_4_fu_2263_p1 = mul_ln268_4_fu_2263_p10;

assign mul_ln268_4_fu_2263_p10 = exp_res_4_reg_2749_pp0_iter8_reg;

assign mul_ln268_5_fu_2282_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_5_fu_2282_p1 = mul_ln268_5_fu_2282_p10;

assign mul_ln268_5_fu_2282_p10 = exp_res_5_reg_2758_pp0_iter8_reg;

assign mul_ln268_6_fu_2301_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_6_fu_2301_p1 = mul_ln268_6_fu_2301_p10;

assign mul_ln268_6_fu_2301_p10 = exp_res_6_reg_2767_pp0_iter8_reg;

assign mul_ln268_7_fu_2320_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_7_fu_2320_p1 = mul_ln268_7_fu_2320_p10;

assign mul_ln268_7_fu_2320_p10 = exp_res_7_reg_2776_pp0_iter8_reg;

assign mul_ln268_8_fu_2339_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_8_fu_2339_p1 = mul_ln268_8_fu_2339_p10;

assign mul_ln268_8_fu_2339_p10 = exp_res_8_reg_2785_pp0_iter8_reg;

assign mul_ln268_9_fu_2358_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_9_fu_2358_p1 = mul_ln268_9_fu_2358_p10;

assign mul_ln268_9_fu_2358_p10 = exp_res_9_reg_2794_pp0_iter8_reg;

assign mul_ln268_fu_2187_p0 = sext_ln268_fu_2181_p1;

assign mul_ln268_fu_2187_p1 = mul_ln268_fu_2187_p10;

assign mul_ln268_fu_2187_p10 = exp_res_reg_2713_pp0_iter8_reg;

assign select_ln245_10_fu_1626_p3 = ((and_ln245_5_fu_1029_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_11_fu_1644_p3 = ((xor_ln245_11_fu_1035_p2[0:0] == 1'b1) ? select_ln245_10_fu_1626_p3 : tmp_36_fu_1634_p4);

assign select_ln245_12_fu_1657_p3 = ((and_ln245_6_fu_1072_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_13_fu_1675_p3 = ((xor_ln245_13_fu_1078_p2[0:0] == 1'b1) ? select_ln245_12_fu_1657_p3 : tmp_37_fu_1665_p4);

assign select_ln245_14_fu_1688_p3 = ((and_ln245_7_fu_1115_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_15_fu_1706_p3 = ((xor_ln245_15_fu_1121_p2[0:0] == 1'b1) ? select_ln245_14_fu_1688_p3 : tmp_38_fu_1696_p4);

assign select_ln245_16_fu_1719_p3 = ((and_ln245_8_fu_1158_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_17_fu_1737_p3 = ((xor_ln245_17_fu_1164_p2[0:0] == 1'b1) ? select_ln245_16_fu_1719_p3 : tmp_39_fu_1727_p4);

assign select_ln245_18_fu_1750_p3 = ((and_ln245_9_fu_1201_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_19_fu_1768_p3 = ((xor_ln245_19_fu_1207_p2[0:0] == 1'b1) ? select_ln245_18_fu_1750_p3 : tmp_40_fu_1758_p4);

assign select_ln245_1_fu_1489_p3 = ((xor_ln245_1_fu_820_p2[0:0] == 1'b1) ? select_ln245_fu_1471_p3 : tmp_s_fu_1479_p4);

assign select_ln245_20_fu_1781_p3 = ((and_ln245_10_fu_1244_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_21_fu_1799_p3 = ((xor_ln245_21_fu_1250_p2[0:0] == 1'b1) ? select_ln245_20_fu_1781_p3 : tmp_41_fu_1789_p4);

assign select_ln245_22_fu_1812_p3 = ((and_ln245_11_fu_1287_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_23_fu_1830_p3 = ((xor_ln245_23_fu_1293_p2[0:0] == 1'b1) ? select_ln245_22_fu_1812_p3 : tmp_42_fu_1820_p4);

assign select_ln245_24_fu_1843_p3 = ((and_ln245_12_fu_1330_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_25_fu_1861_p3 = ((xor_ln245_25_fu_1336_p2[0:0] == 1'b1) ? select_ln245_24_fu_1843_p3 : tmp_43_fu_1851_p4);

assign select_ln245_26_fu_1874_p3 = ((and_ln245_13_fu_1373_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_27_fu_1892_p3 = ((xor_ln245_27_fu_1379_p2[0:0] == 1'b1) ? select_ln245_26_fu_1874_p3 : tmp_44_fu_1882_p4);

assign select_ln245_28_fu_1905_p3 = ((and_ln245_14_fu_1416_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_29_fu_1923_p3 = ((xor_ln245_29_fu_1422_p2[0:0] == 1'b1) ? select_ln245_28_fu_1905_p3 : tmp_45_fu_1913_p4);

assign select_ln245_2_fu_1502_p3 = ((and_ln245_1_fu_857_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_30_fu_1936_p3 = ((and_ln245_15_fu_1459_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_31_fu_1954_p3 = ((xor_ln245_31_fu_1465_p2[0:0] == 1'b1) ? select_ln245_30_fu_1936_p3 : tmp_46_fu_1944_p4);

assign select_ln245_3_fu_1520_p3 = ((xor_ln245_3_fu_863_p2[0:0] == 1'b1) ? select_ln245_2_fu_1502_p3 : tmp_32_fu_1510_p4);

assign select_ln245_4_fu_1533_p3 = ((and_ln245_2_fu_900_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_5_fu_1551_p3 = ((xor_ln245_5_fu_906_p2[0:0] == 1'b1) ? select_ln245_4_fu_1533_p3 : tmp_33_fu_1541_p4);

assign select_ln245_6_fu_1564_p3 = ((and_ln245_3_fu_943_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_7_fu_1582_p3 = ((xor_ln245_7_fu_949_p2[0:0] == 1'b1) ? select_ln245_6_fu_1564_p3 : tmp_34_fu_1572_p4);

assign select_ln245_8_fu_1595_p3 = ((and_ln245_4_fu_986_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln245_9_fu_1613_p3 = ((xor_ln245_9_fu_992_p2[0:0] == 1'b1) ? select_ln245_8_fu_1595_p3 : tmp_35_fu_1603_p4);

assign select_ln245_fu_1471_p3 = ((and_ln245_fu_814_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln50_1_fu_2061_p3 = ((xor_ln50_1_fu_2049_p2[0:0] == 1'b1) ? select_ln50_fu_2053_p3 : add_ln50_reg_2857);

assign select_ln50_2_fu_2082_p3 = ((and_ln50_1_fu_2073_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln50_3_fu_2090_p3 = ((xor_ln50_3_fu_2078_p2[0:0] == 1'b1) ? select_ln50_2_fu_2082_p3 : add_ln50_2_reg_2874);

assign select_ln50_4_fu_2151_p3 = ((and_ln50_2_fu_2139_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln50_5_fu_2169_p3 = ((xor_ln50_5_fu_2145_p2[0:0] == 1'b1) ? select_ln50_4_fu_2151_p3 : tmp_53_fu_2159_p4);

assign select_ln50_fu_2053_p3 = ((and_ln50_fu_2044_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln65_10_fu_680_p1 = data_12_val;

assign select_ln65_10_fu_680_p2 = data_13_val;

assign select_ln65_10_fu_680_p3 = ((xor_ln65_10_fu_674_p2[0:0] == 1'b1) ? select_ln65_10_fu_680_p1 : select_ln65_10_fu_680_p2);

assign select_ln65_11_fu_700_p1 = data_14_val;

assign select_ln65_11_fu_700_p2 = data_15_val;

assign select_ln65_11_fu_700_p3 = ((xor_ln65_11_fu_694_p2[0:0] == 1'b1) ? select_ln65_11_fu_700_p1 : select_ln65_11_fu_700_p2);

assign select_ln65_12_fu_720_p3 = ((xor_ln65_12_fu_714_p2[0:0] == 1'b1) ? select_ln65_10_fu_680_p3 : select_ln65_11_fu_700_p3);

assign select_ln65_13_fu_754_p3 = ((xor_ln65_13_fu_748_p2[0:0] == 1'b1) ? select_ln65_9_reg_2616 : select_ln65_12_reg_2622);

assign select_ln65_1_fu_520_p1 = data_2_val;

assign select_ln65_1_fu_520_p2 = data_3_val;

assign select_ln65_1_fu_520_p3 = ((xor_ln65_1_fu_514_p2[0:0] == 1'b1) ? select_ln65_1_fu_520_p1 : select_ln65_1_fu_520_p2);

assign select_ln65_2_fu_540_p3 = ((xor_ln65_2_fu_534_p2[0:0] == 1'b1) ? select_ln65_fu_500_p3 : select_ln65_1_fu_520_p3);

assign select_ln65_3_fu_560_p1 = data_4_val;

assign select_ln65_3_fu_560_p2 = data_5_val;

assign select_ln65_3_fu_560_p3 = ((xor_ln65_3_fu_554_p2[0:0] == 1'b1) ? select_ln65_3_fu_560_p1 : select_ln65_3_fu_560_p2);

assign select_ln65_4_fu_580_p1 = data_6_val;

assign select_ln65_4_fu_580_p2 = data_7_val;

assign select_ln65_4_fu_580_p3 = ((xor_ln65_4_fu_574_p2[0:0] == 1'b1) ? select_ln65_4_fu_580_p1 : select_ln65_4_fu_580_p2);

assign select_ln65_5_fu_600_p3 = ((xor_ln65_5_fu_594_p2[0:0] == 1'b1) ? select_ln65_3_fu_560_p3 : select_ln65_4_fu_580_p3);

assign select_ln65_6_fu_738_p3 = ((xor_ln65_6_fu_732_p2[0:0] == 1'b1) ? select_ln65_2_reg_2604 : select_ln65_5_reg_2610);

assign select_ln65_7_fu_620_p1 = data_8_val;

assign select_ln65_7_fu_620_p2 = data_9_val;

assign select_ln65_7_fu_620_p3 = ((xor_ln65_7_fu_614_p2[0:0] == 1'b1) ? select_ln65_7_fu_620_p1 : select_ln65_7_fu_620_p2);

assign select_ln65_8_fu_640_p1 = data_10_val;

assign select_ln65_8_fu_640_p2 = data_11_val;

assign select_ln65_8_fu_640_p3 = ((xor_ln65_8_fu_634_p2[0:0] == 1'b1) ? select_ln65_8_fu_640_p1 : select_ln65_8_fu_640_p2);

assign select_ln65_9_fu_660_p3 = ((xor_ln65_9_fu_654_p2[0:0] == 1'b1) ? select_ln65_7_fu_620_p3 : select_ln65_8_fu_640_p3);

assign select_ln65_fu_500_p1 = data_0_val;

assign select_ln65_fu_500_p2 = data_1_val;

assign select_ln65_fu_500_p3 = ((xor_ln65_fu_494_p2[0:0] == 1'b1) ? select_ln65_fu_500_p1 : select_ln65_fu_500_p2);

assign sext_ln245_10_fu_1213_p1 = data_10_val_read_reg_2549_pp0_iter1_reg;

assign sext_ln245_11_fu_1256_p1 = data_11_val_read_reg_2544_pp0_iter1_reg;

assign sext_ln245_12_fu_1299_p1 = data_12_val_read_reg_2539_pp0_iter1_reg;

assign sext_ln245_13_fu_1342_p1 = data_13_val_read_reg_2534_pp0_iter1_reg;

assign sext_ln245_14_fu_1385_p1 = data_14_val_read_reg_2529_pp0_iter1_reg;

assign sext_ln245_15_fu_1428_p1 = data_15_val_read_reg_2524_pp0_iter1_reg;

assign sext_ln245_1_fu_826_p1 = data_1_val_read_reg_2594_pp0_iter1_reg;

assign sext_ln245_2_fu_869_p1 = data_2_val_read_reg_2589_pp0_iter1_reg;

assign sext_ln245_3_fu_912_p1 = data_3_val_read_reg_2584_pp0_iter1_reg;

assign sext_ln245_4_fu_955_p1 = data_4_val_read_reg_2579_pp0_iter1_reg;

assign sext_ln245_5_fu_998_p1 = data_5_val_read_reg_2574_pp0_iter1_reg;

assign sext_ln245_6_fu_1041_p1 = data_6_val_read_reg_2569_pp0_iter1_reg;

assign sext_ln245_7_fu_1084_p1 = data_7_val_read_reg_2564_pp0_iter1_reg;

assign sext_ln245_8_fu_1127_p1 = data_8_val_read_reg_2559_pp0_iter1_reg;

assign sext_ln245_9_fu_1170_p1 = data_9_val_read_reg_2554_pp0_iter1_reg;

assign sext_ln245_fu_783_p1 = data_0_val_read_reg_2599_pp0_iter1_reg;

assign sext_ln268_fu_2181_p1 = $signed(inv_exp_sum_reg_2901);

assign sext_ln50_1_fu_1971_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return;

assign sext_ln50_1_fu_1971_p1 = sext_ln50_1_fu_1971_p0;

assign sext_ln50_2_fu_2003_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return;

assign sext_ln50_2_fu_2003_p1 = sext_ln50_2_fu_2003_p0;

assign sext_ln50_3_fu_2007_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return;

assign sext_ln50_3_fu_2007_p1 = sext_ln50_3_fu_2007_p0;

assign sext_ln50_4_fu_2097_p1 = select_ln50_1_fu_2061_p3;

assign sext_ln50_5_fu_2101_p1 = select_ln50_3_fu_2090_p3;

assign sext_ln50_fu_1967_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return;

assign sext_ln50_fu_1967_p1 = sext_ln50_fu_1967_p0;

assign sub_ln245_10_fu_1216_p2 = ($signed(sext_ln245_10_fu_1213_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_11_fu_1259_p2 = ($signed(sext_ln245_11_fu_1256_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_12_fu_1302_p2 = ($signed(sext_ln245_12_fu_1299_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_13_fu_1345_p2 = ($signed(sext_ln245_13_fu_1342_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_14_fu_1388_p2 = ($signed(sext_ln245_14_fu_1385_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_15_fu_1431_p2 = ($signed(sext_ln245_15_fu_1428_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_1_fu_829_p2 = ($signed(sext_ln245_1_fu_826_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_2_fu_872_p2 = ($signed(sext_ln245_2_fu_869_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_3_fu_915_p2 = ($signed(sext_ln245_3_fu_912_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_4_fu_958_p2 = ($signed(sext_ln245_4_fu_955_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_5_fu_1001_p2 = ($signed(sext_ln245_5_fu_998_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_6_fu_1044_p2 = ($signed(sext_ln245_6_fu_1041_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_7_fu_1087_p2 = ($signed(sext_ln245_7_fu_1084_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_8_fu_1130_p2 = ($signed(sext_ln245_8_fu_1127_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_9_fu_1173_p2 = ($signed(sext_ln245_9_fu_1170_p1) - $signed(conv36_i_fu_780_p1));

assign sub_ln245_fu_786_p2 = ($signed(sext_ln245_fu_783_p1) - $signed(conv36_i_fu_780_p1));

assign tmp_10_fu_1007_p3 = sub_ln245_5_fu_1001_p2[32'd16];

assign tmp_11_fu_1015_p3 = sub_ln245_5_fu_1001_p2[32'd15];

assign tmp_12_fu_1050_p3 = sub_ln245_6_fu_1044_p2[32'd16];

assign tmp_13_fu_1058_p3 = sub_ln245_6_fu_1044_p2[32'd15];

assign tmp_14_fu_1093_p3 = sub_ln245_7_fu_1087_p2[32'd16];

assign tmp_15_fu_1101_p3 = sub_ln245_7_fu_1087_p2[32'd15];

assign tmp_16_fu_1136_p3 = sub_ln245_8_fu_1130_p2[32'd16];

assign tmp_17_fu_1144_p3 = sub_ln245_8_fu_1130_p2[32'd15];

assign tmp_18_fu_1179_p3 = sub_ln245_9_fu_1173_p2[32'd16];

assign tmp_19_fu_1187_p3 = sub_ln245_9_fu_1173_p2[32'd15];

assign tmp_1_fu_800_p3 = sub_ln245_fu_786_p2[32'd15];

assign tmp_20_fu_1222_p3 = sub_ln245_10_fu_1216_p2[32'd16];

assign tmp_21_fu_1230_p3 = sub_ln245_10_fu_1216_p2[32'd15];

assign tmp_22_fu_1265_p3 = sub_ln245_11_fu_1259_p2[32'd16];

assign tmp_23_fu_1273_p3 = sub_ln245_11_fu_1259_p2[32'd15];

assign tmp_24_fu_1308_p3 = sub_ln245_12_fu_1302_p2[32'd16];

assign tmp_25_fu_1316_p3 = sub_ln245_12_fu_1302_p2[32'd15];

assign tmp_26_fu_1351_p3 = sub_ln245_13_fu_1345_p2[32'd16];

assign tmp_27_fu_1359_p3 = sub_ln245_13_fu_1345_p2[32'd15];

assign tmp_28_fu_1394_p3 = sub_ln245_14_fu_1388_p2[32'd16];

assign tmp_29_fu_1402_p3 = sub_ln245_14_fu_1388_p2[32'd15];

assign tmp_2_fu_835_p3 = sub_ln245_1_fu_829_p2[32'd16];

assign tmp_30_fu_1437_p3 = sub_ln245_15_fu_1431_p2[32'd16];

assign tmp_31_fu_1445_p3 = sub_ln245_15_fu_1431_p2[32'd15];

assign tmp_32_fu_1510_p4 = {{sub_ln245_1_fu_829_p2[15:6]}};

assign tmp_33_fu_1541_p4 = {{sub_ln245_2_fu_872_p2[15:6]}};

assign tmp_34_fu_1572_p4 = {{sub_ln245_3_fu_915_p2[15:6]}};

assign tmp_35_fu_1603_p4 = {{sub_ln245_4_fu_958_p2[15:6]}};

assign tmp_36_fu_1634_p4 = {{sub_ln245_5_fu_1001_p2[15:6]}};

assign tmp_37_fu_1665_p4 = {{sub_ln245_6_fu_1044_p2[15:6]}};

assign tmp_38_fu_1696_p4 = {{sub_ln245_7_fu_1087_p2[15:6]}};

assign tmp_39_fu_1727_p4 = {{sub_ln245_8_fu_1130_p2[15:6]}};

assign tmp_3_fu_843_p3 = sub_ln245_1_fu_829_p2[32'd15];

assign tmp_40_fu_1758_p4 = {{sub_ln245_9_fu_1173_p2[15:6]}};

assign tmp_41_fu_1789_p4 = {{sub_ln245_10_fu_1216_p2[15:6]}};

assign tmp_42_fu_1820_p4 = {{sub_ln245_11_fu_1259_p2[15:6]}};

assign tmp_43_fu_1851_p4 = {{sub_ln245_12_fu_1302_p2[15:6]}};

assign tmp_44_fu_1882_p4 = {{sub_ln245_13_fu_1345_p2[15:6]}};

assign tmp_45_fu_1913_p4 = {{sub_ln245_14_fu_1388_p2[15:6]}};

assign tmp_46_fu_1944_p4 = {{sub_ln245_15_fu_1431_p2[15:6]}};

assign tmp_4_fu_878_p3 = sub_ln245_2_fu_872_p2[32'd16];

assign tmp_51_fu_2117_p3 = add_ln50_5_fu_2111_p2[32'd18];

assign tmp_52_fu_2125_p3 = add_ln50_4_fu_2105_p2[32'd17];

assign tmp_53_fu_2159_p4 = {{add_ln50_4_fu_2105_p2[17:8]}};

assign tmp_5_fu_886_p3 = sub_ln245_2_fu_872_p2[32'd15];

assign tmp_6_fu_921_p3 = sub_ln245_3_fu_915_p2[32'd16];

assign tmp_7_fu_929_p3 = sub_ln245_3_fu_915_p2[32'd15];

assign tmp_8_fu_964_p3 = sub_ln245_4_fu_958_p2[32'd16];

assign tmp_9_fu_972_p3 = sub_ln245_4_fu_958_p2[32'd15];

assign tmp_fu_792_p3 = sub_ln245_fu_786_p2[32'd16];

assign tmp_s_fu_1479_p4 = {{sub_ln245_fu_786_p2[15:6]}};

assign trunc_ln268_10_fu_2402_p4 = {{mul_ln268_11_fu_2396_p2[25:10]}};

assign trunc_ln268_11_fu_2421_p4 = {{mul_ln268_12_fu_2415_p2[25:10]}};

assign trunc_ln268_12_fu_2440_p4 = {{mul_ln268_13_fu_2434_p2[25:10]}};

assign trunc_ln268_13_fu_2459_p4 = {{mul_ln268_14_fu_2453_p2[25:10]}};

assign trunc_ln268_14_fu_2478_p4 = {{mul_ln268_15_fu_2472_p2[25:10]}};

assign trunc_ln268_1_fu_2212_p4 = {{mul_ln268_1_fu_2206_p2[25:10]}};

assign trunc_ln268_2_fu_2231_p4 = {{mul_ln268_2_fu_2225_p2[25:10]}};

assign trunc_ln268_3_fu_2250_p4 = {{mul_ln268_3_fu_2244_p2[25:10]}};

assign trunc_ln268_4_fu_2269_p4 = {{mul_ln268_4_fu_2263_p2[25:10]}};

assign trunc_ln268_5_fu_2288_p4 = {{mul_ln268_5_fu_2282_p2[25:10]}};

assign trunc_ln268_6_fu_2307_p4 = {{mul_ln268_6_fu_2301_p2[25:10]}};

assign trunc_ln268_7_fu_2326_p4 = {{mul_ln268_7_fu_2320_p2[25:10]}};

assign trunc_ln268_8_fu_2345_p4 = {{mul_ln268_8_fu_2339_p2[25:10]}};

assign trunc_ln268_9_fu_2364_p4 = {{mul_ln268_9_fu_2358_p2[25:10]}};

assign trunc_ln268_s_fu_2383_p4 = {{mul_ln268_10_fu_2377_p2[25:10]}};

assign trunc_ln_fu_2193_p4 = {{mul_ln268_fu_2187_p2[25:10]}};

assign x_max_fu_772_p3 = ((xor_ln65_14_fu_766_p2[0:0] == 1'b1) ? select_ln65_6_fu_738_p3 : select_ln65_13_fu_754_p3);

assign xor_ln245_10_fu_1023_p2 = (tmp_10_fu_1007_p3 ^ 1'd1);

assign xor_ln245_11_fu_1035_p2 = (tmp_11_fu_1015_p3 ^ tmp_10_fu_1007_p3);

assign xor_ln245_12_fu_1066_p2 = (tmp_12_fu_1050_p3 ^ 1'd1);

assign xor_ln245_13_fu_1078_p2 = (tmp_13_fu_1058_p3 ^ tmp_12_fu_1050_p3);

assign xor_ln245_14_fu_1109_p2 = (tmp_14_fu_1093_p3 ^ 1'd1);

assign xor_ln245_15_fu_1121_p2 = (tmp_15_fu_1101_p3 ^ tmp_14_fu_1093_p3);

assign xor_ln245_16_fu_1152_p2 = (tmp_16_fu_1136_p3 ^ 1'd1);

assign xor_ln245_17_fu_1164_p2 = (tmp_17_fu_1144_p3 ^ tmp_16_fu_1136_p3);

assign xor_ln245_18_fu_1195_p2 = (tmp_18_fu_1179_p3 ^ 1'd1);

assign xor_ln245_19_fu_1207_p2 = (tmp_19_fu_1187_p3 ^ tmp_18_fu_1179_p3);

assign xor_ln245_1_fu_820_p2 = (tmp_fu_792_p3 ^ tmp_1_fu_800_p3);

assign xor_ln245_20_fu_1238_p2 = (tmp_20_fu_1222_p3 ^ 1'd1);

assign xor_ln245_21_fu_1250_p2 = (tmp_21_fu_1230_p3 ^ tmp_20_fu_1222_p3);

assign xor_ln245_22_fu_1281_p2 = (tmp_22_fu_1265_p3 ^ 1'd1);

assign xor_ln245_23_fu_1293_p2 = (tmp_23_fu_1273_p3 ^ tmp_22_fu_1265_p3);

assign xor_ln245_24_fu_1324_p2 = (tmp_24_fu_1308_p3 ^ 1'd1);

assign xor_ln245_25_fu_1336_p2 = (tmp_25_fu_1316_p3 ^ tmp_24_fu_1308_p3);

assign xor_ln245_26_fu_1367_p2 = (tmp_26_fu_1351_p3 ^ 1'd1);

assign xor_ln245_27_fu_1379_p2 = (tmp_27_fu_1359_p3 ^ tmp_26_fu_1351_p3);

assign xor_ln245_28_fu_1410_p2 = (tmp_28_fu_1394_p3 ^ 1'd1);

assign xor_ln245_29_fu_1422_p2 = (tmp_29_fu_1402_p3 ^ tmp_28_fu_1394_p3);

assign xor_ln245_2_fu_851_p2 = (tmp_2_fu_835_p3 ^ 1'd1);

assign xor_ln245_30_fu_1453_p2 = (tmp_30_fu_1437_p3 ^ 1'd1);

assign xor_ln245_31_fu_1465_p2 = (tmp_31_fu_1445_p3 ^ tmp_30_fu_1437_p3);

assign xor_ln245_3_fu_863_p2 = (tmp_3_fu_843_p3 ^ tmp_2_fu_835_p3);

assign xor_ln245_4_fu_894_p2 = (tmp_4_fu_878_p3 ^ 1'd1);

assign xor_ln245_5_fu_906_p2 = (tmp_5_fu_886_p3 ^ tmp_4_fu_878_p3);

assign xor_ln245_6_fu_937_p2 = (tmp_6_fu_921_p3 ^ 1'd1);

assign xor_ln245_7_fu_949_p2 = (tmp_7_fu_929_p3 ^ tmp_6_fu_921_p3);

assign xor_ln245_8_fu_980_p2 = (tmp_8_fu_964_p3 ^ 1'd1);

assign xor_ln245_9_fu_992_p2 = (tmp_9_fu_972_p3 ^ tmp_8_fu_964_p3);

assign xor_ln245_fu_808_p2 = (tmp_fu_792_p3 ^ 1'd1);

assign xor_ln50_1_fu_2049_p2 = (tmp_48_reg_2868 ^ tmp_47_reg_2862);

assign xor_ln50_2_fu_2068_p2 = (tmp_49_reg_2879 ^ 1'd1);

assign xor_ln50_3_fu_2078_p2 = (tmp_50_reg_2885 ^ tmp_49_reg_2879);

assign xor_ln50_4_fu_2133_p2 = (tmp_51_fu_2117_p3 ^ 1'd1);

assign xor_ln50_5_fu_2145_p2 = (tmp_52_fu_2125_p3 ^ tmp_51_fu_2117_p3);

assign xor_ln50_fu_2039_p2 = (tmp_47_reg_2862 ^ 1'd1);

assign xor_ln65_10_fu_674_p2 = (icmp_ln65_10_fu_668_p2 ^ 1'd1);

assign xor_ln65_11_fu_694_p2 = (icmp_ln65_11_fu_688_p2 ^ 1'd1);

assign xor_ln65_12_fu_714_p2 = (icmp_ln65_12_fu_708_p2 ^ 1'd1);

assign xor_ln65_13_fu_748_p2 = (icmp_ln65_13_fu_744_p2 ^ 1'd1);

assign xor_ln65_14_fu_766_p2 = (icmp_ln65_14_fu_760_p2 ^ 1'd1);

assign xor_ln65_1_fu_514_p2 = (icmp_ln65_1_fu_508_p2 ^ 1'd1);

assign xor_ln65_2_fu_534_p2 = (icmp_ln65_2_fu_528_p2 ^ 1'd1);

assign xor_ln65_3_fu_554_p2 = (icmp_ln65_3_fu_548_p2 ^ 1'd1);

assign xor_ln65_4_fu_574_p2 = (icmp_ln65_4_fu_568_p2 ^ 1'd1);

assign xor_ln65_5_fu_594_p2 = (icmp_ln65_5_fu_588_p2 ^ 1'd1);

assign xor_ln65_6_fu_732_p2 = (icmp_ln65_6_fu_728_p2 ^ 1'd1);

assign xor_ln65_7_fu_614_p2 = (icmp_ln65_7_fu_608_p2 ^ 1'd1);

assign xor_ln65_8_fu_634_p2 = (icmp_ln65_8_fu_628_p2 ^ 1'd1);

assign xor_ln65_9_fu_654_p2 = (icmp_ln65_9_fu_648_p2 ^ 1'd1);

assign xor_ln65_fu_494_p2 = (icmp_ln65_fu_488_p2 ^ 1'd1);

assign zext_ln255_10_fu_1807_p1 = select_ln245_21_fu_1799_p3;

assign zext_ln255_11_fu_1838_p1 = select_ln245_23_fu_1830_p3;

assign zext_ln255_12_fu_1869_p1 = select_ln245_25_fu_1861_p3;

assign zext_ln255_13_fu_1900_p1 = select_ln245_27_fu_1892_p3;

assign zext_ln255_14_fu_1931_p1 = select_ln245_29_fu_1923_p3;

assign zext_ln255_15_fu_1962_p1 = select_ln245_31_fu_1954_p3;

assign zext_ln255_1_fu_1528_p1 = select_ln245_3_fu_1520_p3;

assign zext_ln255_2_fu_1559_p1 = select_ln245_5_fu_1551_p3;

assign zext_ln255_3_fu_1590_p1 = select_ln245_7_fu_1582_p3;

assign zext_ln255_4_fu_1621_p1 = select_ln245_9_fu_1613_p3;

assign zext_ln255_5_fu_1652_p1 = select_ln245_11_fu_1644_p3;

assign zext_ln255_6_fu_1683_p1 = select_ln245_13_fu_1675_p3;

assign zext_ln255_7_fu_1714_p1 = select_ln245_15_fu_1706_p3;

assign zext_ln255_8_fu_1745_p1 = select_ln245_17_fu_1737_p3;

assign zext_ln255_9_fu_1776_p1 = select_ln245_19_fu_1768_p3;

assign zext_ln255_fu_1497_p1 = select_ln245_1_fu_1489_p3;

assign zext_ln265_fu_2177_p1 = select_ln50_5_reg_2891;

endmodule //decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
