<html xmlns="http://www.w3.org/1999/xhtml" xmlns:epub="http://www.idpf.org/2007/ops" lang="en" xml:lang="en">
<head>
<title>Index</title>
<meta content="text/html; charset=utf-8" http-equiv="default-style"/>
<link href="../styles/stylesheet.css" rel="stylesheet" type="text/css"/>
<meta content="urn:uuid:d7b1a4c0-49cb-46f7-b6a4-8fcfa081f00a" name="Adept.expected.resource"/>
</head>
<body epub:type="backmatter">
<section aria-labelledby="ind" epub:type="index" role="doc-index">
<header>
<h1 class="BMH" id="ind"><span aria-label=" Page 277. " epub:type="pagebreak" id="pg_277" role="doc-pagebreak"/><samp class="SANS_Dogma_OT_Bold_B_11">I</samp><samp class="SANS_Dogma_OT_Bold_B_11">NDEX</samp></h1>
</header>
<section aria-labelledby="sym">
<h2 class="IXA" id="sym"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">Symbols</samp></h2>
<ul class="ind">
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&amp;</samp> (AND, Verilog), <a href="chapter3.xhtml#pg_42">42</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp> or <samp class="SANS_TheSansMonoCd_W5Regular_11">:=</samp> (blocking assignment), <a href="chapter2.xhtml#pg_22">22</a>, <a href="chapter10.xhtml#pg_214">214</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">#</samp> (delay, Verilog), <a href="chapter5.xhtml#pg_76">76</a>, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">%f</samp> (formatter), <a href="chapter10.xhtml#pg_233">233</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&lt;</samp>, <samp class="SANS_TheSansMonoCd_W5Regular_11">&gt;</samp> (comparison), <a href="chapter6.xhtml#pg_122">122</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">{}</samp> (concatenation, Verilog), <a href="chapter6.xhtml#pg_101">101</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&amp;</samp> (concatenation, VHDL), <a href="chapter6.xhtml#pg_101">101</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&lt;=</samp> (non-blocking assignment), <a href="chapter4.xhtml#pg_54">54</a>, <a href="chapter10.xhtml#pg_214">214</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">|</samp> (OR, Verilog), <a href="chapter3.xhtml#pg_42">42</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&lt;&lt;</samp> (shift left, Verilog), <a href="chapter10.xhtml#pg_225">225</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">&gt;&gt;</samp> (shift right, Verilog), <a href="chapter10.xhtml#pg_226">226</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">?</samp> (ternary operator, Verilog), <a href="chapter6.xhtml#pg_93">93</a>, <a href="chapter8.xhtml#pg_178">178</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">^</samp> (XOR, Verilog), <a href="chapter3.xhtml#pg_42">42</a></li>
</ul>
</section>
<section aria-labelledby="alpA">
<h2 class="IXA" id="alpA"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">A</samp></h2>
<ul class="ind">
<li class="IX">Actel, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter1.xhtml#pg_5">5</a></li>
<li class="IX">addition, <a href="chapter10.xhtml#pg_215">215–219</a>, <a href="chapter10.xhtml#pg_232">232</a></li>
<li class="IX">Alchitry Cu, <a href="appendix_A.xhtml#pg_257">257</a></li>
<li class="IX">almost empty (AE), <a href="chapter6.xhtml#pg_118">118</a>, <a href="chapter7.xhtml#pg_145">145</a></li>
<li class="IX">almost full (AF), <a href="chapter6.xhtml#pg_118">118</a>, <a href="chapter7.xhtml#pg_145">145</a></li>
<li class="IX">Altera, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter5.xhtml#pg_69">69</a></li>
<li class="IX">ALU (arithmetic logic unit), <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">always</samp> block, <a href="chapter4.xhtml#pg_53">53</a>, <a href="chapter4.xhtml#pg_57">57</a></li>
<li class="IXS">one vs. two, <a href="chapter8.xhtml#pg_149">149–157</a></li>
<li class="IX">AMD, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_64">64</a>, <a href="chapter5.xhtml#pg_69">69</a>, <a href="chapter5.xhtml#pg_87">87</a>, <a href="chapter7.xhtml#pg_144">144</a>, <a href="chapter9.xhtml#pg_188">188–189</a>, <a href="chapter9.xhtml#pg_197">197</a>, <a href="chapter11.xhtml#pg_246">246</a>, <a href="appendix_A.xhtml#pg_256">256</a></li>
<li class="IX">analog-to-digital converter (ADC), <a href="chapter1.xhtml#pg_5">5</a>, <a href="chapter9.xhtml#pg_191">191</a>, <a href="chapter9.xhtml#pg_195">195</a>, <a href="chapter11.xhtml#pg_240">240</a></li>
<li class="IX">AND gate, <a href="chapter3.xhtml#pg_32">32</a>, <a href="chapter3.xhtml#pg_40">40–42</a>, <a href="chapter4.xhtml#pg_54">54</a>, <a href="chapter4.xhtml#pg_58">58</a>, <a href="chapter5.xhtml#pg_71">71</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">and</samp> keyword, <a href="chapter3.xhtml#pg_42">42</a></li>
<li class="IX">application-specific integrated circuits (ASICs), <a href="chapter1.xhtml#pg_7">7–8</a>, <a href="chapter5.xhtml#pg_89">89</a></li>
<li class="IX">arbiter, <a href="chapter7.xhtml#pg_127">127</a>, <a href="chapter10.xhtml#pg_228">228</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">architecture</samp> keyword, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX">Arduino, <a href="chapter1.xhtml#pg_5">5</a>, <a href="chapter2.xhtml#pg_16">16</a>, <a href="appendix_A.xhtml#pg_257">257</a></li>
<li class="IX">arithmetic logic unit (ALU), <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IX">artificial intelligence (AI), <a href="chapter1.xhtml#pg_4">4</a></li>
<li class="IX">ASCII, <a href="chapter6.xhtml#pg_97">97–98</a></li>
<li class="IX">assertions, <a href="chapter5.xhtml#pg_84">84</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">assert</samp> keyword, <a href="chapter5.xhtml#pg_85">85–86</a>, <a href="chapter7.xhtml#pg_128">128</a>, <a href="chapter8.xhtml#pg_157">157</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">assign</samp> keyword, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX">assignment operators</li>
<li class="IXS">blocking (<samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>, <samp class="SANS_TheSansMonoCd_W5Regular_11">:=</samp>), <a href="chapter2.xhtml#pg_22">22</a>, <a href="chapter10.xhtml#pg_214">214</a></li>
<li class="IXS">non-blocking (<samp class="SANS_TheSansMonoCd_W5Regular_11">&lt;=</samp>), <a href="chapter4.xhtml#pg_54">54</a>, <a href="chapter10.xhtml#pg_214">214</a></li>
<li class="IX">Atmel. <i>See</i> <a href="#ind5">Microchip Technology</a></li>
</ul>
</section>
<section aria-labelledby="alpB">
<h2 class="IXA" id="alpB"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">B</samp></h2>
<ul class="ind">
<li class="IX">bandwidth, <a href="chapter1.xhtml#pg_6">6</a>, <a href="chapter11.xhtml#pg_249">249</a></li>
<li class="IX">bank (pins), <a href="chapter11.xhtml#pg_242">242</a></li>
<li class="IX">bidirectional pin, <a href="chapter11.xhtml#pg_240">240</a></li>
<li class="IX">binary, <a href="chapter3.xhtml#pg_33">33</a>, <a href="chapter8.xhtml#pg_162">162</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">Binary_To_7Segment</samp> module, <a href="chapter8.xhtml#pg_161">161</a>, <a href="chapter8.xhtml#pg_169">169</a></li>
<li class="IX">Bitcoin, <a href="chapter1.xhtml#pg_8">8</a></li>
<li class="IX">black box, <a href="chapter5.xhtml#pg_68">68</a></li>
<li class="IX" id="ind1">block RAM, <a href="chapter6.xhtml#pg_115">115–116</a>, <a href="chapter9.xhtml#pg_186">186</a>, <a href="chapter9.xhtml#pg_188">188</a>, <a href="chapter9.xhtml#pg_191">191–194</a></li>
<li class="IXS">creation, <a href="chapter9.xhtml#pg_193">193</a></li>
<li class="IXS">error detection and correction, <a href="chapter9.xhtml#pg_193">193</a></li>
<li class="IXS">features and limitations, <a href="chapter9.xhtml#pg_192">192</a></li>
<li class="IXS">initializing, <a href="chapter7.xhtml#pg_128">128</a>, <a href="chapter9.xhtml#pg_193">193</a></li>
<li class="IXS">instantiation template, <a href="chapter9.xhtml#pg_186">186</a></li>
<li class="IXS">precalculated table, <a href="chapter10.xhtml#pg_227">227</a></li>
<li class="IXS">size, <a href="chapter9.xhtml#pg_192">192</a></li>
<li class="IX">Boolean algebra, <a href="chapter3.xhtml#pg_31">31–32</a>, <a href="chapter3.xhtml#pg_36">36–40</a></li>
<li class="IXS">on FPGA, <a href="chapter3.xhtml#pg_39">39</a></li>
<li class="IXS">order of operations, <a href="chapter3.xhtml#pg_36">36</a></li>
<li class="IXS">symbols, <a href="chapter3.xhtml#pg_36">36</a></li>
<li class="IX">bouncing of switch, <a href="chapter5.xhtml#pg_75">75</a></li>
<li class="IX">BRAM. <i>See</i> <a href="#ind1">block RAM</a></li>
<li class="IX">buffers, <a href="chapter11.xhtml#pg_238">238–239</a>, <a href="chapter11.xhtml#pg_246">246</a>, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IX">bugs, <a href="chapter5.xhtml#pg_67">67</a>, <a href="chapter5.xhtml#pg_89">89</a>, <a href="chapter6.xhtml#pg_117">117</a></li>
</ul>
</section>
<section aria-labelledby="alpC">
<h2 class="IXA" id="alpC"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">C</samp></h2>
<ul class="ind">
<li class="IX">career tips, <a href="appendix_B.xhtml#pg_259">259–267</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">case</samp> statement, <a href="chapter8.xhtml#pg_152">152–153</a>, <a href="chapter8.xhtml#pg_164">164</a>, <a href="chapter8.xhtml#pg_172">172</a></li>
<li class="IX">clock data recovery (CDR), <a href="chapter11.xhtml#pg_251">251–253</a></li>
<li class="IX"><span aria-label=" Page 278. " epub:type="pagebreak" id="pg_278" role="doc-pagebreak"/>clocks, <a href="chapter4.xhtml#pg_47">47</a></li>
<li class="IXS">constraints, <a href="chapter7.xhtml#pg_131">131</a></li>
<li class="IXS">counting cycles, <a href="chapter5.xhtml#pg_77">77</a>, <a href="chapter5.xhtml#pg_80">80</a>, <a href="chapter6.xhtml#pg_96">96</a>, <a href="chapter6.xhtml#pg_102">102</a>, <a href="chapter6.xhtml#pg_108">108</a>, <a href="chapter8.xhtml#pg_182">182</a></li>
<li class="IXS">creation via PLL, <a href="chapter9.xhtml#pg_199">199–204</a></li>
<li class="IXS">crossing domains, <a href="chapter7.xhtml#pg_141">141–146</a></li>
<li class="IXS">reference, <a href="chapter9.xhtml#pg_200">200</a></li>
<li class="IXS">skew, <a href="chapter11.xhtml#pg_249">249–251</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$clog2()</samp> function, <a href="chapter5.xhtml#pg_80">80</a>, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IX">coding style, <a href="chapter5.xhtml#pg_78">78</a>. <i>See also</i> <a href="#ind6">naming convention</a></li>
<li class="IX">combinational logic, <a href="chapter4.xhtml#pg_57">57–59</a>, <a href="chapter6.xhtml#pg_122">122</a></li>
<li class="IX">concatenation, <a href="chapter6.xhtml#pg_101">101</a>, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IX">constraints, <a href="chapter4.xhtml#pg_54">54–55</a>, <a href="chapter7.xhtml#pg_131">131</a>, <a href="chapter7.xhtml#pg_145">145–146</a></li>
<li class="IX">Coordinate Rotation Digital Computer (CORDIC), <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IX">cores, <a href="chapter9.xhtml#pg_185">185</a></li>
<li class="IX">core voltage, <a href="chapter3.xhtml#pg_32">32</a></li>
<li class="IX">counter</li>
<li class="IXS">LFSR, <a href="chapter6.xhtml#pg_102">102</a></li>
<li class="IXS"><samp class="SANS_TheSansMonoCd_W5Regular_11">signed</samp>, <a href="chapter10.xhtml#pg_206">206</a></li>
<li class="IXS">traditional, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IXS">traditional vs. LFSR, <a href="chapter6.xhtml#pg_110">110</a></li>
<li class="IXS">wraparound, <a href="chapter10.xhtml#pg_208">208</a></li>
<li class="IX">cyclic redundancy check (CRC), <a href="chapter3.xhtml#pg_35">35</a></li>
</ul>
</section>
<section aria-labelledby="alpD">
<h2 class="IXA" id="alpD"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">D</samp></h2>
<ul class="ind">
<li class="IX">datasheets, <a href="chapter4.xhtml#pg_63">63</a></li>
<li class="IX">data types, <a href="chapter10.xhtml#pg_206">206–209</a></li>
<li class="IXS">converting, <a href="chapter10.xhtml#pg_210">210–211</a></li>
<li class="IX">data valid (<samp class="SANS_TheSansMonoCd_W5Regular_11">DV</samp>) signal, <a href="chapter6.xhtml#pg_112">112</a></li>
<li class="IX">DC balance, <a href="chapter11.xhtml#pg_251">251–253</a></li>
<li class="IX">debounce filter, <a href="chapter5.xhtml#pg_76">76</a></li>
<li class="IX">debouncing of switch, <a href="chapter5.xhtml#pg_75">75–84</a>, <a href="chapter8.xhtml#pg_161">161</a>, <a href="chapter8.xhtml#pg_169">169</a></li>
<li class="IX">debugging, <a href="chapter5.xhtml#pg_87">87–88</a></li>
<li class="IX">decimals, <a href="chapter3.xhtml#pg_33">33</a>, <a href="chapter10.xhtml#pg_230">230</a></li>
<li class="IX">delay, <a href="chapter4.xhtml#pg_50">50</a>, <a href="chapter4.xhtml#pg_61">61</a>, <a href="chapter5.xhtml#pg_73">73</a>, <a href="chapter6.xhtml#pg_96">96</a>. <i>See also</i> <a href="#ind8">propagation delay</a></li>
<li class="IX">De Morgan’s law, <a href="chapter3.xhtml#pg_40">40</a></li>
<li class="IX">demultiplexer (demux), <a href="chapter6.xhtml#pg_92">92</a>, <a href="chapter6.xhtml#pg_94">94–95</a>, <a href="chapter6.xhtml#pg_106">106</a></li>
<li class="IX">depth, <a href="chapter6.xhtml#pg_112">112</a>, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IX">development board, <a href="chapter2.xhtml#pg_14">14</a>, <a href="appendix_A.xhtml#pg_255">255–259</a></li>
<li class="IX">device under test (DUT), <a href="chapter5.xhtml#pg_70">70</a></li>
<li class="IX">D flip-flop (DFF), <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_64">64</a></li>
<li class="IX">Diamond Programmer, <a href="chapter2.xhtml#pg_14">14–15</a>, <a href="chapter2.xhtml#pg_20">20</a></li>
<li class="IXS">installation, <a href="chapter2.xhtml#pg_18">18</a></li>
<li class="IXS">programming, <a href="chapter2.xhtml#pg_26">26–28</a></li>
<li class="IX">differential signaling, <a href="chapter11.xhtml#pg_243">243–245</a></li>
<li class="IX">Digilent, <a href="chapter2.xhtml#pg_16">16</a>, <a href="appendix_A.xhtml#pg_257">257</a></li>
<li class="IX">digital signal processing (DSP), <a href="chapter9.xhtml#pg_194">194</a>. <i>See also</i> <a href="#ind2">DSP block</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$display()</samp> function, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">division, <a href="chapter10.xhtml#pg_225">225–228</a></li>
<li class="IX">done pulse, <a href="chapter6.xhtml#pg_103">103</a>, <a href="chapter6.xhtml#pg_105">105</a>, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IX">double-flopping, <a href="chapter7.xhtml#pg_141">141–142</a></li>
<li class="IX">double rate data (DDR), <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IX">drive strength, <a href="chapter11.xhtml#pg_242">242–243</a></li>
<li class="IX" id="ind2">DSP block, <a href="chapter9.xhtml#pg_194">194</a>, <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IXS">analog vs. digital signals, <a href="chapter9.xhtml#pg_194">194–196</a></li>
<li class="IXS">arithmetic logic unit (ALU), <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IXS">creation, <a href="chapter9.xhtml#pg_198">198–199</a></li>
<li class="IXS">features, <a href="chapter9.xhtml#pg_197">197–198</a></li>
<li class="IXS">multiplier, <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IXS">pre-adder, <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IX">dual-port RAM, <a href="chapter6.xhtml#pg_111">111</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$dumpfile()</samp> function, <a href="chapter5.xhtml#pg_73">73</a></li>
<li class="IX">duty cycle, <a href="chapter4.xhtml#pg_47">47</a></li>
</ul>
</section>
<section aria-labelledby="alpE">
<h2 class="IXA" id="alpE"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">E</samp></h2>
<ul class="ind">
<li class="IX">EDA Playground, <a href="chapter5.xhtml#pg_69">69–70</a>, <a href="chapter5.xhtml#pg_72">72–74</a>, <a href="chapter5.xhtml#pg_83">83</a>, <a href="chapter10.xhtml#pg_211">211</a></li>
<li class="IX">edge detection, <a href="chapter4.xhtml#pg_51">51</a>, <a href="chapter4.xhtml#pg_54">54</a>, <a href="chapter8.xhtml#pg_179">179–180</a></li>
<li class="IX">electromagnetic interference (EMI), <a href="chapter11.xhtml#pg_244">244</a>, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">endmodule</samp> keyword, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">entity</samp> keyword, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX">enumeration, <a href="chapter8.xhtml#pg_152">152</a>, <a href="chapter8.xhtml#pg_171">171</a></li>
<li class="IX">EPWave, <a href="chapter5.xhtml#pg_74">74</a></li>
<li class="IX">Ethernet, <a href="chapter11.xhtml#pg_245">245</a>, <a href="chapter11.xhtml#pg_247">247</a></li>
<li class="IX">events, state machine, <a href="chapter8.xhtml#pg_148">148–149</a></li>
</ul>
</section>
<section aria-labelledby="alpF">
<h2 class="IXA" id="alpF"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">F</samp></h2>
<ul class="ind">
<li class="IX">fab (ASIC foundry), <a href="chapter1.xhtml#pg_7">7</a>, <a href="chapter5.xhtml#pg_89">89</a></li>
<li class="IX">falling edge, <a href="chapter4.xhtml#pg_47">47</a></li>
<li class="IX">fiber optics, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">file_open()</samp> function, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">files, working with, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">filter, <a href="chapter9.xhtml#pg_196">196</a></li>
<li class="IX">finance, <a href="chapter1.xhtml#pg_4">4</a></li>
<li class="IX">finite state machine (FSM). <i>See</i> <a href="#ind11">state machine</a></li>
<li class="IX">first in, first out (FIFO), <a href="chapter6.xhtml#pg_116">116–117</a>, <a href="chapter7.xhtml#pg_144">144–145</a></li>
<li class="IXS">AE (almost empty), <a href="chapter6.xhtml#pg_118">118</a>, <a href="chapter7.xhtml#pg_145">145</a></li>
<li class="IXS">AF (almost full), <a href="chapter6.xhtml#pg_118">118</a>, <a href="chapter7.xhtml#pg_145">145</a></li>
<li class="IXS">crossing clock domains, <a href="chapter7.xhtml#pg_144">144</a></li>
<li class="IXS">implementation, <a href="chapter6.xhtml#pg_119">119–122</a></li>
<li class="IXS"><span aria-label=" Page 279. " epub:type="pagebreak" id="pg_279" role="doc-pagebreak"/>input and output, <a href="chapter6.xhtml#pg_117">117–119</a></li>
<li class="IXS">interface, <a href="chapter6.xhtml#pg_117">117</a></li>
<li class="IX">fixed-point numbers, <a href="chapter10.xhtml#pg_230">230–236</a></li>
<li class="IX" id="ind3">flip-flops, <a href="chapter4.xhtml#pg_45">45–46</a></li>
<li class="IXS">behavior of, <a href="chapter4.xhtml#pg_48">48–52</a>, <a href="chapter4.xhtml#pg_57">57</a></li>
<li class="IXS">clock enable (EN), <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_48">48–49</a>, <a href="chapter4.xhtml#pg_61">61</a></li>
<li class="IXS">clock input (<samp class="SANS_TheSansMonoCd_W5Regular_11">&gt;</samp>), <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_48">48–51</a></li>
<li class="IXS">creation in Verilog or VHDL, <a href="chapter4.xhtml#pg_54">54</a></li>
<li class="IXS">data input (D), <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_48">48–51</a></li>
<li class="IXS">data output (Q), <a href="chapter4.xhtml#pg_46">46</a>, <a href="chapter4.xhtml#pg_48">48–51</a></li>
<li class="IXS">double-flopping, <a href="chapter7.xhtml#pg_141">141–142</a></li>
<li class="IXS">edge detection, <a href="chapter4.xhtml#pg_51">51</a>, <a href="chapter4.xhtml#pg_54">54</a></li>
<li class="IXS">instantiation template, <a href="chapter9.xhtml#pg_189">189</a></li>
<li class="IXS">JK and T flip-flops, <a href="chapter4.xhtml#pg_51">51</a></li>
<li class="IXS">physical component, <a href="chapter4.xhtml#pg_63">63</a></li>
<li class="IXS">register, <a href="chapter4.xhtml#pg_48">48</a>, <a href="chapter4.xhtml#pg_53">53</a></li>
<li class="IXS">reset, <a href="chapter4.xhtml#pg_61">61–63</a>, <a href="chapter5.xhtml#pg_87">87</a>, <a href="chapter8.xhtml#pg_152">152</a></li>
<li class="IXSS">synchronous vs. asynchronous resets, <a href="chapter4.xhtml#pg_62">62</a></li>
<li class="IXS">use in RAM, <a href="chapter6.xhtml#pg_115">115</a></li>
<li class="IX">floating-point numbers, <a href="chapter10.xhtml#pg_230">230</a></li>
<li class="IX">floating (isolated) electrical ground, <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$fopen()</samp> function, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">for</samp> loops, <a href="chapter7.xhtml#pg_128">128–131</a></li>
<li class="IX">FPGAs (field programmable gate arrays), <a href="chapter1.xhtml#pg_1">1–2</a></li>
<li class="IXS">applications, <a href="chapter1.xhtml#pg_4">4</a>, <a href="chapter5.xhtml#pg_89">89</a></li>
<li class="IXS">vs. ASICs, <a href="chapter1.xhtml#pg_7">7–9</a></li>
<li class="IXS">history, <a href="chapter1.xhtml#pg_2">2–3</a></li>
<li class="IXS">languages, <a href="chapter1.xhtml#pg_9">9–11</a></li>
<li class="IXS">vs. microcontrollers, <a href="chapter1.xhtml#pg_5">5–8</a></li>
<li class="IXS">picking a family and package, <a href="chapter7.xhtml#pg_126">126</a></li>
<li class="IX">full adder, <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IX">full-duplex communication, <a href="chapter11.xhtml#pg_240">240</a>, <a href="chapter11.xhtml#pg_247">247</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$fwrite()</samp> function, <a href="chapter7.xhtml#pg_128">128</a></li>
</ul>
</section>
<section aria-labelledby="alpG">
<h2 class="IXA" id="alpG"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">G</samp></h2>
<ul class="ind">
<li class="IX">gain, applying to a signal, <a href="chapter9.xhtml#pg_196">196</a></li>
<li class="IX">general purpose input/output. <i>See</i> <a href="#ind4">GPIO</a></li>
<li class="IX">generics, <a href="chapter5.xhtml#pg_78">78</a>, <a href="chapter6.xhtml#pg_109">109</a>, <a href="chapter6.xhtml#pg_114">114</a>, <a href="chapter8.xhtml#pg_169">169</a></li>
<li class="IX">Go Board, <a href="chapter2.xhtml#pg_23">23</a>, <a href="chapter4.xhtml#pg_47">47</a>, <a href="chapter6.xhtml#pg_102">102</a>, <a href="appendix_A.xhtml#pg_256">256</a></li>
<li class="IX" id="ind4">GPIO, <a href="chapter11.xhtml#pg_238">238–239</a></li>
<li class="IXS">differential signaling, <a href="chapter11.xhtml#pg_243">243–245</a></li>
<li class="IXS">drive strength, <a href="chapter11.xhtml#pg_242">242–243</a></li>
<li class="IXS">operating voltage, <a href="chapter11.xhtml#pg_242">242</a></li>
<li class="IXS">output enable (OE), <a href="chapter11.xhtml#pg_239">239</a></li>
<li class="IXS">single-ended, <a href="chapter11.xhtml#pg_242">242–243</a></li>
<li class="IXS">slew rate, <a href="chapter11.xhtml#pg_243">243</a>, <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IX">guard condition, <a href="chapter8.xhtml#pg_160">160</a></li>
<li class="IX">GUI approach, <a href="chapter9.xhtml#pg_190">190–191</a></li>
</ul>
</section>
<section aria-labelledby="alpH">
<h2 class="IXA" id="alpH"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">H</samp></h2>
<ul class="ind">
<li class="IX">half adder, <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IX">half-duplex communication, <a href="chapter11.xhtml#pg_240">240</a></li>
<li class="IX">hard IP, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter9.xhtml#pg_185">185</a></li>
<li class="IX">hard processors, <a href="chapter1.xhtml#pg_3">3</a></li>
<li class="IX">hardware debugging, <a href="chapter5.xhtml#pg_67">67</a></li>
<li class="IX">hardware description language (HDL), <a href="chapter1.xhtml#pg_9">9</a></li>
<li class="IX">hertz (Hz), <a href="chapter4.xhtml#pg_47">47</a></li>
<li class="IX">hexadecimal, <a href="chapter6.xhtml#pg_98">98</a></li>
<li class="IX">high impedance (aka hi-Z or tri-state), <a href="chapter11.xhtml#pg_239">239–240</a></li>
<li class="IX">high-speed data, <a href="chapter11.xhtml#pg_247">247</a>, <a href="chapter11.xhtml#pg_251">251</a>, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IX">hold time (<i>t</i><span class="ePub-I-SUB">h</span>), <a href="chapter7.xhtml#pg_133">133–135</a></li>
</ul>
</section>
<section aria-labelledby="alpI">
<h2 class="IXA" id="alpI"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">I</samp></h2>
<ul class="ind">
<li class="IX">I2C (inter-integrated circuit), <a href="chapter11.xhtml#pg_240">240</a></li>
<li class="IX">iCE40 (FPGA family), <a href="introduction.xhtml#pg_xxi">xxi–xxiii</a>, <a href="chapter2.xhtml#pg_14">14–16</a>, <a href="chapter4.xhtml#pg_63">63</a></li>
<li class="IX">iCEcube2, <a href="chapter2.xhtml#pg_14">14–15</a>, <a href="chapter2.xhtml#pg_20">20</a>, <a href="chapter4.xhtml#pg_55">55–56</a>, <a href="chapter9.xhtml#pg_190">190</a></li>
<li class="IXS">building, <a href="chapter2.xhtml#pg_25">25</a></li>
<li class="IXS">creating a project, <a href="chapter2.xhtml#pg_22">22–24</a></li>
<li class="IXS">installation, <a href="chapter2.xhtml#pg_16">16–18</a></li>
<li class="IX">iCEstick, <a href="appendix_A.xhtml#pg_256">256–257</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">ieee</samp> library, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">if</samp> statement, <a href="chapter5.xhtml#pg_81">81</a></li>
<li class="IX">inference, <a href="chapter9.xhtml#pg_186">186</a></li>
<li class="IX">infrared (IR) cameras, <a href="chapter1.xhtml#pg_4">4</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">initial</samp> block, <a href="chapter5.xhtml#pg_73">73</a>, <a href="chapter10.xhtml#pg_213">213</a></li>
<li class="IX">input, <a href="chapter11.xhtml#pg_239">239</a>. <i>See also</i> <a href="#ind4">GPIO</a></li>
<li class="IX">instantiation, <a href="chapter9.xhtml#pg_186">186–189</a></li>
<li class="IX">integrated circuit (IC), <a href="chapter1.xhtml#pg_1">1</a></li>
<li class="IX">Intel, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter4.xhtml#pg_64">64</a></li>
<li class="IX">intellectual property (IP), <a href="chapter1.xhtml#pg_3">3</a></li>
<li class="IX">interview tips, <a href="appendix_B.xhtml#pg_265">265–267</a></li>
<li class="IX">input/output (I/O). <i>See</i> <a href="#ind4">GPIO</a></li>
<li class="IX">isolated (floating) electrical ground, <a href="chapter11.xhtml#pg_245">245</a></li>
</ul>
</section>
<section aria-labelledby="alpK">
<h2 class="IXA" id="alpK"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">K</samp></h2>
<ul class="ind">
<li class="IX">Karnaugh maps, <a href="chapter3.xhtml#pg_40">40</a></li>
</ul>
</section>
<section aria-labelledby="alpL">
<h2 class="IXA" id="alpL"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">L</samp></h2>
<ul class="ind">
<li class="IX">latches, <a href="chapter4.xhtml#pg_59">59–61</a>, <a href="chapter7.xhtml#pg_124">124</a>, <a href="chapter8.xhtml#pg_155">155</a></li>
<li class="IX">Lattice Diamond, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter9.xhtml#pg_190">190</a>, <a href="chapter9.xhtml#pg_198">198–199</a></li>
<li class="IX"><span aria-label=" Page 280. " epub:type="pagebreak" id="pg_280" role="doc-pagebreak"/>Lattice Semiconductor, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter2.xhtml#pg_14">14</a>, <a href="appendix_A.xhtml#pg_257">257</a></li>
<li class="IX">least significant bit, <a href="chapter6.xhtml#pg_98">98</a></li>
<li class="IX">LEDs, <a href="chapter2.xhtml#pg_15">15</a></li>
<li class="IXS">blinking, <a href="chapter4.xhtml#pg_51">51–56</a></li>
<li class="IXS">blinking selectively, <a href="chapter6.xhtml#pg_101">101–111</a></li>
<li class="IXS">lighting with logic gate, <a href="chapter3.xhtml#pg_40">40–42</a></li>
<li class="IXS">memory game, <a href="chapter8.xhtml#pg_158">158–183</a></li>
<li class="IXS">seven-segment display, <a href="chapter8.xhtml#pg_161">161</a></li>
<li class="IXS">showing pattern, <a href="chapter8.xhtml#pg_178">178–179</a></li>
<li class="IXS">wiring to switch, <a href="chapter2.xhtml#pg_19">19</a></li>
<li class="IX">linear feedback shift register (LFSR), <a href="chapter6.xhtml#pg_99">99–101</a></li>
<li class="IXS">applications, <a href="chapter6.xhtml#pg_100">100</a>, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IXS">code, <a href="chapter6.xhtml#pg_106">106</a></li>
<li class="IXS">counter, <a href="chapter6.xhtml#pg_102">102</a></li>
<li class="IXS">pseudorandom pattern generation, <a href="chapter8.xhtml#pg_171">171</a>, <a href="chapter8.xhtml#pg_177">177</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">localparam</samp> keyword, <a href="chapter8.xhtml#pg_152">152</a></li>
<li class="IX">logic analyzer, <a href="chapter5.xhtml#pg_87">87–88</a></li>
<li class="IX">logic cell, <a href="chapter4.xhtml#pg_64">64</a></li>
<li class="IX">logic gates, <a href="chapter3.xhtml#pg_32">32–36</a>, <a href="chapter3.xhtml#pg_38">38</a></li>
<li class="IX">logic minimization, <a href="chapter3.xhtml#pg_40">40</a>, <a href="chapter7.xhtml#pg_124">124</a></li>
<li class="IX">look-up table (LUT), <a href="chapter3.xhtml#pg_38">38–40</a>, <a href="chapter4.xhtml#pg_54">54</a></li>
<li class="IXS">physical component, <a href="chapter4.xhtml#pg_63">63</a></li>
<li class="IXS">shortcomings, <a href="chapter4.xhtml#pg_45">45</a></li>
<li class="IX">low-pass filter (LPF), <a href="chapter9.xhtml#pg_196">196</a></li>
<li class="IX">low-power double data rate (LPDDR), <a href="chapter6.xhtml#pg_116">116</a>, <a href="chapter6.xhtml#pg_118">118</a>, <a href="chapter8.xhtml#pg_148">148</a>, <a href="chapter11.xhtml#pg_246">246</a></li>
<li class="IX">LVCMOS25, <a href="chapter11.xhtml#pg_242">242</a></li>
<li class="IX">LVCMOS33, <a href="chapter11.xhtml#pg_242">242</a>, <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IX">LVDS (low-voltage differential signaling), <a href="chapter11.xhtml#pg_244">244</a></li>
</ul>
</section>
<section aria-labelledby="alpM">
<h2 class="IXA" id="alpM"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">M</samp></h2>
<ul class="ind">
<li class="IX">Manchester code, <a href="chapter11.xhtml#pg_250">250–252</a></li>
<li class="IX">math</li>
<li class="IXS">precalculating results, <a href="chapter10.xhtml#pg_227">227</a></li>
<li class="IXS">rules, <a href="chapter10.xhtml#pg_236">236</a></li>
<li class="IX">memory blocks, <a href="chapter9.xhtml#pg_192">192</a>. <i>See also</i> <a href="#ind10">RAM</a></li>
<li class="IX">metastability, <a href="chapter7.xhtml#pg_133">133–134</a>, <a href="chapter7.xhtml#pg_141">141–142</a>, <a href="chapter7.xhtml#pg_145">145</a>, <a href="chapter9.xhtml#pg_191">191</a>, <a href="chapter11.xhtml#pg_250">250</a></li>
<li class="IX" id="ind5">Microchip Technology, <a href="chapter1.xhtml#pg_3">3</a>, <a href="chapter1.xhtml#pg_5">5</a></li>
<li class="IX">microcontroller, <a href="chapter1.xhtml#pg_2">2</a>, <a href="chapter1.xhtml#pg_5">5–7</a></li>
<li class="IXS">offloading math operations, <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IX">Microsemi. <i>See</i> <a href="#ind5">Microchip Technology</a></li>
<li class="IX">Microsoft, <a href="chapter2.xhtml#pg_20">20</a></li>
<li class="IX">minimum clock period (<i>t</i><span class="ePub-I-SUB">clk(min)</span>), <a href="chapter7.xhtml#pg_136">136</a></li>
<li class="IX">ModelSim, <a href="chapter5.xhtml#pg_69">69</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">module</samp> keyword, <a href="chapter2.xhtml#pg_21">21</a></li>
<li class="IX">most significant bit, <a href="chapter6.xhtml#pg_98">98–99</a>, <a href="chapter10.xhtml#pg_207">207</a>, <a href="chapter10.xhtml#pg_215">215–217</a></li>
<li class="IX">multiplexer (mux), <a href="chapter6.xhtml#pg_92">92–94</a></li>
<li class="IX">multiplication, <a href="chapter10.xhtml#pg_221">221–225</a>, <a href="chapter10.xhtml#pg_234">234</a></li>
<li class="IX">multiplier, <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IX">multiply–accumulate (MAC) operation, <a href="chapter9.xhtml#pg_194">194</a>, <a href="chapter9.xhtml#pg_197">197</a></li>
</ul>
</section>
<section aria-labelledby="alpN">
<h2 class="IXA" id="alpN"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">N</samp></h2>
<ul class="ind">
<li class="IX" id="ind6">naming convention, <a href="chapter2.xhtml#pg_22">22</a>, <a href="chapter4.xhtml#pg_62">62</a>, <a href="chapter5.xhtml#pg_78">78</a>, <a href="chapter6.xhtml#pg_96">96</a>, <a href="chapter6.xhtml#pg_121">121</a>, <a href="chapter8.xhtml#pg_158">158</a>, <a href="chapter10.xhtml#pg_213">213</a>, <a href="chapter10.xhtml#pg_232">232</a></li>
<li class="IX">NAND (not and) gate, <a href="chapter3.xhtml#pg_35">35–36</a></li>
<li class="IX">negotiating a job offer, <a href="appendix_B.xhtml#pg_267">267</a></li>
<li class="IX">nonrecurring engineering (NRE) cost, <a href="chapter1.xhtml#pg_7">7</a></li>
<li class="IX">non-synthesizable code, <a href="chapter7.xhtml#pg_127">127</a></li>
<li class="IX">NOR (not or) gate, <a href="chapter3.xhtml#pg_36">36</a></li>
<li class="IX">NOT gate, <a href="chapter3.xhtml#pg_34">34</a>, <a href="chapter6.xhtml#pg_103">103</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">now</samp> keyword, <a href="chapter5.xhtml#pg_76">76</a>, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">numbers, <a href="chapter10.xhtml#pg_206">206</a>, <a href="chapter10.xhtml#pg_208">208–211</a></li>
<li class="IXS">negative, <a href="chapter10.xhtml#pg_206">206</a></li>
<li class="IXS">representing in FPGA, <a href="chapter10.xhtml#pg_208">208</a></li>
<li class="IXS">signed vs. unsigned, <a href="chapter10.xhtml#pg_206">206–208</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">numeric_std</samp> package, <a href="chapter10.xhtml#pg_206">206</a></li>
</ul>
</section>
<section aria-labelledby="alpO">
<h2 class="IXA" id="alpO"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">O</samp></h2>
<ul class="ind">
<li class="IX">one-time programmable (OTP) FPGAs, <a href="chapter5.xhtml#pg_89">89</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">open</samp> keyword, <a href="chapter6.xhtml#pg_105">105</a>, <a href="chapter8.xhtml#pg_182">182</a></li>
<li class="IX">operating voltage, <a href="chapter11.xhtml#pg_242">242</a></li>
<li class="IX">optimization, <a href="chapter7.xhtml#pg_124">124</a></li>
<li class="IX">OR gate, <a href="chapter3.xhtml#pg_33">33</a>, <a href="chapter3.xhtml#pg_42">42</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">or</samp> keyword, <a href="chapter3.xhtml#pg_42">42</a></li>
<li class="IX">output enable (OE), <a href="chapter11.xhtml#pg_239">239</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">output</samp> keyword, <a href="chapter2.xhtml#pg_21">21–22</a>, <a href="chapter11.xhtml#pg_239">239</a></li>
<li class="IX">overloading functions, <a href="chapter10.xhtml#pg_213">213–214</a></li>
</ul>
</section>
<section aria-labelledby="alpP">
<h2 class="IXA" id="alpP"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">P</samp></h2>
<ul class="ind">
<li class="IX">parallel communication, <a href="chapter11.xhtml#pg_248">248–250</a></li>
<li class="IX">parallel thinking, <a href="chapter1.xhtml#pg_2">2</a>, <a href="chapter4.xhtml#pg_54">54</a></li>
<li class="IX">parameters, <a href="chapter5.xhtml#pg_78">78</a>, <a href="chapter6.xhtml#pg_109">109</a>, <a href="chapter6.xhtml#pg_114">114</a>, <a href="chapter8.xhtml#pg_169">169</a></li>
<li class="IX">path slack, <a href="chapter7.xhtml#pg_139">139</a></li>
<li class="IX">.<i>pcf</i> file, <a href="chapter2.xhtml#pg_20">20</a>, <a href="chapter2.xhtml#pg_24">24</a></li>
<li class="IX">PCI, <a href="chapter11.xhtml#pg_249">249</a></li>
<li class="IX">period (of clock), <a href="chapter4.xhtml#pg_47">47–48</a>, <a href="chapter4.xhtml#pg_55">55</a>, <a href="chapter5.xhtml#pg_80">80</a>, <a href="chapter7.xhtml#pg_135">135</a></li>
<li class="IX"><span aria-label=" Page 281. " epub:type="pagebreak" id="pg_281" role="doc-pagebreak"/>phase-locked loop (PLL), <a href="chapter7.xhtml#pg_142">142</a>, <a href="chapter9.xhtml#pg_185">185</a>, <a href="chapter9.xhtml#pg_199">199–204</a>, <a href="chapter11.xhtml#pg_252">252</a></li>
<li class="IXS">creation, <a href="chapter9.xhtml#pg_202">202</a></li>
<li class="IXS">inputs, <a href="chapter9.xhtml#pg_200">200</a></li>
<li class="IXS">locked signal, <a href="chapter9.xhtml#pg_202">202</a></li>
<li class="IXS">operation, <a href="chapter9.xhtml#pg_200">200</a></li>
<li class="IX">phase of a signal, <a href="chapter9.xhtml#pg_201">201</a></li>
<li class="IX">physical constraints file, <a href="chapter2.xhtml#pg_20">20</a>, <a href="chapter2.xhtml#pg_24">24</a></li>
<li class="IX">pipelining, <a href="chapter7.xhtml#pg_136">136–140</a></li>
<li class="IX" id="ind7">place and route, <a href="chapter2.xhtml#pg_20">20</a>, <a href="chapter7.xhtml#pg_131">131</a></li>
<li class="IXS">constraints, <a href="chapter2.xhtml#pg_24">24</a>, <a href="chapter4.xhtml#pg_55">55</a>, <a href="chapter7.xhtml#pg_131">131</a>, <a href="chapter7.xhtml#pg_145">145</a>, <a href="chapter8.xhtml#pg_183">183</a>, <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IXS">mapping, <a href="chapter2.xhtml#pg_24">24</a></li>
<li class="IXS">pin report, <a href="chapter4.xhtml#pg_56">56</a></li>
<li class="IXS">timing errors, <a href="chapter4.xhtml#pg_56">56</a>, <a href="chapter7.xhtml#pg_131">131–141</a>, <a href="chapter7.xhtml#pg_145">145</a></li>
<li class="IXS">timing report, <a href="chapter4.xhtml#pg_56">56</a>, <a href="chapter7.xhtml#pg_138">138</a></li>
<li class="IX">Pmod (peripheral module) connector, <a href="chapter2.xhtml#pg_16">16</a></li>
<li class="IX">positive edge, <a href="chapter4.xhtml#pg_54">54</a></li>
<li class="IX">pre-adder, <a href="chapter9.xhtml#pg_197">197</a></li>
<li class="IX">primitives, <a href="chapter7.xhtml#pg_144">144</a>, <a href="chapter9.xhtml#pg_185">185–186</a>, <a href="chapter9.xhtml#pg_190">190–191</a>, <a href="chapter11.xhtml#pg_247">247</a></li>
<li class="IX">printed circuit board (PCB), <a href="chapter2.xhtml#pg_14">14</a></li>
<li class="IX">printing to console, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">process</samp> block, <a href="chapter4.xhtml#pg_53">53</a>, <a href="chapter4.xhtml#pg_57">57–58</a>, <a href="chapter5.xhtml#pg_73">73</a>, <a href="chapter10.xhtml#pg_213">213</a></li>
<li class="IXS">one vs. two, <a href="chapter8.xhtml#pg_149">149–155</a></li>
<li class="IX">Programmable Array Logic (PAL), <a href="chapter3.xhtml#pg_39">39</a></li>
<li class="IX">projects</li>
<li class="IXS">blinking an LED, <a href="chapter4.xhtml#pg_51">51–57</a></li>
<li class="IXS">creating a memory game, <a href="chapter8.xhtml#pg_158">158–183</a></li>
<li class="IXS">debouncing a switch, <a href="chapter5.xhtml#pg_75">75–84</a></li>
<li class="IXS">lighting an LED with logic gates, <a href="chapter3.xhtml#pg_40">40–42</a></li>
<li class="IXS">selectively blinking an LED, <a href="chapter6.xhtml#pg_101">101–111</a></li>
<li class="IXS">wiring switches to LEDs, <a href="chapter2.xhtml#pg_19">19–28</a></li>
<li class="IX" id="ind8">propagation delay (<i>t</i><span class="ePub-I-SUB">p</span>), <a href="chapter7.xhtml#pg_135">135–136</a>, <a href="chapter11.xhtml#pg_249">249</a></li>
<li class="IX">protocol, <a href="chapter11.xhtml#pg_240">240</a>, <a href="chapter11.xhtml#pg_245">245</a></li>
<li class="IX">pulse, <a href="chapter6.xhtml#pg_103">103</a>, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IXS">stretching, <a href="chapter7.xhtml#pg_144">144</a></li>
<li class="IX" id="ind9">push-button switch, <a href="chapter2.xhtml#pg_15">15</a>, <a href="chapter6.xhtml#pg_101">101</a></li>
<li class="IXS">debouncing, <a href="chapter5.xhtml#pg_75">75</a>, <a href="chapter8.xhtml#pg_161">161</a>, <a href="chapter8.xhtml#pg_169">169</a></li>
<li class="IXS">edge detection, <a href="chapter8.xhtml#pg_180">180</a></li>
<li class="IXS">selector, <a href="chapter6.xhtml#pg_102">102</a></li>
<li class="IXS">wiring to LED, <a href="chapter2.xhtml#pg_19">19</a></li>
</ul>
</section>
<section aria-labelledby="alpQ">
<h2 class="IXA" id="alpQ"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">Q</samp></h2>
<ul class="ind">
<li class="IX">Q notation, <a href="chapter10.xhtml#pg_231">231</a></li>
<li class="IX">Quartus, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter2.xhtml#pg_18">18</a></li>
<li class="IX">Quine–McCluskey algorithm, <a href="chapter3.xhtml#pg_40">40</a></li>
</ul>
</section>
<section aria-labelledby="alpR">
<h2 class="IXA" id="alpR"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">R</samp></h2>
<ul class="ind">
<li class="IX">radar, <a href="chapter1.xhtml#pg_4">4</a></li>
<li class="IX">radiation, <a href="chapter1.xhtml#pg_4">4</a>, <a href="chapter5.xhtml#pg_89">89</a></li>
<li class="IX">radix, <a href="chapter10.xhtml#pg_230">230</a></li>
<li class="IX" id="ind10">RAM <i>(</i>random-access memory), <a href="chapter6.xhtml#pg_111">111–116</a></li>
<li class="IXS">depth, <a href="chapter6.xhtml#pg_112">112</a>, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IXS">dual-port, <a href="chapter6.xhtml#pg_111">111</a></li>
<li class="IXS">single-port, <a href="chapter6.xhtml#pg_111">111</a></li>
<li class="IXS">width, <a href="chapter6.xhtml#pg_112">112</a>, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">range</samp> keyword, <a href="chapter5.xhtml#pg_80">80</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">real</samp> data type, <a href="chapter10.xhtml#pg_233">233</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">reg</samp> keyword, <a href="chapter4.xhtml#pg_53">53</a>, <a href="chapter10.xhtml#pg_213">213</a></li>
<li class="IX">register, <a href="chapter4.xhtml#pg_48">48</a></li>
<li class="IX">replicated logic, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">report</samp> keyword, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">resetting a flip-flop. <i>See</i> <a href="#ind3">flip-flops</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">resize()</samp> function, <a href="chapter10.xhtml#pg_217">217</a>, <a href="chapter10.xhtml#pg_219">219</a></li>
<li class="IX">resource utilization. <i>See</i> <a href="#ind12">synthesis</a></li>
<li class="IX">resume tips, <a href="appendix_B.xhtml#pg_260">260–265</a></li>
<li class="IX">rising edge, <a href="chapter4.xhtml#pg_47">47–49</a>, <a href="chapter4.xhtml#pg_54">54</a>, <a href="chapter7.xhtml#pg_133">133</a>, <a href="chapter8.xhtml#pg_152">152</a></li>
<li class="IX">routing, <a href="chapter1.xhtml#pg_5">5</a></li>
</ul>
</section>
<section aria-labelledby="alpS">
<h2 class="IXA" id="alpS"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">S</samp></h2>
<ul class="ind">
<li class="IX">sampling (analog to digital), <a href="chapter9.xhtml#pg_195">195</a></li>
<li class="IX">schematic, <a href="chapter2.xhtml#pg_25">25</a>, <a href="chapter7.xhtml#pg_131">131</a></li>
<li class="IX">.<i>sdc</i> file, <a href="chapter4.xhtml#pg_55">55</a></li>
<li class="IX">selector inputs, <a href="chapter6.xhtml#pg_92">92–93</a></li>
<li class="IX">self-checking testbenches, <a href="chapter5.xhtml#pg_84">84–86</a></li>
<li class="IX">sensitivity list, <a href="chapter4.xhtml#pg_53">53–54</a>, <a href="chapter4.xhtml#pg_58">58</a></li>
<li class="IX">sequential logic, <a href="chapter4.xhtml#pg_57">57–58</a>, <a href="chapter4.xhtml#pg_61">61</a></li>
<li class="IX">SerDes (serializer/deserializer), <a href="chapter11.xhtml#pg_247">247–250</a>, <a href="chapter11.xhtml#pg_252">252–253</a></li>
<li class="IXS">8B/10B, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IXS">clock data recovery (CDR), <a href="chapter11.xhtml#pg_251">251</a>, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IXS">DC balance, <a href="chapter11.xhtml#pg_251">251</a></li>
<li class="IXS">encoding scheme, <a href="chapter11.xhtml#pg_250">250</a>, <a href="chapter11.xhtml#pg_253">253</a></li>
<li class="IXS">self-clocking signals, <a href="chapter11.xhtml#pg_250">250</a></li>
<li class="IXS">speed, <a href="chapter11.xhtml#pg_247">247</a>, <a href="chapter11.xhtml#pg_250">250</a></li>
<li class="IXS">transceiver, <a href="chapter11.xhtml#pg_247">247</a></li>
<li class="IX">serial communication, <a href="chapter11.xhtml#pg_248">248–250</a></li>
<li class="IX">serial thinking, <a href="chapter1.xhtml#pg_2">2</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">set_io</samp> keyword, <a href="chapter2.xhtml#pg_24">24</a></li>
<li class="IX">set/reset pin, <a href="chapter4.xhtml#pg_61">61–63</a></li>
<li class="IX">setup time (<i>t</i><span class="ePub-I-SUB">su</span>), <a href="chapter7.xhtml#pg_133">133–136</a></li>
<li class="IX">seven-segment display, <a href="chapter2.xhtml#pg_15">15</a>, <a href="chapter8.xhtml#pg_159">159</a>, <a href="chapter8.xhtml#pg_161">161–165</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">shift_left()</samp> function, <a href="chapter10.xhtml#pg_224">224–226</a></li>
<li class="IX"><span aria-label=" Page 282. " epub:type="pagebreak" id="pg_282" role="doc-pagebreak"/>shift register, <a href="chapter4.xhtml#pg_50">50</a>, <a href="chapter6.xhtml#pg_95">95–101</a>, <a href="chapter7.xhtml#pg_129">129</a>, <a href="chapter10.xhtml#pg_224">224–225</a></li>
<li class="IXS">converting between serial and parallel, <a href="chapter6.xhtml#pg_97">97</a></li>
<li class="IXS">creating delay, <a href="chapter6.xhtml#pg_96">96</a></li>
<li class="IXS">divide by two, <a href="chapter10.xhtml#pg_225">225</a></li>
<li class="IXS">multiply by two, <a href="chapter10.xhtml#pg_224">224</a></li>
<li class="IX">signals, <a href="chapter2.xhtml#pg_21">21–22</a></li>
<li class="IXS">address, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IXS">analog vs. digital, <a href="chapter9.xhtml#pg_194">194–196</a></li>
<li class="IXS">asynchronous, <a href="chapter7.xhtml#pg_141">141–146</a></li>
<li class="IXS">clock, <a href="chapter4.xhtml#pg_47">47</a></li>
<li class="IXS">data valid, <a href="chapter6.xhtml#pg_112">112</a>, <a href="chapter6.xhtml#pg_117">117</a></li>
<li class="IXS">declaring, <a href="chapter2.xhtml#pg_21">21</a></li>
<li class="IXS">differential vs. single-ended, <a href="chapter11.xhtml#pg_243">243–245</a></li>
<li class="IXS">dynamic sizing, <a href="chapter10.xhtml#pg_209">209</a></li>
<li class="IXS">gain, applying, <a href="chapter9.xhtml#pg_196">196</a></li>
<li class="IXS">initial condition, <a href="chapter5.xhtml#pg_86">86–87</a></li>
<li class="IXS">input and output, <a href="chapter6.xhtml#pg_117">117–119</a></li>
<li class="IXS">mapping to pin, <a href="chapter2.xhtml#pg_24">24–25</a></li>
<li class="IXS">monitoring, <a href="chapter5.xhtml#pg_74">74–75</a></li>
<li class="IXS">self-clocking, <a href="chapter11.xhtml#pg_250">250–252</a></li>
<li class="IXS">synchronous vs. asynchronous, <a href="chapter11.xhtml#pg_248">248</a></li>
<li class="IXS">toggling, <a href="chapter6.xhtml#pg_101">101–111</a></li>
<li class="IX">sign bit, <a href="chapter10.xhtml#pg_207">207</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">signed</samp> data type, <a href="chapter10.xhtml#pg_206">206–207</a>, <a href="chapter10.xhtml#pg_210">210</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">signed()</samp> function, <a href="chapter10.xhtml#pg_211">211</a>, <a href="chapter10.xhtml#pg_221">221</a></li>
<li class="IX">sign extension, <a href="chapter10.xhtml#pg_216">216–219</a></li>
<li class="IX">Simon (game), <a href="chapter8.xhtml#pg_158">158</a>. <i>See also</i> <a href="#ind13">testbench</a></li>
<li class="IX">simulation, <a href="chapter5.xhtml#pg_68">68–75</a></li>
<li class="IXS">tools, <a href="chapter5.xhtml#pg_69">69–70</a></li>
<li class="IX">single-ended signaling, <a href="chapter11.xhtml#pg_243">243</a></li>
<li class="IX">single-port RAM, <a href="chapter6.xhtml#pg_111">111</a></li>
<li class="IX">slew rate, <a href="chapter11.xhtml#pg_243">243</a></li>
<li class="IX" id="ind11">state machine, <a href="chapter8.xhtml#pg_147">147–149</a>, <a href="chapter8.xhtml#pg_152">152</a>, <a href="chapter8.xhtml#pg_155">155</a>, <a href="chapter8.xhtml#pg_157">157–160</a>, <a href="chapter8.xhtml#pg_184">184</a></li>
<li class="IXS">best practices, <a href="chapter8.xhtml#pg_157">157–158</a></li>
<li class="IXS">diagram, <a href="chapter8.xhtml#pg_148">148–149</a>, <a href="chapter8.xhtml#pg_158">158–159</a></li>
<li class="IXS">events, <a href="chapter8.xhtml#pg_148">148–149</a></li>
<li class="IXS">guard condition, <a href="chapter8.xhtml#pg_160">160</a></li>
<li class="IXS">implementation, <a href="chapter8.xhtml#pg_149">149–155</a></li>
<li class="IXS">initial state, <a href="chapter8.xhtml#pg_149">149</a>, <a href="chapter8.xhtml#pg_152">152</a>, <a href="chapter8.xhtml#pg_160">160</a></li>
<li class="IXS">memory game project, <a href="chapter8.xhtml#pg_158">158–183</a></li>
<li class="IXS">states, <a href="chapter8.xhtml#pg_148">148</a></li>
<li class="IXS">transitions, <a href="chapter8.xhtml#pg_148">148</a></li>
<li class="IXS">turnstile example, <a href="chapter8.xhtml#pg_148">148–152</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">std_logic_1164</samp> package, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">std_logic_arith</samp> package, <a href="chapter10.xhtml#pg_206">206</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">std_logic</samp> data type, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">std_logic_vector</samp> data type, <a href="chapter10.xhtml#pg_206">206</a>, <a href="chapter10.xhtml#pg_210">210</a></li>
<li class="IX">subtraction, <a href="chapter10.xhtml#pg_219">219–221</a>, <a href="chapter10.xhtml#pg_232">232–234</a></li>
<li class="IX">switches. <i>See</i> <a href="#ind9">push-button switch</a></li>
<li class="IX">synchronous logic, <a href="chapter4.xhtml#pg_57">57</a></li>
<li class="IX">syntax errors, <a href="chapter7.xhtml#pg_125">125</a></li>
<li class="IX" id="ind12">synthesis, <a href="chapter2.xhtml#pg_20">20</a>, <a href="chapter7.xhtml#pg_124">124–127</a></li>
<li class="IXS">constraints, <a href="chapter4.xhtml#pg_54">54–55</a></li>
<li class="IXS">inference, <a href="chapter9.xhtml#pg_186">186</a></li>
<li class="IXS">logic minimization, <a href="chapter3.xhtml#pg_40">40</a></li>
<li class="IXS">notes, <a href="chapter7.xhtml#pg_124">124</a></li>
<li class="IXS">pruning, <a href="chapter6.xhtml#pg_105">105</a>, <a href="chapter10.xhtml#pg_208">208</a></li>
<li class="IXS">report, <a href="chapter3.xhtml#pg_42">42</a>, <a href="chapter4.xhtml#pg_55">55</a>, <a href="chapter4.xhtml#pg_60">60</a>, <a href="chapter5.xhtml#pg_84">84</a>, <a href="chapter7.xhtml#pg_124">124</a>, <a href="chapter8.xhtml#pg_183">183</a></li>
<li class="IXS">syntax errors, <a href="chapter7.xhtml#pg_125">125</a></li>
<li class="IXS">translate directives, <a href="chapter7.xhtml#pg_127">127</a></li>
<li class="IXS" id="ind-1">utilization, <a href="chapter3.xhtml#pg_42">42</a>, <a href="chapter5.xhtml#pg_84">84</a>, <a href="chapter6.xhtml#pg_110">110</a>, <a href="chapter8.xhtml#pg_183">183</a>, <a href="chapter9.xhtml#pg_194">194</a>, <a href="chapter9.xhtml#pg_204">204</a></li>
<li class="IXSS">errors, <a href="chapter7.xhtml#pg_125">125–127</a></li>
<li class="IXS">warnings, <a href="chapter7.xhtml#pg_124">124</a></li>
<li class="IX">synthesizable code, <a href="chapter5.xhtml#pg_77">77</a>, <a href="chapter5.xhtml#pg_87">87</a>, <a href="chapter7.xhtml#pg_127">127–130</a></li>
<li class="IX">system on a chip (SoC), <a href="chapter10.xhtml#pg_229">229</a></li>
<li class="IX">SystemVerilog, <a href="chapter5.xhtml#pg_70">70</a>, <a href="chapter5.xhtml#pg_86">86</a>, <a href="chapter5.xhtml#pg_89">89</a>, <a href="chapter8.xhtml#pg_152">152</a></li>
</ul>
</section>
<section aria-labelledby="alpT">
<h2 class="IXA" id="alpT"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">T</samp></h2>
<ul class="ind">
<li class="IX"><i>t</i><span class="ePub-I-SUB">clk(min)</span> (minimum clock period), <a href="chapter7.xhtml#pg_136">136</a></li>
<li class="IX">telecommunications, <a href="chapter1.xhtml#pg_4">4</a></li>
<li class="IX">ternary operator, <a href="chapter6.xhtml#pg_93">93</a>, <a href="chapter8.xhtml#pg_179">179</a>, <a href="chapter11.xhtml#pg_241">241</a></li>
<li class="IX" id="ind13">testbench, <a href="chapter5.xhtml#pg_70">70–72</a></li>
<li class="IXS">creating, <a href="chapter5.xhtml#pg_81">81–83</a></li>
<li class="IXSS">clock creation, <a href="chapter5.xhtml#pg_82">82</a></li>
<li class="IXS">math operations, <a href="chapter10.xhtml#pg_211">211–228</a></li>
<li class="IXS">running, <a href="chapter5.xhtml#pg_74">74–75</a></li>
<li class="IXS">self-checking, <a href="chapter5.xhtml#pg_84">84–86</a></li>
<li class="IXS">speeding up, <a href="chapter5.xhtml#pg_83">83</a></li>
<li class="IXS">state machine, <a href="chapter8.xhtml#pg_155">155–158</a></li>
<li class="IXS">writing, <a href="chapter5.xhtml#pg_71">71–73</a></li>
<li class="IX"><i>t</i><span class="ePub-I-SUB">h</span> (hold time), <a href="chapter7.xhtml#pg_133">133</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">$time</samp>, <a href="chapter5.xhtml#pg_76">76</a>, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">time, measuring, <a href="chapter5.xhtml#pg_76">76–77</a></li>
<li class="IX">timing. <i>See</i> <a href="#ind7">place and route</a></li>
<li class="IX">toggle a signal, <a href="chapter6.xhtml#pg_101">101–111</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">to_integer()</samp> function, <a href="chapter10.xhtml#pg_210">210–211</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">to_signed()</samp> function, <a href="chapter10.xhtml#pg_211">211</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">to_unsigned()</samp> function, <a href="chapter10.xhtml#pg_211">211</a></li>
<li class="IX"><i>t</i><span class="ePub-I-SUB">p</span> (propagation delay), <a href="chapter7.xhtml#pg_135">135–136</a>, <a href="chapter11.xhtml#pg_249">249</a></li>
<li class="IX">transceiver, <a href="chapter11.xhtml#pg_240">240</a>, <a href="chapter11.xhtml#pg_247">247</a></li>
<li class="IX">transition, <a href="chapter8.xhtml#pg_148">148</a></li>
<li class="IX">tri-state, <a href="chapter11.xhtml#pg_239">239</a></li>
<li class="IX">truncation, <a href="chapter10.xhtml#pg_233">233–234</a></li>
<li class="IX"><span aria-label=" Page 283. " epub:type="pagebreak" id="pg_283" role="doc-pagebreak"/>truth tables, <a href="chapter3.xhtml#pg_32">32–39</a>, <a href="chapter3.xhtml#pg_41">41</a></li>
<li class="IXS">AND, <a href="chapter3.xhtml#pg_33">33</a></li>
<li class="IXS">multiple gates, <a href="chapter3.xhtml#pg_37">37</a></li>
<li class="IXS">NAND, <a href="chapter3.xhtml#pg_35">35</a></li>
<li class="IXS">NOT, <a href="chapter3.xhtml#pg_34">34</a></li>
<li class="IXS">OR, <a href="chapter3.xhtml#pg_34">34</a></li>
<li class="IXS">three-input, <a href="chapter3.xhtml#pg_37">37</a></li>
<li class="IXS">XOR, <a href="chapter3.xhtml#pg_35">35</a></li>
<li class="IX"><i>t</i><span class="ePub-I-SUB">su</span> (setup time), <a href="chapter7.xhtml#pg_133">133–136</a></li>
<li class="IX">TTL (transistor–transistor logic), <a href="chapter11.xhtml#pg_242">242</a></li>
<li class="IX">Turing, Alan, <a href="chapter3.xhtml#pg_33">33</a></li>
<li class="IX">TWI (two-wire interface), <a href="chapter11.xhtml#pg_240">240</a></li>
<li class="IX">two-dimensional (2D) array, <a href="chapter6.xhtml#pg_115">115</a>, <a href="chapter8.xhtml#pg_175">175</a></li>
<li class="IX">two’s complement, <a href="chapter10.xhtml#pg_207">207–208</a></li>
</ul>
</section>
<section aria-labelledby="alpU">
<h2 class="IXA" id="alpU"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">U</samp></h2>
<ul class="ind">
<li class="IX">unit under test (UUT), <a href="chapter5.xhtml#pg_70">70–75</a>, <a href="chapter5.xhtml#pg_83">83</a></li>
<li class="IX">universal asynchronous receiver-transmitter (UART), <a href="chapter6.xhtml#pg_97">97–99</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">unsigned</samp> data type, <a href="chapter10.xhtml#pg_210">210</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">unsigned()</samp> function, <a href="chapter10.xhtml#pg_211">211</a></li>
<li class="IX">USB requirements, <a href="chapter2.xhtml#pg_15">15</a></li>
<li class="IX">utilization errors, <a href="chapter7.xhtml#pg_125">125–127</a>. <i>See also</i> <a href="#ind-1">synthesis: utilization</a></li>
</ul>
</section>
<section aria-labelledby="alpV">
<h2 class="IXA" id="alpV"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">V</samp></h2>
<ul class="ind">
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">variable</samp> keyword, <a href="chapter10.xhtml#pg_213">213</a></li>
<li class="IX">verification, <a href="chapter1.xhtml#pg_8">8</a>, <a href="chapter5.xhtml#pg_88">88–89</a></li>
<li class="IX">Verilog</li>
<li class="IXS">background, <a href="chapter1.xhtml#pg_9">9–11</a></li>
<li class="IXS">enumeration support, <a href="chapter8.xhtml#pg_152">152</a></li>
<li class="IXS">weak typing, <a href="chapter1.xhtml#pg_10">10</a></li>
<li class="IX">VHDL</li>
<li class="IXS">2008 version, <a href="chapter6.xhtml#pg_109">109</a></li>
<li class="IXS">attributes, <a href="chapter10.xhtml#pg_211">211</a>, <a href="chapter10.xhtml#pg_219">219</a></li>
<li class="IXS">background, <a href="chapter1.xhtml#pg_9">9–11</a></li>
<li class="IXS">data type conversions, <a href="chapter10.xhtml#pg_210">210–211</a></li>
<li class="IXS">strong typing, <a href="chapter1.xhtml#pg_10">10</a>, <a href="chapter8.xhtml#pg_178">178</a>, <a href="chapter8.xhtml#pg_182">182</a>, <a href="chapter10.xhtml#pg_210">210</a>, <a href="chapter10.xhtml#pg_213">213</a>, <a href="chapter10.xhtml#pg_217">217</a></li>
<li class="IXS">verbosity, <a href="chapter2.xhtml#pg_22">22</a></li>
<li class="IX">Visual Studio Code (VS Code), <a href="chapter2.xhtml#pg_20">20</a></li>
<li class="IX">Vivado, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter2.xhtml#pg_18">18</a></li>
<li class="IX">voltage, <a href="chapter4.xhtml#pg_46">46</a>. <i>See also</i> <a href="#ind4">GPIO</a></li>
</ul>
</section>
<section aria-labelledby="alpW">
<h2 class="IXA" id="alpW"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">W</samp></h2>
<ul class="ind">
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">wait</samp> keyword, <a href="chapter5.xhtml#pg_73">73</a>, <a href="chapter5.xhtml#pg_76">76</a>, <a href="chapter7.xhtml#pg_128">128</a></li>
<li class="IX">waveforms, <a href="chapter5.xhtml#pg_74">74–75</a>, <a href="chapter5.xhtml#pg_83">83–84</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">when</samp> keyword, <a href="chapter4.xhtml#pg_61">61</a></li>
<li class="IX">width, <a href="chapter6.xhtml#pg_112">112</a>, <a href="chapter6.xhtml#pg_114">114</a></li>
<li class="IX">wraparound, <a href="chapter10.xhtml#pg_208">208</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">write()</samp> function, <a href="chapter7.xhtml#pg_128">128</a></li>
</ul>
</section>
<section aria-labelledby="alpX">
<h2 class="IXA" id="alpX"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">X</samp></h2>
<ul class="ind">
<li class="IX">Xilinx, <a href="chapter1.xhtml#pg_2">2–3</a>, <a href="chapter2.xhtml#pg_16">16</a>, <a href="chapter5.xhtml#pg_69">69</a></li>
<li class="IX">XNOR (exclusive not or) gate, <a href="chapter3.xhtml#pg_36">36</a>, <a href="chapter6.xhtml#pg_99">99–100</a>, <a href="chapter6.xhtml#pg_107">107</a></li>
<li class="IX">XOR (exclusive or) gate, <a href="chapter3.xhtml#pg_35">35–36</a>, <a href="chapter3.xhtml#pg_39">39</a>, <a href="chapter3.xhtml#pg_42">42</a>, <a href="chapter6.xhtml#pg_99">99</a>, <a href="chapter11.xhtml#pg_250">250–251</a></li>
<li class="IX"><samp class="SANS_TheSansMonoCd_W5Regular_11">xor</samp> keyword, <a href="chapter3.xhtml#pg_42">42</a></li>
</ul>
</section>
<section aria-labelledby="alpZ">
<h2 class="IXA" id="alpZ"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">Z</samp></h2>
<ul class="ind">
<li class="IX">Z (high impedance), <a href="chapter11.xhtml#pg_239">239</a></li>
</ul>
</section>
</section>
</body>
</html>