// Seed: 3300002572
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wand [1  *  -1 : 1 'b0] id_3;
  assign id_3 = -1;
  assign id_3 = 1;
endmodule
module module_1;
  tri id_1;
  assign id_1 = (1);
  logic id_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12
);
  wire id_14;
  assign id_9 = -1'b0;
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
