// Generated by CIRCT 42e53322a
module and_32_gate(	// /tmp/tmp.G9C9OIBkpb/5800_ELEC374_and_32_gate.cleaned.mlir:2:3
  input  [31:0] a_in,	// /tmp/tmp.G9C9OIBkpb/5800_ELEC374_and_32_gate.cleaned.mlir:2:29
                b_in,	// /tmp/tmp.G9C9OIBkpb/5800_ELEC374_and_32_gate.cleaned.mlir:2:45
  output [31:0] c_out	// /tmp/tmp.G9C9OIBkpb/5800_ELEC374_and_32_gate.cleaned.mlir:2:62
);

  assign c_out = a_in & b_in;	// /tmp/tmp.G9C9OIBkpb/5800_ELEC374_and_32_gate.cleaned.mlir:3:10, :4:5
endmodule

