#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 10 17:01:58 2025
# Process ID: 12832
# Current directory: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32980 D:\UC Files\2025\ENEL373\ThuGroup13\reaction_timer\reaction_timer.xpr
# Log file: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/vivado.log
# Journal file: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer\vivado.jou
# Running On: clucktop, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 33657 MB
#-----------------------------------------------------------
start_gui
open_project {D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/bosto/OneDrive/Documents/A_Uni/Third_Year/ENEL373/Vivado/ThuGroup13/reaction_timer' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp', nor could it be found using path 'C:/Users/bosto/OneDrive/Documents/A_Uni/Third_Year/ENEL373/Vivado/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp'.
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 1121.348 ; gain = 367.906
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 17:03:33 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:03:33 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 17:10:46 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:10:46 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 17:18:29 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:18:29 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 17:32:35 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:32:35 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Mon Mar 10 17:39:09 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:39:10 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1530.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1770.516 ; gain = 603.406
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Mon Mar 10 17:46:44 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:46:44 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 17:53:02 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 17:53:02 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:03:20 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:03:20 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:09:06 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:09:06 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:10:07 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:10:07 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:16:28 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:16:28 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:25:29 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:25:29 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:32:44 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:32:44 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:39:27 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:39:27 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:43:21 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 18:53:28 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 18:53:29 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 19:03:11 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 19:03:11 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
close [ open {D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd} w ]
add_files {{D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/countdown_leds.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/countdown_leds.vhd}}
remove_files  {{D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/countdown_leds.vhd}}
WARNING: [Vivado 12-818] No files matched 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/countdown_leds.vhd'
file delete -force {D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/countdown_leds.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 19:45:55 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 19:45:55 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 19:53:31 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 19:53:31 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 20:20:33 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 20:20:33 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: milestone_1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2484.559 ; gain = 240.629
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'disp_select' is not declared [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:203]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:205]
INFO: [Synth 8-10443] VHDL file 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2566.207 ; gain = 322.277
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: milestone_1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2575.680 ; gain = 9.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'milestone_1' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:35]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:25' bound to instance 'ff0' of component 'fsm' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:120]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'fsm' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:31]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:31' bound to instance 'ff1' of component 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-3491] module 'timer_8_num_selectable' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:25' bound to instance 'ff2' of component 'timer_8_num_selectable' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:128]
INFO: [Synth 8-638] synthesizing module 'timer_8_num_selectable' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:33]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff0' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:69]
INFO: [Synth 8-638] synthesizing module 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'counter_decade' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff1' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:75]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff2' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:81]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff3' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:87]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff4' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:93]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff5' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:99]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff6' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:105]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff7' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:111]
INFO: [Synth 8-3491] module 'multiplexer_8_1_4b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:34' bound to instance 'ff8' of component 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:117]
INFO: [Synth 8-638] synthesizing module 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:47]
WARNING: [Synth 8-614] signal 'MUX_IN_0' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_1' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_2' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_3' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_4' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_5' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_6' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
WARNING: [Synth 8-614] signal 'MUX_IN_7' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_8_1_4b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'timer_8_num_selectable' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:33]
INFO: [Synth 8-3491] module 'multiplexer_8_1_4b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1.vhd:34' bound to instance 'ff3' of component 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:134]
INFO: [Synth 8-3491] module 'counter_3b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:31' bound to instance 'ff4' of component 'counter_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:145]
INFO: [Synth 8-638] synthesizing module 'counter_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter_3b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-3491] module 'segment_display' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:34' bound to instance 'ff5' of component 'segment_display' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'segment_display' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:42]
INFO: [Synth 8-3491] module 'decoder_3b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:31' bound to instance 'ff0' of component 'decoder_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:56]
INFO: [Synth 8-638] synthesizing module 'decoder_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'decoder_3b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-3491] module 'seven_seg_decoder' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:3' bound to instance 'ff1' of component 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:59]
INFO: [Synth 8-638] synthesizing module 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_decoder' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'segment_display' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:42]
INFO: [Synth 8-3491] module 'dotiey' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:26' bound to instance 'ff6' of component 'dotiey' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:153]
INFO: [Synth 8-638] synthesizing module 'dotiey' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:34]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:60]
WARNING: [Synth 8-614] signal 'dot' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:60]
WARNING: [Synth 8-614] signal 'blank' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'dotiey' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:34]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:31' bound to instance 'ff7' of component 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:159]
INFO: [Synth 8-3491] module 'text_segment_override' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd:34' bound to instance 'ff8' of component 'text_segment_override' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'text_segment_override' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd:41]
WARNING: [Synth 8-614] signal 'OVERRIDE_TEXT_IN' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd:44]
WARNING: [Synth 8-614] signal 'ENCODED_SEG_IN' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'text_segment_override' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/text_segment_override.vhd:41]
WARNING: [Synth 8-614] signal 'CLK100MHZ' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'milestone_1' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/milestone_1.vhd:35]
WARNING: [Synth 8-3917] design milestone_1 has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design milestone_1 has port LED[5] driven by constant 0
WARNING: [Synth 8-7129] Port DECIMAL_POINT_IN in module seven_seg_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module milestone_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module milestone_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.512 ; gain = 17.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.410 ; gain = 41.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.410 ; gain = 41.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2607.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2722.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2728.664 ; gain = 162.457
47 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2728.664 ; gain = 162.457
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 20:49:12 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 20:49:12 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/milestone_1.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/milestone_1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 21:08:11 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar 10 21:08:11 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
