// Seed: 1263501348
module module_0 #(
    parameter id_1 = 32'd18
) (
    input uwire id_0,
    input tri1  _id_1
);
  logic [id_1 : id_1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_4 = 32'd18
) (
    input tri1 id_0,
    input wire _id_1,
    input wor  id_2
);
  parameter id_4#(
      .id_5(-1),
      .id_6(""),
      .id_7(-1 - id_5 == id_5),
      .id_8(-1)
  ) = id_4;
  wire id_9;
  id_10 :
  assert property (@(negedge id_7) -1)
  else;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  logic [ id_1 : id_4] id_11 = id_0;
  logic [(  -1  ) : 1] id_12;
  parameter id_13 = -1'b0;
endmodule
