{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583979821467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583979821467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 23:23:41 2020 " "Processing started: Wed Mar 11 23:23:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583979821467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583979821467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583979821467 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583979821977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg13Bits-ckt " "Found design unit 1: reg13Bits-ckt" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822394 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg13Bits " "Found entity 1: reg13Bits" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583979822394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16_1_13Bits-ckt " "Found design unit 1: MUX16_1_13Bits-ckt" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX16_1_13Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16_1_13Bits " "Found entity 1: MUX16_1_13Bits" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX16_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583979822396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_13Bits-ckt " "Found design unit 1: MUX2_1_13Bits-ckt" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX2_1_13Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822399 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_13Bits " "Found entity 1: MUX2_1_13Bits" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX2_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583979822399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador1X16-ckt " "Found design unit 1: decodificador1X16-ckt" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/decodificador1X16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822401 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador1X16 " "Found entity 1: decodificador1X16" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/decodificador1X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583979822401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistrador16x13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistrador16x13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoDeRegistrador16X13-ckt " "Found design unit 1: bancoDeRegistrador16X13-ckt" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/bancoDeRegistrador16X13.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822404 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistrador16X13 " "Found entity 1: bancoDeRegistrador16X13" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/bancoDeRegistrador16X13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583979822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583979822404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg13Bits " "Elaborating entity \"reg13Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583979822438 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[0\] qs\[0\]~_emulated qs\[0\]~1 " "Register \"qs\[0\]\" is converted into an equivalent circuit using register \"qs\[0\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[1\] qs\[1\]~_emulated qs\[0\]~1 " "Register \"qs\[1\]\" is converted into an equivalent circuit using register \"qs\[1\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[2\] qs\[2\]~_emulated qs\[0\]~1 " "Register \"qs\[2\]\" is converted into an equivalent circuit using register \"qs\[2\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[3\] qs\[3\]~_emulated qs\[0\]~1 " "Register \"qs\[3\]\" is converted into an equivalent circuit using register \"qs\[3\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[4\] qs\[4\]~_emulated qs\[0\]~1 " "Register \"qs\[4\]\" is converted into an equivalent circuit using register \"qs\[4\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[5\] qs\[5\]~_emulated qs\[0\]~1 " "Register \"qs\[5\]\" is converted into an equivalent circuit using register \"qs\[5\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[6\] qs\[6\]~_emulated qs\[0\]~1 " "Register \"qs\[6\]\" is converted into an equivalent circuit using register \"qs\[6\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[7\] qs\[7\]~_emulated qs\[0\]~1 " "Register \"qs\[7\]\" is converted into an equivalent circuit using register \"qs\[7\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[8\] qs\[8\]~_emulated qs\[0\]~1 " "Register \"qs\[8\]\" is converted into an equivalent circuit using register \"qs\[8\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[9\] qs\[9\]~_emulated qs\[0\]~1 " "Register \"qs\[9\]\" is converted into an equivalent circuit using register \"qs\[9\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[10\] qs\[10\]~_emulated qs\[0\]~1 " "Register \"qs\[10\]\" is converted into an equivalent circuit using register \"qs\[10\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[11\] qs\[11\]~_emulated qs\[0\]~1 " "Register \"qs\[11\]\" is converted into an equivalent circuit using register \"qs\[11\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[12\] qs\[12\]~_emulated qs\[0\]~1 " "Register \"qs\[12\]\" is converted into an equivalent circuit using register \"qs\[12\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583979822858 "|reg13Bits|qs[12]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1583979822858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583979822981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583979822981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583979823007 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583979823007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583979823007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583979823007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583979823022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 23:23:43 2020 " "Processing ended: Wed Mar 11 23:23:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583979823022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583979823022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583979823022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583979823022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583979824026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583979824027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 23:23:43 2020 " "Processing started: Wed Mar 11 23:23:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583979824027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583979824027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583979824027 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1583979824111 ""}
{ "Info" "0" "" "Project  = bancoDeRegistrador" {  } {  } 0 0 "Project  = bancoDeRegistrador" 0 0 "Fitter" 0 0 1583979824111 ""}
{ "Info" "0" "" "Revision = bancoDeRegistrador" {  } {  } 0 0 "Revision = bancoDeRegistrador" 0 0 "Fitter" 0 0 1583979824112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1583979824256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bancoDeRegistrador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"bancoDeRegistrador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583979824264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583979824290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583979824291 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583979824337 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583979824345 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1583979824817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1583979824817 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583979824817 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583979824820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583979824820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583979824820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583979824820 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[0] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[1] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[2] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[3] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[4] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[5] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[6] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[7] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[8] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[9] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[10] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[11] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { q[12] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preSet " "Pin preSet not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { preSet } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { preSet } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Pin d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[0] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Pin load not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { load } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clr } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Pin d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[1] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Pin d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[2] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Pin d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[3] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Pin d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[4] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Pin d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[5] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Pin d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[6] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Pin d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[7] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[8\] " "Pin d\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[8] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[9\] " "Pin d\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[9] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[10\] " "Pin d\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[10] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[11\] " "Pin d\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[11] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[12\] " "Pin d\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { d[12] } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583979825008 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1583979825008 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1583979825181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoDeRegistrador.sdc " "Synopsys Design Constraints File file not found: 'bancoDeRegistrador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1583979825182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1583979825183 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1583979825186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583979825199 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583979825199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qs\[0\]~0  " "Automatically promoted node qs\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583979825200 ""}  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583979825200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583979825292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583979825293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583979825293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583979825294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583979825294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583979825295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583979825295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583979825295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583979825296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1583979825296 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583979825296 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 16 13 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 16 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1583979825299 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1583979825299 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1583979825299 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583979825301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1583979825301 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1583979825301 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583979825326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583979827864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583979827929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583979827936 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583979828113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583979828113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583979828156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1583979830028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583979830028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583979830309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1583979830312 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1583979830312 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583979830312 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1583979830321 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583979830324 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583979830327 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1583979830327 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583979830479 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583979830494 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583979830652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583979831180 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1583979831350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/output_files/bancoDeRegistrador.fit.smsg " "Generated suppressed messages file C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/output_files/bancoDeRegistrador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583979831478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583979831734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 23:23:51 2020 " "Processing ended: Wed Mar 11 23:23:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583979831734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583979831734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583979831734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583979831734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583979832826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583979832826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 23:23:52 2020 " "Processing started: Wed Mar 11 23:23:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583979832826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583979832826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583979832826 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583979834061 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583979834102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583979834613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 23:23:54 2020 " "Processing ended: Wed Mar 11 23:23:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583979834613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583979834613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583979834613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583979834613 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583979835187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583979835611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583979835611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 23:23:55 2020 " "Processing started: Wed Mar 11 23:23:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583979835611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583979835611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bancoDeRegistrador -c bancoDeRegistrador " "Command: quartus_sta bancoDeRegistrador -c bancoDeRegistrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583979835611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1583979835702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583979835893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1583979835921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1583979835921 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1583979835975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoDeRegistrador.sdc " "Synopsys Design Constraints File file not found: 'bancoDeRegistrador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1583979835981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1583979835982 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1583979835982 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1583979835982 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1583979835983 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1583979835991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979835992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979835996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979835998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1583979836003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 clk  " "   -1.380       -14.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1583979836005 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1583979836018 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1583979836018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1583979836034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1583979836034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 clk  " "   -1.380       -14.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1583979836036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1583979836036 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1583979836045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1583979836061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1583979836061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583979836158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 23:23:56 2020 " "Processing ended: Wed Mar 11 23:23:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583979836158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583979836158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583979836158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583979836158 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583979836852 ""}
