# IEEE754FPAdder
An IEEE 754 Floating Point adder in VHDL done from scratch with basic components.

<p align="center">
  <img width="100%" src="https://i.imgur.com/tm9mSuM.png" alt="header" />
</p>
<p align="center">
    <img src="https://i.imgur.com/mPb3Qbd.gif" width="180" alt="Politecnico di Milano"/>
</p>

## Description
Repository of the project developed for the "Final project in Digital Logic Design" course, part of the Bachelor of Science in Engineering of Computing System at Politecnico di Milano.


## Group
| First name | Last Name | GitHub |
| ---------- | --------- | ------ |
| Kevin | Guglietmetti |https://github.com/kevinGuglielmetti  |
| Rafael Francesco | Mosca Aguilar | https://github.com/rfma23  |

