Classic Timing Analyzer report for eSignExtend
Thu Nov 27 09:37:59 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.390 ns   ; pIn[15] ; pOut[15] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+---------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To       ;
+-------+-------------------+-----------------+---------+----------+
; N/A   ; None              ; 10.390 ns       ; pIn[15] ; pOut[15] ;
; N/A   ; None              ; 10.384 ns       ; pIn[15] ; pOut[22] ;
; N/A   ; None              ; 10.347 ns       ; pIn[15] ; pOut[28] ;
; N/A   ; None              ; 10.347 ns       ; pIn[15] ; pOut[23] ;
; N/A   ; None              ; 9.447 ns        ; pIn[15] ; pOut[20] ;
; N/A   ; None              ; 9.037 ns        ; pIn[15] ; pOut[31] ;
; N/A   ; None              ; 9.037 ns        ; pIn[15] ; pOut[29] ;
; N/A   ; None              ; 9.037 ns        ; pIn[15] ; pOut[17] ;
; N/A   ; None              ; 9.025 ns        ; pIn[15] ; pOut[21] ;
; N/A   ; None              ; 8.608 ns        ; pIn[15] ; pOut[24] ;
; N/A   ; None              ; 8.580 ns        ; pIn[15] ; pOut[25] ;
; N/A   ; None              ; 8.070 ns        ; pIn[15] ; pOut[27] ;
; N/A   ; None              ; 8.061 ns        ; pIn[15] ; pOut[26] ;
; N/A   ; None              ; 8.046 ns        ; pIn[15] ; pOut[16] ;
; N/A   ; None              ; 7.727 ns        ; pIn[8]  ; pOut[8]  ;
; N/A   ; None              ; 7.722 ns        ; pIn[11] ; pOut[11] ;
; N/A   ; None              ; 7.703 ns        ; pIn[10] ; pOut[10] ;
; N/A   ; None              ; 7.624 ns        ; pIn[0]  ; pOut[0]  ;
; N/A   ; None              ; 7.613 ns        ; pIn[3]  ; pOut[3]  ;
; N/A   ; None              ; 7.604 ns        ; pIn[13] ; pOut[13] ;
; N/A   ; None              ; 7.584 ns        ; pIn[7]  ; pOut[7]  ;
; N/A   ; None              ; 7.582 ns        ; pIn[2]  ; pOut[2]  ;
; N/A   ; None              ; 7.565 ns        ; pIn[12] ; pOut[12] ;
; N/A   ; None              ; 7.561 ns        ; pIn[6]  ; pOut[6]  ;
; N/A   ; None              ; 7.544 ns        ; pIn[14] ; pOut[14] ;
; N/A   ; None              ; 7.456 ns        ; pIn[15] ; pOut[30] ;
; N/A   ; None              ; 7.284 ns        ; pIn[15] ; pOut[19] ;
; N/A   ; None              ; 7.284 ns        ; pIn[15] ; pOut[18] ;
; N/A   ; None              ; 7.252 ns        ; pIn[4]  ; pOut[4]  ;
; N/A   ; None              ; 7.237 ns        ; pIn[5]  ; pOut[5]  ;
; N/A   ; None              ; 7.237 ns        ; pIn[1]  ; pOut[1]  ;
; N/A   ; None              ; 7.236 ns        ; pIn[9]  ; pOut[9]  ;
+-------+-------------------+-----------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 27 09:37:59 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SignExtend -c eSignExtend --timing_analysis_only
Info: Longest tpd from source pin "pIn[15]" to destination pin "pOut[15]" is 10.390 ns
    Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U1; Fanout = 17; PIN Node = 'pIn[15]'
    Info: 2: + IC(6.752 ns) + CELL(2.404 ns) = 10.390 ns; Loc. = PIN_D19; Fanout = 0; PIN Node = 'pOut[15]'
    Info: Total cell delay = 3.638 ns ( 35.01 % )
    Info: Total interconnect delay = 6.752 ns ( 64.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Thu Nov 27 09:37:59 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


