<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_fu_98_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44" VARIABLE="icmp_ln44" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_104_p2" SOURCE="" VARIABLE="add_ln44" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_fu_96_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44" VARIABLE="icmp_ln44" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_31_fu_102_p3" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44" VARIABLE="empty_31" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_75_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:54" VARIABLE="icmp_ln54" MODULE="compute_inc_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_81_p2" SOURCE="" VARIABLE="i_1" MODULE="compute_inc_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_stream_din" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:56" VARIABLE="add_ln56" MODULE="compute_inc_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_102_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62" VARIABLE="icmp_ln62" MODULE="store_result_Pipeline_mem_wr" LOOP="mem_wr" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_108_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62" VARIABLE="add_ln62" MODULE="store_result_Pipeline_mem_wr" LOOP="mem_wr" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_87_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62" VARIABLE="icmp_ln62" MODULE="store_result" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_27_fu_103_p3" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62" VARIABLE="empty_27" MODULE="store_result" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="size_c9_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:86" VARIABLE="size_c9" MODULE="vinc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="size_c_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:86" VARIABLE="size_c" MODULE="vinc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="out_r_c_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:86" VARIABLE="out_r_c" MODULE="vinc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="vinc" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="vinc" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
