# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\Users\welly\Documents\GitHub\LT39A\pratica02\atv02.csv
# Generated on: Fri Apr 12 14:39:18 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
ALUOut_ssD[6],Output,PIN_U24,5,B5_N0,PIN_U24,2.5 V,,,,,
ALUOut_ssD[5],Output,PIN_U23,5,B5_N1,PIN_U23,2.5 V,,,,,
ALUOut_ssD[4],Output,PIN_W25,5,B5_N1,PIN_W25,2.5 V,,,,,
ALUOut_ssD[3],Output,PIN_W22,5,B5_N0,PIN_W22,2.5 V,,,,,
ALUOut_ssD[2],Output,PIN_W21,5,B5_N1,PIN_W21,2.5 V,,,,,
ALUOut_ssD[1],Output,PIN_Y22,5,B5_N0,PIN_Y22,2.5 V,,,,,
ALUOut_ssD[0],Output,PIN_M24,6,B6_N2,PIN_M24,2.5 V,,,,,
ALUOut_ssU[6],Output,PIN_H22,6,B6_N0,PIN_H22,2.5 V,,,,,
ALUOut_ssU[5],Output,PIN_J22,6,B6_N0,PIN_J22,2.5 V,,,,,
ALUOut_ssU[4],Output,PIN_L25,6,B6_N1,PIN_L25,2.5 V,,,,,
ALUOut_ssU[3],Output,PIN_L26,6,B6_N1,PIN_L26,2.5 V,,,,,
ALUOut_ssU[2],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,
ALUOut_ssU[1],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,
ALUOut_ssU[0],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,
Clock50MHz,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
InpA[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,2.5 V,,,,,
InpA[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
InpA[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
InpA[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,2.5 V,,,,,
InpA_ssD[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,2.5 V,,,,,
InpA_ssD[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,2.5 V,,,,,
InpA_ssD[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,2.5 V,,,,,
InpA_ssD[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,2.5 V,,,,,
InpA_ssD[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,2.5 V,,,,,
InpA_ssD[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,2.5 V,,,,,
InpA_ssD[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,2.5 V,,,,,
InpA_ssU[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,2.5 V,,,,,
InpA_ssU[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,2.5 V,,,,,
InpA_ssU[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,2.5 V,,,,,
InpA_ssU[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,2.5 V,,,,,
InpA_ssU[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,2.5 V,,,,,
InpA_ssU[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,2.5 V,,,,,
InpA_ssU[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,2.5 V,,,,,
InpB[3],Input,PIN_Y23,5,B5_N2,PIN_Y23,2.5 V,,,,,
InpB[2],Input,PIN_Y24,5,B5_N2,PIN_Y24,2.5 V,,,,,
InpB[1],Input,PIN_AA22,5,B5_N2,PIN_AA22,2.5 V,,,,,
InpB[0],Input,PIN_AA23,5,B5_N2,PIN_AA23,2.5 V,,,,,
InpB_ssD[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,2.5 V,,,,,
InpB_ssD[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,2.5 V,,,,,
InpB_ssD[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,2.5 V,,,,,
InpB_ssD[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,2.5 V,,,,,
InpB_ssD[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,2.5 V,,,,,
InpB_ssD[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,2.5 V,,,,,
InpB_ssD[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,2.5 V,,,,,
InpB_ssU[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,2.5 V,,,,,
InpB_ssU[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,2.5 V,,,,,
InpB_ssU[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,2.5 V,,,,,
InpB_ssU[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,2.5 V,,,,,
InpB_ssU[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,2.5 V,,,,,
InpB_ssU[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,2.5 V,,,,,
InpB_ssU[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,2.5 V,,,,,
RegNxState[1],Output,PIN_E22,7,B7_N0,PIN_F19,2.5 V,,,,,
RegNxState[0],Output,PIN_E21,7,B7_N0,PIN_G19,2.5 V,,,,,
RegPrState[1],Output,PIN_F19,7,B7_N0,PIN_E22,2.5 V,,,,,
RegPrState[0],Output,PIN_G19,7,B7_N2,PIN_E21,2.5 V,,,,,
reset,Input,PIN_AC24,5,B5_N2,PIN_AC24,2.5 V,,,,,
