// Seed: 2192755686
module module_0;
  wire id_1;
endmodule
module module_1 (
    inout tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_52,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    output wor id_10,
    output wand id_11
    , id_53,
    input wand id_12,
    input tri id_13,
    input wor id_14
    , id_54,
    input uwire id_15,
    input tri0 id_16,
    output supply0 id_17
    , id_55,
    input wire id_18,
    input wor id_19,
    input tri0 id_20,
    input tri id_21,
    input tri id_22,
    input supply0 id_23,
    input uwire id_24,
    output tri id_25,
    input uwire id_26,
    input wor id_27#(-1),
    input tri1 id_28
    , id_56,
    input uwire id_29,
    input supply1 id_30,
    output tri id_31,
    output supply1 id_32,
    input tri1 id_33,
    input tri id_34,
    output tri0 id_35,
    output supply0 id_36,
    output wand id_37,
    input tri0 id_38,
    input tri1 id_39,
    input wand id_40,
    input supply0 id_41,
    output wire id_42,
    input wire id_43,
    output tri0 id_44,
    input wor id_45,
    output tri1 id_46,
    output wire id_47,
    input supply0 id_48,
    input wand id_49,
    input tri1 id_50
);
  assign id_17 = 1;
  id_57 :
  assert property (@(negedge id_26) 1)
  else;
  module_0 modCall_1 ();
endmodule
