--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.396(R)|    0.194(R)|clk_BUFGP         |   0.000|
HALL11      |    4.432(R)|   -0.461(R)|clk_BUFGP         |   0.000|
HALL12      |    3.502(R)|   -0.746(R)|clk_BUFGP         |   0.000|
HALL13      |    3.731(R)|   -1.292(R)|clk_BUFGP         |   0.000|
HALL14      |    3.848(R)|   -0.243(R)|clk_BUFGP         |   0.000|
HALL21      |    3.276(R)|   -0.640(R)|clk_BUFGP         |   0.000|
HALL22      |    1.817(R)|    0.132(R)|clk_BUFGP         |   0.000|
HALL23      |    4.334(R)|    0.678(R)|clk_BUFGP         |   0.000|
HALL24      |    2.850(R)|   -0.549(R)|clk_BUFGP         |   0.000|
HALL31      |    2.062(R)|   -0.181(R)|clk_BUFGP         |   0.000|
HALL32      |    1.569(R)|    0.219(R)|clk_BUFGP         |   0.000|
HALL33      |    1.256(R)|    0.470(R)|clk_BUFGP         |   0.000|
HALL34      |    1.705(R)|    0.111(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    6.519(R)|   -1.619(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.434(R)|   -0.396(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    7.107(R)|   -2.101(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    5.038(R)|    0.813(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    5.885(R)|    0.252(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.901(R)|    0.822(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    5.416(R)|    0.807(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.461(R)|    0.663(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    4.924(R)|    0.889(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.197(R)|    0.828(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.603(R)|    0.626(R)|clk_BUFGP         |   0.000|
TXE         |    4.908(R)|   -1.540(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   12.089(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.610(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   11.146(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.378(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   11.010(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   11.023(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.570(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   11.219(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.455(R)|clk_BUFGP         |   0.000|
LED<1>      |   11.706(R)|clk_BUFGP         |   0.000|
LED<2>      |   11.466(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.324(R)|clk_BUFGP         |   0.000|
M1n1        |   12.240(R)|clk_BUFGP         |   0.000|
M1n2        |   13.864(R)|clk_BUFGP         |   0.000|
M1n3        |   12.180(R)|clk_BUFGP         |   0.000|
M1n4        |   12.283(R)|clk_BUFGP         |   0.000|
M1p1        |   12.427(R)|clk_BUFGP         |   0.000|
M1p2        |   12.209(R)|clk_BUFGP         |   0.000|
M1p3        |   12.407(R)|clk_BUFGP         |   0.000|
M1p4        |   12.651(R)|clk_BUFGP         |   0.000|
M2n1        |   12.727(R)|clk_BUFGP         |   0.000|
M2n2        |   11.672(R)|clk_BUFGP         |   0.000|
M2n3        |   11.936(R)|clk_BUFGP         |   0.000|
M2n4        |   12.538(R)|clk_BUFGP         |   0.000|
M2p1        |   11.833(R)|clk_BUFGP         |   0.000|
M2p2        |   11.890(R)|clk_BUFGP         |   0.000|
M2p3        |   12.505(R)|clk_BUFGP         |   0.000|
M2p4        |   12.472(R)|clk_BUFGP         |   0.000|
M3n1        |   12.444(R)|clk_BUFGP         |   0.000|
M3n2        |   12.534(R)|clk_BUFGP         |   0.000|
M3n3        |   12.009(R)|clk_BUFGP         |   0.000|
M3n4        |   12.885(R)|clk_BUFGP         |   0.000|
M3p1        |   12.031(R)|clk_BUFGP         |   0.000|
M3p2        |   12.806(R)|clk_BUFGP         |   0.000|
M3p3        |   12.082(R)|clk_BUFGP         |   0.000|
M3p4        |   13.243(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.107(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    4.080|    4.080|
TEST_KEY<1>    |         |         |    3.845|    3.845|
TEST_KEY<2>    |         |         |    4.672|    4.672|
TEST_KEY<3>    |         |         |    4.299|    4.299|
clk            |         |         |    7.420|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.366|    3.366|
TEST_KEY<1>    |         |         |    3.131|    3.131|
TEST_KEY<2>    |         |         |    3.958|    3.958|
TEST_KEY<3>    |         |         |    3.585|    3.585|
clk            |         |         |    7.420|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.495|    2.495|
TEST_KEY<1>    |         |         |    2.260|    2.260|
TEST_KEY<2>    |         |         |    3.087|    3.087|
TEST_KEY<3>    |         |         |    2.714|    2.714|
clk            |         |         |    7.420|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.672|    2.672|
TEST_KEY<1>    |         |         |    2.437|    2.437|
TEST_KEY<2>    |         |         |    3.264|    3.264|
TEST_KEY<3>    |         |         |    2.891|    2.891|
clk            |         |         |    7.420|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    9.702|         |         |
TEST_KEY<1>    |         |    9.702|         |         |
TEST_KEY<2>    |         |    9.702|         |         |
TEST_KEY<3>    |         |    9.702|         |         |
clk            |   30.672|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 26 15:04:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 206 MB



