Analysis & Synthesis report for PipelineRISC
Fri Nov 30 20:49:55 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PipelineRISC|status_file:stfile|fsmstate7
 11. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_6|fsmstate
 12. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_5|fsmstate
 13. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_4|fsmstate
 14. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_3|fsmstate
 15. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_2|fsmstate
 16. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_1|fsmstate
 17. State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_0|fsmstate
 18. User-Specified and Inferred Latches
 19. Logic Cells Representing Combinational Loops
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Parameter Settings for User Entity Instance: Mux4:mx1
 27. Parameter Settings for User Entity Instance: Mux4:fmx1
 28. Parameter Settings for User Entity Instance: Mux2:mx2
 29. Parameter Settings for User Entity Instance: Mux4:mx10
 30. Parameter Settings for User Entity Instance: Mux2:mx4
 31. Parameter Settings for User Entity Instance: Mux2:mx11
 32. Parameter Settings for User Entity Instance: Mux4:mx12
 33. Parameter Settings for User Entity Instance: Mux2:mx3
 34. Parameter Settings for User Entity Instance: Mux4:mx5
 35. Parameter Settings for User Entity Instance: Mux4:mx6
 36. Parameter Settings for User Entity Instance: Mux4:fmx2
 37. Parameter Settings for User Entity Instance: Mux4:fmx3
 38. Parameter Settings for User Entity Instance: Mux2:mx7
 39. Parameter Settings for User Entity Instance: Mux2:mx8
 40. Parameter Settings for User Entity Instance: Mux2:mx9
 41. Parameter Settings for User Entity Instance: Mux2:mx13
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. Port Connectivity Checks: "hazard_unit:hdu"
 44. SignalTap II Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "auto_signaltap_0"
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 30 20:49:55 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; PipelineRISC                                ;
; Top-level Entity Name              ; PipelineRISC                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,964                                       ;
;     Total combinational functions  ; 3,458                                       ;
;     Dedicated logic registers      ; 4,518                                       ;
; Total registers                    ; 4518                                        ;
; Total pins                         ; 131                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,640                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; PipelineRISC       ; PipelineRISC       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+
; status_file.vhd                                                    ; yes             ; User VHDL File                               ; D:/Pipeline RISC/status_file.vhd                                                      ;             ;
; priority_encoder.vhd                                               ; yes             ; User VHDL File                               ; D:/Pipeline RISC/priority_encoder.vhd                                                 ;             ;
; hazard_unit.vhd                                                    ; yes             ; User VHDL File                               ; D:/Pipeline RISC/hazard_unit.vhd                                                      ;             ;
; FSM.vhd                                                            ; yes             ; User VHDL File                               ; D:/Pipeline RISC/FSM.vhd                                                              ;             ;
; forwarding_unit.vhd                                                ; yes             ; User VHDL File                               ; D:/Pipeline RISC/forwarding_unit.vhd                                                  ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; D:/Pipeline RISC/ALU.vhd                                                              ;             ;
; Mux2.vhd                                                           ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Mux2.vhd                                                             ;             ;
; Mux4.vhd                                                           ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Mux4.vhd                                                             ;             ;
; BitRem.vhd                                                         ; yes             ; User VHDL File                               ; D:/Pipeline RISC/BitRem.vhd                                                           ;             ;
; PipeRegA.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipeRegA.vhd                                                         ;             ;
; PipeRegB.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipeRegB.vhd                                                         ;             ;
; PipeRegC.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipeRegC.vhd                                                         ;             ;
; PipeRegD.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipeRegD.vhd                                                         ;             ;
; PipeRegE.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipeRegE.vhd                                                         ;             ;
; Controller.vhd                                                     ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Controller.vhd                                                       ;             ;
; Padder.vhd                                                         ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Padder.vhd                                                           ;             ;
; SignExtender1.vhd                                                  ; yes             ; User VHDL File                               ; D:/Pipeline RISC/SignExtender1.vhd                                                    ;             ;
; SignExtender2.vhd                                                  ; yes             ; User VHDL File                               ; D:/Pipeline RISC/SignExtender2.vhd                                                    ;             ;
; Equal.vhd                                                          ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Equal.vhd                                                            ;             ;
; Adder.vhd                                                          ; yes             ; User VHDL File                               ; D:/Pipeline RISC/Adder.vhd                                                            ;             ;
; DataMem.vhd                                                        ; yes             ; User VHDL File                               ; D:/Pipeline RISC/DataMem.vhd                                                          ;             ;
; InstrMem.vhd                                                       ; yes             ; User VHDL File                               ; D:/Pipeline RISC/InstrMem.vhd                                                         ;             ;
; RegFile.vhd                                                        ; yes             ; User VHDL File                               ; D:/Pipeline RISC/RegFile.vhd                                                          ;             ;
; PC.vhd                                                             ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PC.vhd                                                               ;             ;
; PipelineRISC.vhd                                                   ; yes             ; User VHDL File                               ; D:/Pipeline RISC/PipelineRISC.vhd                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_8124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/altsyncram_8124.tdf                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/mux_ssc.tdf                                                       ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/decode_dvf.tdf                                                    ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_0ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cntr_0ii.tdf                                                      ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cmpr_ugc.tdf                                                      ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cntr_i6j.tdf                                                      ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cntr_egi.tdf                                                      ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cmpr_qgc.tdf                                                      ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cntr_23j.tdf                                                      ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Pipeline RISC/db/cmpr_ngc.tdf                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld6d7c12e2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Pipeline RISC/db/ip/sld6d7c12e2/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,964     ;
;                                             ;           ;
; Total combinational functions               ; 3458      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2498      ;
;     -- 3 input functions                    ; 470       ;
;     -- <=2 input functions                  ; 490       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3335      ;
;     -- arithmetic mode                      ; 123       ;
;                                             ;           ;
; Total registers                             ; 4518      ;
;     -- Dedicated logic registers            ; 4518      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 131       ;
; Total memory bits                           ; 16640     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2595      ;
; Total fan-out                               ; 30029     ;
; Average fan-out                             ; 3.58      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PipelineRISC                                                                                                                           ; 3458 (13)         ; 4518 (1)     ; 16640       ; 0            ; 0       ; 0         ; 131  ; 0            ; |PipelineRISC                                                                                                                                                                                                                                                                                                                                            ; PipelineRISC                      ; work         ;
;    |ALU:alu_unit|                                                                                                                       ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|ALU:alu_unit                                                                                                                                                                                                                                                                                                                               ; ALU                               ; work         ;
;    |Adder:adder1|                                                                                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Adder:adder1                                                                                                                                                                                                                                                                                                                               ; Adder                             ; work         ;
;    |Adder:adder2|                                                                                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Adder:adder2                                                                                                                                                                                                                                                                                                                               ; Adder                             ; work         ;
;    |BitRem:btrm|                                                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|BitRem:btrm                                                                                                                                                                                                                                                                                                                                ; BitRem                            ; work         ;
;    |Controller:ctrl|                                                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Controller:ctrl                                                                                                                                                                                                                                                                                                                            ; Controller                        ; work         ;
;    |DataMem:dmem|                                                                                                                       ; 1566 (1566)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|DataMem:dmem                                                                                                                                                                                                                                                                                                                               ; DataMem                           ; work         ;
;    |Equal:eqCheck|                                                                                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Equal:eqCheck                                                                                                                                                                                                                                                                                                                              ; Equal                             ; work         ;
;    |InstrMem:im|                                                                                                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|InstrMem:im                                                                                                                                                                                                                                                                                                                                ; InstrMem                          ; work         ;
;    |Mux2:mx11|                                                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux2:mx11                                                                                                                                                                                                                                                                                                                                  ; Mux2                              ; work         ;
;    |Mux2:mx2|                                                                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux2:mx2                                                                                                                                                                                                                                                                                                                                   ; Mux2                              ; work         ;
;    |Mux2:mx3|                                                                                                                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux2:mx3                                                                                                                                                                                                                                                                                                                                   ; Mux2                              ; work         ;
;    |Mux2:mx8|                                                                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux2:mx8                                                                                                                                                                                                                                                                                                                                   ; Mux2                              ; work         ;
;    |Mux2:mx9|                                                                                                                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux2:mx9                                                                                                                                                                                                                                                                                                                                   ; Mux2                              ; work         ;
;    |Mux4:fmx2|                                                                                                                          ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux4:fmx2                                                                                                                                                                                                                                                                                                                                  ; Mux4                              ; work         ;
;    |Mux4:fmx3|                                                                                                                          ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux4:fmx3                                                                                                                                                                                                                                                                                                                                  ; Mux4                              ; work         ;
;    |Mux4:mx10|                                                                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|Mux4:mx10                                                                                                                                                                                                                                                                                                                                  ; Mux4                              ; work         ;
;    |PC:pc_reg|                                                                                                                          ; 36 (36)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PC:pc_reg                                                                                                                                                                                                                                                                                                                                  ; PC                                ; work         ;
;    |PipeRegA:pipe_a|                                                                                                                    ; 41 (41)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PipeRegA:pipe_a                                                                                                                                                                                                                                                                                                                            ; PipeRegA                          ; work         ;
;    |PipeRegB:pipe_b|                                                                                                                    ; 75 (75)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PipeRegB:pipe_b                                                                                                                                                                                                                                                                                                                            ; PipeRegB                          ; work         ;
;    |PipeRegC:pipe_c|                                                                                                                    ; 114 (114)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PipeRegC:pipe_c                                                                                                                                                                                                                                                                                                                            ; PipeRegC                          ; work         ;
;    |PipeRegD:pipe_d|                                                                                                                    ; 110 (110)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PipeRegD:pipe_d                                                                                                                                                                                                                                                                                                                            ; PipeRegD                          ; work         ;
;    |PipeRegE:pipe_e|                                                                                                                    ; 52 (52)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|PipeRegE:pipe_e                                                                                                                                                                                                                                                                                                                            ; PipeRegE                          ; work         ;
;    |RegFile:reg_file|                                                                                                                   ; 111 (111)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|RegFile:reg_file                                                                                                                                                                                                                                                                                                                           ; RegFile                           ; work         ;
;    |forwarding_unit:fwd_unit|                                                                                                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|forwarding_unit:fwd_unit                                                                                                                                                                                                                                                                                                                   ; forwarding_unit                   ; work         ;
;    |hazard_unit:hdu|                                                                                                                    ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|hazard_unit:hdu                                                                                                                                                                                                                                                                                                                            ; hazard_unit                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (81)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 728 (2)           ; 1835 (260)   ; 16640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 726 (0)           ; 1575 (0)     ; 16640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 726 (88)          ; 1575 (594)   ; 16640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 16640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 16640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated                                                                                                                                                 ; altsyncram_8124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 306 (1)           ; 666 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 260 (0)           ; 650 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 390 (390)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 260 (0)           ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 45 (45)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 195 (9)           ; 180 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_0ii:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated                                                             ; cntr_0ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 130 (130)         ; 130 (130)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |status_file:stfile|                                                                                                                 ; 38 (6)            ; 23 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile                                                                                                                                                                                                                                                                                                                         ; status_file                       ; work         ;
;       |FSM:FSM_0|                                                                                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_0                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_1|                                                                                                                       ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_1                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_2|                                                                                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_2                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_3|                                                                                                                       ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_3                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_4|                                                                                                                       ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_4                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_5|                                                                                                                       ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_5                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
;       |FSM:FSM_6|                                                                                                                       ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineRISC|status_file:stfile|FSM:FSM_6                                                                                                                                                                                                                                                                                                               ; FSM                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 130          ; 128          ; 130          ; 16640 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PipelineRISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|fsmstate7               ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; fsmstate7.s3 ; fsmstate7.s2 ; fsmstate7.s1 ; fsmstate7.s0 ;
+--------------+--------------+--------------+--------------+--------------+
; fsmstate7.s0 ; 0            ; 0            ; 0            ; 0            ;
; fsmstate7.s1 ; 0            ; 0            ; 1            ; 1            ;
; fsmstate7.s2 ; 0            ; 1            ; 0            ; 1            ;
; fsmstate7.s3 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_6|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_5|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_4|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_3|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_2|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_1|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |PipelineRISC|status_file:stfile|FSM:FSM_0|fsmstate ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmstate.s0 ; fsmstate.s2 ; fsmstate.s1 ; fsmstate.s3 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmstate.s3 ; 0           ; 0           ; 0           ; 0           ;
; fsmstate.s1 ; 0           ; 0           ; 1           ; 1           ;
; fsmstate.s2 ; 0           ; 1           ; 0           ; 1           ;
; fsmstate.s0 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; DataMem:dmem|data_out[0]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[1]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[2]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[3]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[4]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[5]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[6]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[7]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[8]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[9]                            ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[10]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[11]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[12]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[13]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[14]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; DataMem:dmem|data_out[15]                           ; DataMem:dmem|data_out[15]       ; yes                    ;
; ALU:alu_unit|carry                                  ; ALU:alu_unit|Equal0             ; yes                    ;
; ALU:alu_unit|zero                                   ; PipeRegC:pipe_c|alu_op[1]       ; yes                    ;
; hazard_unit:hdu|fsmz_write                          ; forwarding_unit:fwd_unit|Equal2 ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; hazard_unit:hdu|out_flag_LMSM                          ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+------------------------------------------+-----------------------------------------+
; Register name                            ; Reason for Removal                      ;
+------------------------------------------+-----------------------------------------+
; PipeRegB:pipe_b|r1_c_in                  ; Stuck at GND due to stuck port data_in  ;
; PipeRegC:pipe_c|r1_c_in                  ; Stuck at GND due to stuck port data_in  ;
; PipeRegA:pipe_a|ir_a[15]                 ; Merged with PipeRegA:pipe_a|ir_a[11]    ;
; PipeRegA:pipe_a|ir_a[8]                  ; Merged with PipeRegA:pipe_a|ir_a[12]    ;
; PipeRegC:pipe_c|ir_c[15]                 ; Merged with PipeRegC:pipe_c|ir_c[11]    ;
; PipeRegC:pipe_c|ir_c[8]                  ; Merged with PipeRegC:pipe_c|ir_c[12]    ;
; PipeRegD:pipe_d|ir_d[15]                 ; Merged with PipeRegD:pipe_d|ir_d[11]    ;
; PipeRegD:pipe_d|ir_d[8]                  ; Merged with PipeRegD:pipe_d|ir_d[12]    ;
; PipeRegC:pipe_c|pc_in[0]                 ; Merged with PipeRegC:pipe_c|alu_b_in[1] ;
; PipeRegC:pipe_c|r7_din_in[0]             ; Merged with PipeRegC:pipe_c|alu_b_in[1] ;
; PipeRegB:pipe_b|ir_b[15]                 ; Merged with PipeRegB:pipe_b|ir_b[11]    ;
; PipeRegB:pipe_b|ir_b[8]                  ; Merged with PipeRegB:pipe_b|ir_b[12]    ;
; PipeRegB:pipe_b|pc_in[0]                 ; Merged with PipeRegB:pipe_b|alu_b_in[1] ;
; PipeRegB:pipe_b|r7_din_in[0]             ; Merged with PipeRegB:pipe_b|alu_b_in[1] ;
; PipeRegC:pipe_c|mem_addr_in              ; Merged with PipeRegC:pipe_c|bm_c_in     ;
; PipeRegB:pipe_b|mem_addr_in              ; Merged with PipeRegB:pipe_b|bm_c_in     ;
; PipeRegA:pipe_a|ir_a[1,2]                ; Merged with PipeRegA:pipe_a|ir_a[13]    ;
; PipeRegB:pipe_b|ir_b[1,2]                ; Merged with PipeRegB:pipe_b|ir_b[13]    ;
; PipeRegC:pipe_c|ir_c[1,2]                ; Merged with PipeRegC:pipe_c|ir_c[13]    ;
; PipeRegA:pipe_a|ir_a[9]                  ; Stuck at VCC due to stuck port data_in  ;
; PipeRegB:pipe_b|ir_b[9]                  ; Stuck at VCC due to stuck port data_in  ;
; PipeRegC:pipe_c|ir_c[9]                  ; Stuck at VCC due to stuck port data_in  ;
; PipeRegD:pipe_d|ir_d[9]                  ; Stuck at VCC due to stuck port data_in  ;
; PipeRegE:pipe_e|ir_e[9]                  ; Stuck at VCC due to stuck port data_in  ;
; status_file:stfile|fsmstate7.s3          ; Lost fanout                             ;
; status_file:stfile|fsmstate7.s2          ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_6|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_5|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_4|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_3|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_2|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_1|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_0|fsmstate.s3 ; Lost fanout                             ;
; status_file:stfile|FSM:FSM_0|fsmstate.s0 ; Stuck at GND due to stuck port data_in  ;
; status_file:stfile|FSM:FSM_2|fsmstate.s0 ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 38   ;                                         ;
+------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+
; PipeRegA:pipe_a|ir_a[9] ; Stuck at VCC              ; PipeRegB:pipe_b|ir_b[9], PipeRegC:pipe_c|ir_c[9], PipeRegD:pipe_d|ir_d[9], ;
;                         ; due to stuck port data_in ; PipeRegE:pipe_e|ir_e[9]                                                    ;
; PipeRegB:pipe_b|r1_c_in ; Stuck at GND              ; PipeRegC:pipe_c|r1_c_in                                                    ;
;                         ; due to stuck port data_in ;                                                                            ;
+-------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4518  ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 2826  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2891  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DataMem:dmem|mem[21][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[20][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[17][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[18][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[19][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[0][0]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DataMem:dmem|mem[15][0]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[15][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[18][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[21][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[17][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[20][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[19][1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[0][1]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DataMem:dmem|mem[19][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[18][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[17][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[20][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[0][2]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DataMem:dmem|mem[21][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[15][2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[21][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[20][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[17][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[18][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[19][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[0][3]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DataMem:dmem|mem[15][3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[16][4]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[17][7]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DataMem:dmem|mem[18][13]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[21][13]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[18][14]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[20][14]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[18][15]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[20][15]                                                                                                                                                                                                                                                                                                        ; 1       ;
; DataMem:dmem|mem[0][15]                                                                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |PipelineRISC|PipeRegA:pipe_a|ir_a[10]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PipelineRISC|PipeRegE:pipe_e|ao_e[2]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PipelineRISC|PipeRegD:pipe_d|ao_d[4]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |PipelineRISC|PipeRegD:pipe_d|ao_d[12]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PipelineRISC|PipeRegB:pipe_b|reg_write             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |PipelineRISC|PipeRegB:pipe_b|alu_a_in[0]           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |PipelineRISC|PipeRegC:pipe_c|r1_c[8]               ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |PipelineRISC|PC:pc_reg|pc_data[1]                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PipelineRISC|RegFile:reg_file|regFile[7][0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|fsmstate7          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |PipelineRISC|hazard_unit:hdu|Mux1                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |PipelineRISC|hazard_unit:hdu|Mux2                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |PipelineRISC|RegFile:reg_file|Mux31                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |PipelineRISC|Mux4:fmx3|Mux13                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_6|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_5|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_4|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_3|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_2|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_1|fsmstate ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PipelineRISC|status_file:stfile|FSM:FSM_0|fsmstate ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |PipelineRISC|Mux4:fmx3|Mux8                        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |PipelineRISC|Mux4:fmx2|Mux15                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |PipelineRISC|Mux2:mx2|data_out[2]                  ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |PipelineRISC|DataMem:dmem|Mux15                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PipelineRISC|Mux4:mx10|Mux0                        ;
; 36:1               ; 7 bits    ; 168 LEs       ; 28 LEs               ; 140 LEs                ; No         ; |PipelineRISC|hazard_unit:hdu|n_fsm_write           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mx1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:fmx1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 3     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mx10 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 3     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx11 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mx12 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 8     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mx5 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:mx6 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:fmx2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4:fmx3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx7 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx8 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx9 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mx13 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 411                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 130                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hazard_unit:hdu"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; stalling ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 130                 ; 130              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 131                         ;
; cycloneiii_ff         ; 2593                        ;
;     CLR               ; 2                           ;
;     ENA               ; 43                          ;
;     ENA CLR           ; 2176                        ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 56                          ;
;     plain             ; 300                         ;
; cycloneiii_lcell_comb ; 2608                        ;
;     arith             ; 46                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 2562                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 284                         ;
;         3 data inputs ; 208                         ;
;         4 data inputs ; 2030                        ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; clk_50               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                              ; N/A     ;
; nrst                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nrst                                ; N/A     ;
; nrst                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nrst                                ; N/A     ;
; r0[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][0]      ; N/A     ;
; r0[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][0]      ; N/A     ;
; r0[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][10]     ; N/A     ;
; r0[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][10]     ; N/A     ;
; r0[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][11]     ; N/A     ;
; r0[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][11]     ; N/A     ;
; r0[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][12]     ; N/A     ;
; r0[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][12]     ; N/A     ;
; r0[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][13]     ; N/A     ;
; r0[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][13]     ; N/A     ;
; r0[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][14]     ; N/A     ;
; r0[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][14]     ; N/A     ;
; r0[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][15]     ; N/A     ;
; r0[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][15]     ; N/A     ;
; r0[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][1]      ; N/A     ;
; r0[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][1]      ; N/A     ;
; r0[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][2]      ; N/A     ;
; r0[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][2]      ; N/A     ;
; r0[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][3]      ; N/A     ;
; r0[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][3]      ; N/A     ;
; r0[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][4]      ; N/A     ;
; r0[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][4]      ; N/A     ;
; r0[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][5]      ; N/A     ;
; r0[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][5]      ; N/A     ;
; r0[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][6]      ; N/A     ;
; r0[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][6]      ; N/A     ;
; r0[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][7]      ; N/A     ;
; r0[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][7]      ; N/A     ;
; r0[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][8]      ; N/A     ;
; r0[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][8]      ; N/A     ;
; r0[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][9]      ; N/A     ;
; r0[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[0][9]      ; N/A     ;
; r1[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][0]      ; N/A     ;
; r1[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][0]      ; N/A     ;
; r1[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][10]     ; N/A     ;
; r1[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][10]     ; N/A     ;
; r1[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][11]     ; N/A     ;
; r1[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][11]     ; N/A     ;
; r1[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][12]     ; N/A     ;
; r1[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][12]     ; N/A     ;
; r1[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][13]     ; N/A     ;
; r1[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][13]     ; N/A     ;
; r1[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][14]     ; N/A     ;
; r1[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][14]     ; N/A     ;
; r1[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][15]     ; N/A     ;
; r1[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][15]     ; N/A     ;
; r1[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][1]      ; N/A     ;
; r1[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][1]      ; N/A     ;
; r1[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][2]      ; N/A     ;
; r1[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][2]      ; N/A     ;
; r1[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][3]      ; N/A     ;
; r1[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][3]      ; N/A     ;
; r1[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][4]      ; N/A     ;
; r1[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][4]      ; N/A     ;
; r1[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][5]      ; N/A     ;
; r1[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][5]      ; N/A     ;
; r1[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][6]      ; N/A     ;
; r1[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][6]      ; N/A     ;
; r1[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][7]      ; N/A     ;
; r1[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][7]      ; N/A     ;
; r1[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][8]      ; N/A     ;
; r1[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][8]      ; N/A     ;
; r1[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][9]      ; N/A     ;
; r1[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[1][9]      ; N/A     ;
; r2[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][0]      ; N/A     ;
; r2[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][0]      ; N/A     ;
; r2[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][10]     ; N/A     ;
; r2[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][10]     ; N/A     ;
; r2[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][11]     ; N/A     ;
; r2[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][11]     ; N/A     ;
; r2[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][12]     ; N/A     ;
; r2[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][12]     ; N/A     ;
; r2[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][13]     ; N/A     ;
; r2[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][13]     ; N/A     ;
; r2[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][14]     ; N/A     ;
; r2[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][14]     ; N/A     ;
; r2[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][15]     ; N/A     ;
; r2[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][15]     ; N/A     ;
; r2[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][1]      ; N/A     ;
; r2[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][1]      ; N/A     ;
; r2[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][2]      ; N/A     ;
; r2[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][2]      ; N/A     ;
; r2[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][3]      ; N/A     ;
; r2[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][3]      ; N/A     ;
; r2[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][4]      ; N/A     ;
; r2[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][4]      ; N/A     ;
; r2[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][5]      ; N/A     ;
; r2[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][5]      ; N/A     ;
; r2[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][6]      ; N/A     ;
; r2[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][6]      ; N/A     ;
; r2[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][7]      ; N/A     ;
; r2[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][7]      ; N/A     ;
; r2[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][8]      ; N/A     ;
; r2[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][8]      ; N/A     ;
; r2[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][9]      ; N/A     ;
; r2[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[2][9]      ; N/A     ;
; r3[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][0]      ; N/A     ;
; r3[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][0]      ; N/A     ;
; r3[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][10]     ; N/A     ;
; r3[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][10]     ; N/A     ;
; r3[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][11]     ; N/A     ;
; r3[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][11]     ; N/A     ;
; r3[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][12]     ; N/A     ;
; r3[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][12]     ; N/A     ;
; r3[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][13]     ; N/A     ;
; r3[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][13]     ; N/A     ;
; r3[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][14]     ; N/A     ;
; r3[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][14]     ; N/A     ;
; r3[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][15]     ; N/A     ;
; r3[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][15]     ; N/A     ;
; r3[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][1]      ; N/A     ;
; r3[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][1]      ; N/A     ;
; r3[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][2]      ; N/A     ;
; r3[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][2]      ; N/A     ;
; r3[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][3]      ; N/A     ;
; r3[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][3]      ; N/A     ;
; r3[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][4]      ; N/A     ;
; r3[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][4]      ; N/A     ;
; r3[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][5]      ; N/A     ;
; r3[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][5]      ; N/A     ;
; r3[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][6]      ; N/A     ;
; r3[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][6]      ; N/A     ;
; r3[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][7]      ; N/A     ;
; r3[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][7]      ; N/A     ;
; r3[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][8]      ; N/A     ;
; r3[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][8]      ; N/A     ;
; r3[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][9]      ; N/A     ;
; r3[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[3][9]      ; N/A     ;
; r4[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][0]      ; N/A     ;
; r4[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][0]      ; N/A     ;
; r4[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][10]     ; N/A     ;
; r4[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][10]     ; N/A     ;
; r4[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][11]     ; N/A     ;
; r4[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][11]     ; N/A     ;
; r4[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][12]     ; N/A     ;
; r4[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][12]     ; N/A     ;
; r4[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][13]     ; N/A     ;
; r4[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][13]     ; N/A     ;
; r4[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][14]     ; N/A     ;
; r4[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][14]     ; N/A     ;
; r4[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][15]     ; N/A     ;
; r4[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][15]     ; N/A     ;
; r4[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][1]      ; N/A     ;
; r4[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][1]      ; N/A     ;
; r4[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][2]      ; N/A     ;
; r4[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][2]      ; N/A     ;
; r4[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][3]      ; N/A     ;
; r4[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][3]      ; N/A     ;
; r4[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][4]      ; N/A     ;
; r4[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][4]      ; N/A     ;
; r4[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][5]      ; N/A     ;
; r4[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][5]      ; N/A     ;
; r4[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][6]      ; N/A     ;
; r4[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][6]      ; N/A     ;
; r4[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][7]      ; N/A     ;
; r4[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][7]      ; N/A     ;
; r4[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][8]      ; N/A     ;
; r4[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][8]      ; N/A     ;
; r4[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][9]      ; N/A     ;
; r4[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[4][9]      ; N/A     ;
; r5[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][0]      ; N/A     ;
; r5[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][0]      ; N/A     ;
; r5[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][10]     ; N/A     ;
; r5[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][10]     ; N/A     ;
; r5[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][11]     ; N/A     ;
; r5[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][11]     ; N/A     ;
; r5[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][12]     ; N/A     ;
; r5[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][12]     ; N/A     ;
; r5[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][13]     ; N/A     ;
; r5[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][13]     ; N/A     ;
; r5[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][14]     ; N/A     ;
; r5[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][14]     ; N/A     ;
; r5[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][15]     ; N/A     ;
; r5[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][15]     ; N/A     ;
; r5[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][1]      ; N/A     ;
; r5[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][1]      ; N/A     ;
; r5[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][2]      ; N/A     ;
; r5[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][2]      ; N/A     ;
; r5[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][3]      ; N/A     ;
; r5[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][3]      ; N/A     ;
; r5[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][4]      ; N/A     ;
; r5[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][4]      ; N/A     ;
; r5[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][5]      ; N/A     ;
; r5[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][5]      ; N/A     ;
; r5[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][6]      ; N/A     ;
; r5[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][6]      ; N/A     ;
; r5[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][7]      ; N/A     ;
; r5[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][7]      ; N/A     ;
; r5[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][8]      ; N/A     ;
; r5[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][8]      ; N/A     ;
; r5[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][9]      ; N/A     ;
; r5[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[5][9]      ; N/A     ;
; r6[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][0]      ; N/A     ;
; r6[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][0]      ; N/A     ;
; r6[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][10]     ; N/A     ;
; r6[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][10]     ; N/A     ;
; r6[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][11]     ; N/A     ;
; r6[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][11]     ; N/A     ;
; r6[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][12]     ; N/A     ;
; r6[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][12]     ; N/A     ;
; r6[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][13]     ; N/A     ;
; r6[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][13]     ; N/A     ;
; r6[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][14]     ; N/A     ;
; r6[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][14]     ; N/A     ;
; r6[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][15]     ; N/A     ;
; r6[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][15]     ; N/A     ;
; r6[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][1]      ; N/A     ;
; r6[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][1]      ; N/A     ;
; r6[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][2]      ; N/A     ;
; r6[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][2]      ; N/A     ;
; r6[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][3]      ; N/A     ;
; r6[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][3]      ; N/A     ;
; r6[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][4]      ; N/A     ;
; r6[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][4]      ; N/A     ;
; r6[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][5]      ; N/A     ;
; r6[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][5]      ; N/A     ;
; r6[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][6]      ; N/A     ;
; r6[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][6]      ; N/A     ;
; r6[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][7]      ; N/A     ;
; r6[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][7]      ; N/A     ;
; r6[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][8]      ; N/A     ;
; r6[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][8]      ; N/A     ;
; r6[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][9]      ; N/A     ;
; r6[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[6][9]      ; N/A     ;
; r7[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][0]      ; N/A     ;
; r7[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][0]      ; N/A     ;
; r7[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][10]     ; N/A     ;
; r7[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][10]     ; N/A     ;
; r7[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][11]     ; N/A     ;
; r7[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][11]     ; N/A     ;
; r7[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][12]     ; N/A     ;
; r7[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][12]     ; N/A     ;
; r7[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][13]     ; N/A     ;
; r7[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][13]     ; N/A     ;
; r7[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][14]     ; N/A     ;
; r7[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][14]     ; N/A     ;
; r7[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][15]     ; N/A     ;
; r7[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][15]     ; N/A     ;
; r7[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][1]      ; N/A     ;
; r7[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][1]      ; N/A     ;
; r7[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][2]      ; N/A     ;
; r7[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][2]      ; N/A     ;
; r7[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][3]      ; N/A     ;
; r7[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][3]      ; N/A     ;
; r7[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][4]      ; N/A     ;
; r7[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][4]      ; N/A     ;
; r7[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][5]      ; N/A     ;
; r7[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][5]      ; N/A     ;
; r7[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][6]      ; N/A     ;
; r7[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][6]      ; N/A     ;
; r7[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][7]      ; N/A     ;
; r7[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][7]      ; N/A     ;
; r7[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][8]      ; N/A     ;
; r7[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][8]      ; N/A     ;
; r7[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][9]      ; N/A     ;
; r7[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegFile:reg_file|regFile[7][9]      ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 30 20:49:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineRISC -c PipelineRISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file status_file.vhd
    Info (12022): Found design unit 1: status_file-status_file_arch File: D:/Pipeline RISC/status_file.vhd Line: 19
    Info (12023): Found entity 1: status_file File: D:/Pipeline RISC/status_file.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-priority_encoder_arch File: D:/Pipeline RISC/priority_encoder.vhd Line: 12
    Info (12023): Found entity 1: priority_encoder File: D:/Pipeline RISC/priority_encoder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hazard_unit.vhd
    Info (12022): Found design unit 1: hazard_unit-hazard_unit_arch File: D:/Pipeline RISC/hazard_unit.vhd Line: 23
    Info (12023): Found entity 1: hazard_unit File: D:/Pipeline RISC/hazard_unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-fsm_arch File: D:/Pipeline RISC/FSM.vhd Line: 15
    Info (12023): Found entity 1: FSM File: D:/Pipeline RISC/FSM.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-forwarding_unit_arch File: D:/Pipeline RISC/forwarding_unit.vhd Line: 16
    Info (12023): Found entity 1: forwarding_unit File: D:/Pipeline RISC/forwarding_unit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Behave File: D:/Pipeline RISC/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: D:/Pipeline RISC/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: Mux2-Behave File: D:/Pipeline RISC/Mux2.vhd Line: 14
    Info (12023): Found entity 1: Mux2 File: D:/Pipeline RISC/Mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: Mux4-Behave File: D:/Pipeline RISC/Mux4.vhd Line: 16
    Info (12023): Found entity 1: Mux4 File: D:/Pipeline RISC/Mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bitrem.vhd
    Info (12022): Found design unit 1: BitRem-Behave File: D:/Pipeline RISC/BitRem.vhd Line: 11
    Info (12023): Found entity 1: BitRem File: D:/Pipeline RISC/BitRem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piperega.vhd
    Info (12022): Found design unit 1: PipeRegA-Behave File: D:/Pipeline RISC/PipeRegA.vhd Line: 21
    Info (12023): Found entity 1: PipeRegA File: D:/Pipeline RISC/PipeRegA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piperegb.vhd
    Info (12022): Found design unit 1: PipeRegB-Behave File: D:/Pipeline RISC/PipeRegB.vhd Line: 36
    Info (12023): Found entity 1: PipeRegB File: D:/Pipeline RISC/PipeRegB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piperegc.vhd
    Info (12022): Found design unit 1: PipeRegC-Behave File: D:/Pipeline RISC/PipeRegC.vhd Line: 39
    Info (12023): Found entity 1: PipeRegC File: D:/Pipeline RISC/PipeRegC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piperegd.vhd
    Info (12022): Found design unit 1: PipeRegD-Behave File: D:/Pipeline RISC/PipeRegD.vhd Line: 29
    Info (12023): Found entity 1: PipeRegD File: D:/Pipeline RISC/PipeRegD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file piperege.vhd
    Info (12022): Found design unit 1: PipeRegE-Behave File: D:/Pipeline RISC/PipeRegE.vhd Line: 23
    Info (12023): Found entity 1: PipeRegE File: D:/Pipeline RISC/PipeRegE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-Behave File: D:/Pipeline RISC/Controller.vhd Line: 19
    Info (12023): Found entity 1: Controller File: D:/Pipeline RISC/Controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file padder.vhd
    Info (12022): Found design unit 1: Padder-Behave File: D:/Pipeline RISC/Padder.vhd Line: 11
    Info (12023): Found entity 1: Padder File: D:/Pipeline RISC/Padder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender1.vhd
    Info (12022): Found design unit 1: SignExtender1-Behave File: D:/Pipeline RISC/SignExtender1.vhd Line: 11
    Info (12023): Found entity 1: SignExtender1 File: D:/Pipeline RISC/SignExtender1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextender2.vhd
    Info (12022): Found design unit 1: SignExtender2-Behave File: D:/Pipeline RISC/SignExtender2.vhd Line: 11
    Info (12023): Found entity 1: SignExtender2 File: D:/Pipeline RISC/SignExtender2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file equal.vhd
    Info (12022): Found design unit 1: Equal-Behave File: D:/Pipeline RISC/Equal.vhd Line: 12
    Info (12023): Found entity 1: Equal File: D:/Pipeline RISC/Equal.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: Adder-Behave File: D:/Pipeline RISC/Adder.vhd Line: 12
    Info (12023): Found entity 1: Adder File: D:/Pipeline RISC/Adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhd
    Info (12022): Found design unit 1: DataMem-Behave File: D:/Pipeline RISC/DataMem.vhd Line: 22
    Info (12023): Found entity 1: DataMem File: D:/Pipeline RISC/DataMem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instrmem.vhd
    Info (12022): Found design unit 1: InstrMem-Behave File: D:/Pipeline RISC/InstrMem.vhd Line: 15
    Info (12023): Found entity 1: InstrMem File: D:/Pipeline RISC/InstrMem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: RegFile-Behave File: D:/Pipeline RISC/RegFile.vhd Line: 31
    Info (12023): Found entity 1: RegFile File: D:/Pipeline RISC/RegFile.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behave File: D:/Pipeline RISC/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: D:/Pipeline RISC/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pipelinerisc.vhd
    Info (12022): Found design unit 1: PipelineRISC-Behave File: D:/Pipeline RISC/PipelineRISC.vhd Line: 18
    Info (12023): Found entity 1: PipelineRISC File: D:/Pipeline RISC/PipelineRISC.vhd Line: 9
Info (12127): Elaborating entity "PipelineRISC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PipelineRISC.vhd(322): object "stalling" assigned a value but never read File: D:/Pipeline RISC/PipelineRISC.vhd Line: 322
Warning (10492): VHDL Process Statement warning at PipelineRISC.vhd(535): signal "eq_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/PipelineRISC.vhd Line: 535
Info (12128): Elaborating entity "hazard_unit" for hierarchy "hazard_unit:hdu" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 364
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(34): signal "flag_LMSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/hazard_unit.vhd Line: 34
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(35): signal "IR_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/hazard_unit.vhd Line: 35
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(45): signal "BM_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/hazard_unit.vhd Line: 45
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(70): signal "IR_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/hazard_unit.vhd Line: 70
Warning (10631): VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable "fsmz_write", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable "flush_status", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at hazard_unit.vhd(26): inferring latch(es) for signal or variable "stalling", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Info (10041): Inferred latch for "stalling" at hazard_unit.vhd(26) File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Info (10041): Inferred latch for "flush_status" at hazard_unit.vhd(26) File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Info (10041): Inferred latch for "fsmz_write" at hazard_unit.vhd(26) File: D:/Pipeline RISC/hazard_unit.vhd Line: 26
Info (12128): Elaborating entity "status_file" for hierarchy "status_file:stfile" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 370
Warning (10492): VHDL Process Statement warning at status_file.vhd(45): signal "fsmstate7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 45
Warning (10492): VHDL Process Statement warning at status_file.vhd(47): signal "fsmstate7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 47
Warning (10492): VHDL Process Statement warning at status_file.vhd(49): signal "fsmstate7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 49
Warning (10492): VHDL Process Statement warning at status_file.vhd(86): signal "flush_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 86
Warning (10492): VHDL Process Statement warning at status_file.vhd(89): signal "fsmc_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 89
Warning (10492): VHDL Process Statement warning at status_file.vhd(89): signal "IR_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 89
Warning (10492): VHDL Process Statement warning at status_file.vhd(109): signal "flush_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 109
Warning (10492): VHDL Process Statement warning at status_file.vhd(112): signal "fsmz_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 112
Warning (10492): VHDL Process Statement warning at status_file.vhd(112): signal "IR_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 112
Warning (10492): VHDL Process Statement warning at status_file.vhd(113): signal "IR_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/status_file.vhd Line: 113
Info (12128): Elaborating entity "FSM" for hierarchy "status_file:stfile|FSM:FSM_0" File: D:/Pipeline RISC/status_file.vhd Line: 32
Warning (10492): VHDL Process Statement warning at FSM.vhd(23): signal "fsmstate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/FSM.vhd Line: 23
Warning (10492): VHDL Process Statement warning at FSM.vhd(25): signal "fsmstate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/FSM.vhd Line: 25
Warning (10492): VHDL Process Statement warning at FSM.vhd(27): signal "fsmstate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/FSM.vhd Line: 27
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_reg" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 372
Info (12128): Elaborating entity "Mux4" for hierarchy "Mux4:mx1" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 373
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:adder1" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 385
Info (12128): Elaborating entity "InstrMem" for hierarchy "InstrMem:im" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 386
Info (12128): Elaborating entity "PipeRegA" for hierarchy "PipeRegA:pipe_a" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 388
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:ctrl" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 389
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:fwd_unit" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 392
Info (12128): Elaborating entity "PipeRegB" for hierarchy "PipeRegB:pipe_b" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 394
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:mx2" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 403
Info (12128): Elaborating entity "Mux4" for hierarchy "Mux4:mx10" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 407
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:mx4" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 413
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:mx3" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 427
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:reg_file" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 431
Info (12128): Elaborating entity "BitRem" for hierarchy "BitRem:btrm" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 434
Info (12128): Elaborating entity "PipeRegC" for hierarchy "PipeRegC:pipe_c" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 437
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_unit" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 510
Warning (10631): VHDL Process Statement warning at ALU.vhd(37): inferring latch(es) for signal or variable "carry", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/ALU.vhd Line: 37
Warning (10631): VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/ALU.vhd Line: 46
Info (10041): Inferred latch for "zero" at ALU.vhd(46) File: D:/Pipeline RISC/ALU.vhd Line: 46
Info (10041): Inferred latch for "carry" at ALU.vhd(37) File: D:/Pipeline RISC/ALU.vhd Line: 37
Info (12128): Elaborating entity "Padder" for hierarchy "Padder:padder_unit" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 512
Info (12128): Elaborating entity "SignExtender1" for hierarchy "SignExtender1:se1" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 514
Info (12128): Elaborating entity "SignExtender2" for hierarchy "SignExtender2:se2" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 515
Info (12128): Elaborating entity "Equal" for hierarchy "Equal:eqCheck" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 521
Info (12128): Elaborating entity "PipeRegD" for hierarchy "PipeRegD:pipe_d" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 523
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:dmem" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 554
Warning (10492): VHDL Process Statement warning at DataMem.vhd(37): signal "mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Pipeline RISC/DataMem.vhd Line: 37
Warning (10631): VHDL Process Statement warning at DataMem.vhd(29): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[0]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[1]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[2]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[3]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[4]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[5]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[6]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[7]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[8]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[9]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[10]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[11]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[12]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[13]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[14]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (10041): Inferred latch for "data_out[15]" at DataMem.vhd(29) File: D:/Pipeline RISC/DataMem.vhd Line: 29
Info (12128): Elaborating entity "priority_encoder" for hierarchy "priority_encoder:prienc1" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 555
Info (12128): Elaborating entity "PipeRegE" for hierarchy "PipeRegE:pipe_e" File: D:/Pipeline RISC/PipelineRISC.vhd Line: 561
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf
    Info (12023): Found entity 1: altsyncram_8124 File: D:/Pipeline RISC/db/altsyncram_8124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/Pipeline RISC/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Pipeline RISC/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf
    Info (12023): Found entity 1: cntr_0ii File: D:/Pipeline RISC/db/cntr_0ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/Pipeline RISC/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/Pipeline RISC/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/Pipeline RISC/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/Pipeline RISC/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Pipeline RISC/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Pipeline RISC/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.11.30.20:49:34 Progress: Loading sld6d7c12e2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Pipeline RISC/db/ip/sld6d7c12e2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Pipeline RISC/db/ip/sld6d7c12e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14026): LATCH primitive "hazard_unit:hdu|flush_status" is permanently enabled File: D:/Pipeline RISC/hazard_unit.vhd Line: 19
Warning (13012): Latch hazard_unit:hdu|fsmz_write has unsafe behavior File: D:/Pipeline RISC/hazard_unit.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PipeRegA:pipe_a|ir_a[14] File: D:/Pipeline RISC/PipeRegA.vhd Line: 32
Info (13000): Registers with preset signals will power-up high File: D:/Pipeline RISC/DataMem.vhd Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7278 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 7012 logic cells
    Info (21064): Implemented 130 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 5107 megabytes
    Info: Processing ended: Fri Nov 30 20:49:55 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:05


