1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[WRN:PA0205] third_party/surelog/tests/OneNetInterf/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] third_party/surelog/tests/OneNetInterf/dut.v:7:1: No timescale set for "ConnectTB".
[WRN:PA0205] third_party/surelog/tests/OneNetInterf/dut.v:10:1: No timescale set for "middle".
[WRN:PA0205] third_party/surelog/tests/OneNetInterf/dut.v:14:1: No timescale set for "SUB".
[INF:CP0300] Compilation...
[INF:CP0304] third_party/surelog/tests/OneNetInterf/dut.v:7:1: Compile interface "work@ConnectTB".
[INF:CP0303] third_party/surelog/tests/OneNetInterf/dut.v:14:1: Compile module "work@SUB".
[INF:CP0303] third_party/surelog/tests/OneNetInterf/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] third_party/surelog/tests/OneNetInterf/dut.v:10:1: Compile module "work@middle".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] third_party/surelog/tests/OneNetInterf/dut.v:2:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 3.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Object 'work@dut' of type 'design'
  Object '' of type 'interface_inst'
    Object 'con_i' of type 'logic_net'
    Object 'con_o' of type 'logic_net'
    Object 'con_i' of type 'port'
    Object 'con_o' of type 'port'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'inp' of type 'logic_net'
    Object 'out' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'i' of type 'logic_net'
    Object 'o' of type 'logic_net'
    Object 'conntb' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'conn' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'middle1' of type 'module_inst'
      Object 'conn' of type 'interface_inst'
        Object 'con_i' of type 'port'
          Object '' of type 'logic_typespec'
        Object 'con_o' of type 'port'
          Object '' of type 'logic_typespec'
      Object 'conn' of type 'interface_inst'
        Object 'con_i' of type 'port'
          Object '' of type 'logic_typespec'
        Object 'con_o' of type 'port'
          Object '' of type 'logic_typespec'
      Object 'sub1' of type 'module_inst'
        Object 'inp' of type 'logic_net'
          Object '' of type 'logic_typespec'
        Object 'out' of type 'logic_net'
          Object '' of type 'logic_typespec'
        Object 'inp' of type 'port'
          Object '' of type 'logic_typespec'
        Object 'out' of type 'port'
          Object '' of type 'logic_typespec'
        Object '' of type 'cont_assign'
          Object 'out' of type 'ref_obj'
          Object 'inp' of type 'ref_obj'
        Object 'conn.con_i' of type 'hier_path'
          Object 'conn' of type 'ref_obj'
          Object 'con_i' of type 'ref_obj'
        Object 'conn.con_o' of type 'hier_path'
          Object 'conn' of type 'ref_obj'
          Object 'con_o' of type 'ref_obj'
      Object 'conn' of type 'port'
        Object 'ConnectTB' of type 'interface_typespec'
      Object 'conntb' of type 'ref_obj'
    Object 'conntb' of type 'interface_inst'
      Object 'con_i' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'con_o' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'i' of type 'ref_obj'
      Object 'o' of type 'ref_obj'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:2.1-5.10> str='\dut'
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:2.24-2.25> str='\i' input logic port=12 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:2.38-2.39> str='\o' output reg port=13 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\conntb'
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB'
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\con_i'
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:3.27-3.28> str='\i'
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\con_o'
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:3.37-3.38> str='\o'
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:4.3-4.26> str='\middle1'
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\middle'
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:4.3-4.26> str='\conn'
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:4.18-4.24> str='\conntb'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(i, o);
      input [0:0] i;
      output reg [0:0] o;
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:2.1-5.10> str='\dut' basic_prep
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:2.24-2.25> str='\i' input logic basic_prep port=12 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:2.38-2.39> str='\o' output reg basic_prep port=13 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\conntb' basic_prep
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB' basic_prep
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\con_i' basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:3.27-3.28> str='\i' basic_prep
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41> str='\con_o' basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:3.37-3.38> str='\o' basic_prep
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:4.3-4.26> str='\middle1' basic_prep
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\middle' basic_prep
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:4.3-4.26> str='\conn' basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:4.18-4.24> str='\conntb' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(i, o);
      input [0:0] i;
      output reg [0:0] o;
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\SUB'.
Dumping AST before simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:14.1-16.10> str='\SUB'
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:14.24-14.27> str='\inp' input logic port=7 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:14.40-14.43> str='\out' output logic port=8 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <third_party/surelog/tests/OneNetInterf/dut.v:15.10-15.19>
        AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:15.10-15.13> str='\out'
        AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:15.16-15.19> str='\inp'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module SUB(inp, out);
      input [0:0] inp;
      output [0:0] out;
      assign out = inp;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:14.1-16.10> str='\SUB' basic_prep
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:14.24-14.27> str='\inp' input logic basic_prep port=7 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:14.40-14.43> str='\out' output logic basic_prep port=8 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <third_party/surelog/tests/OneNetInterf/dut.v:15.10-15.19> basic_prep
        AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:15.10-15.13> str='\out' basic_prep
        AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:15.16-15.19> str='\inp' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module SUB(inp, out);
      input [0:0] inp;
      output [0:0] out;
      assign out = inp;
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\middle'.
Dumping AST before simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:10.1-12.10> str='\middle'
      AST_INTERFACEPORT <third_party/surelog/tests/OneNetInterf/dut.v:10.26-10.30> str='\conn' input output port=9
        AST_WIRETYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB'
        AST_INTERFACEPORTTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB'
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\sub1'
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\SUB'
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\inp'
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:11.17-11.21> str='\conn.con_i'
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\out'
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:11.34-11.38> str='\conn.con_o'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module middle();
      /** AST_INTERFACEPORT **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <third_party/surelog/tests/OneNetInterf/dut.v:10.1-12.10> str='\middle' basic_prep
      AST_INTERFACEPORT <third_party/surelog/tests/OneNetInterf/dut.v:10.26-10.30> str='\conn' input output basic_prep port=9
        AST_WIRETYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB' basic_prep
        AST_INTERFACEPORTTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB' basic_prep
      AST_CELL <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\sub1' basic_prep
        AST_CELLTYPE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\SUB' basic_prep
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\inp' basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:11.17-11.21> str='\conn.con_i' basic_prep
        AST_ARGUMENT <third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47> str='\out' basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneNetInterf/dut.v:11.34-11.38> str='\conn.con_o' basic_prep
      AST_AUTOWIRE <third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\conn.con_i' basic_prep
      AST_AUTOWIRE <third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\conn.con_o' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module middle();
      /** AST_AUTOWIRE **/
      /** AST_AUTOWIRE **/
      /** AST_INTERFACEPORT **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
third_party/surelog/tests/OneNetInterf/dut.v:11: Warning: Identifier `\conn.con_i' is implicitly declared.
third_party/surelog/tests/OneNetInterf/dut.v:11: Warning: Identifier `\conn.con_o' is implicitly declared.
Generating RTLIL representation for module `\ConnectTB'.
Dumping AST before simplification:
    AST_INTERFACE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB'
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:7.33-7.38> str='\con_i' input logic port=1 range=[0:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:7.51-7.56> str='\con_o' output logic port=2 range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    /** AST_INTERFACE **/
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE <tests/../third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0> str='\ConnectTB' basic_prep
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:7.33-7.38> str='\con_i' input logic basic_prep port=1 range=[0:0]
      AST_WIRE <third_party/surelog/tests/OneNetInterf/dut.v:7.51-7.56> str='\con_o' output logic basic_prep port=2 range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    /** AST_INTERFACE **/
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut
Used module:     \middle
Used module:         \SUB
Generating RTLIL representation for module `\middle'.

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Used module:     \middle
Used module:         \SUB
Warning: Could not find interface instance for `conntb' in `dut'

2.1.3. Analyzing design hierarchy..
Top module:  \dut
Used module:     \middle
Used module:         \SUB
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module middle.
Optimizing module SUB.
Optimizing module dut.

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module middle.
Optimizing module SUB.
Optimizing module dut.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \middle..
Finding unused cells or wires in module \SUB..
Finding unused cells or wires in module \dut..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module SUB...
Checking module dut...
Checking module middle...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SUB.
Optimizing module dut.
Optimizing module middle.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SUB'.
Finding identical cells in module `\dut'.
Finding identical cells in module `\middle'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SUB..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \middle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SUB.
  Optimizing cells in module \dut.
  Optimizing cells in module \middle.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SUB'.
Finding identical cells in module `\dut'.
Finding identical cells in module `\middle'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SUB..
Finding unused cells or wires in module \dut..
Finding unused cells or wires in module \middle..

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module SUB.
Optimizing module dut.
Optimizing module middle.

2.7.8. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SUB..
Finding unused cells or wires in module \dut..
Finding unused cells or wires in module \middle..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SUB.
Optimizing module dut.
Optimizing module middle.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SUB'.
Finding identical cells in module `\dut'.
Finding identical cells in module `\middle'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SUB..
Finding unused cells or wires in module \dut..
Finding unused cells or wires in module \middle..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== SUB ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== dut ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     ConnectTB                       1

=== middle ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SUB                             1

=== design hierarchy ===

   dut                               1

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     ConnectTB                       1

2.13. Executing CHECK pass (checking for obvious problems).
Checking module SUB...
Checking module dut...
Checking module middle...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.33+65 (git sha1 3319fdc46, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\SUB'.

(* src = "third_party/surelog/tests/OneNetInterf/dut.v:14.1-16.10" *)
module SUB(inp, out);
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:14.24-14.27" *)
  input inp;
  wire inp;
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:14.40-14.43" *)
  output out;
  wire out;
  assign out = inp;
endmodule
Dumping module `\dut'.

(* top =  1  *)
(* src = "third_party/surelog/tests/OneNetInterf/dut.v:2.1-5.10" *)
module dut(i, o);
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:2.24-2.25" *)
  input i;
  wire i;
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:2.38-2.39" *)
  output o;
  wire o;
  (* module_not_derived = 32'd1 *)
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:3.3-3.41" *)
  ConnectTB conntb (
    .con_i(i),
    .con_o(o)
  );
endmodule
Dumping module `\middle'.

(* interfaces_replaced_in_module =  1  *)
(* src = "third_party/surelog/tests/OneNetInterf/dut.v:10.1-12.10" *)
module middle(\conn.con_i , \conn.con_o );
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0" *)
  inout \conn.con_i ;
  wire \conn.con_i ;
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:0.0-0.0" *)
  inout \conn.con_o ;
  wire \conn.con_o ;
  (* module_not_derived = 32'd1 *)
  (* src = "third_party/surelog/tests/OneNetInterf/dut.v:11.3-11.47" *)
  SUB sub1 (
    .inp(\conn.con_i ),
    .out(\conn.con_o )
  );
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\SUB'.
Dumping module `\dut'.
Dumping module `\middle'.

Warnings: 3 unique messages, 3 total
Yosys 0.33+65 (git sha1 3319fdc46, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
