#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  8 08:31:10 2022
# Process ID: 1424
# Current directory: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9528 C:\Users\lenovo\Downloads\22_7_7_SingleCycle\SingleCycle\cpuIO\CPU_Project.xpr
# Log file: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/vivado.log
# Journal file: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 871.008 ; gain = 219.781
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -reset -force -quiet
remove_files  -fileset prgrom C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/prgrom/prgrom.xci
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
file delete -force C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/prgrom
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/dram/dram.xci] -no_script -reset -force -quiet
remove_files  -fileset dram C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/dram/dram.xci
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/dram/dram.xci' from fileset 'dram' to fileset 'sources_1'.
file delete -force C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/dram
add_files -norecurse C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/prgrom/prgrom.dcp
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/dram/dram.dcp
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul  8 08:39:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul  8 08:40:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = c7f0726cd4544e02; cache size = 4.132 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 08:44:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 08:46:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 08:48:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:jsn1:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:jsn1:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.484 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 08:56:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 08:58:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 09:00:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2129.488 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 09:08:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/iosel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/iosel.v:]
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 09:11:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 09:14:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.527 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 09:46:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/dram/dram.dcp' for cell 'mini_rv_u/DM'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/prgrom/prgrom.dcp' for cell 'mini_rv_u/IM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'mini_rv_u/cpuclk'
INFO: [Netlist 29-17] Analyzing 3300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'mini_rv_u/cpuclk/inst'
Finished Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'mini_rv_u/cpuclk/inst'
Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'mini_rv_u/cpuclk/inst'
Finished Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'mini_rv_u/cpuclk/inst'
Parsing XDC File [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2048 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3112.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3112.070 ; gain = 0.000
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mini_rv_u/cpuclk/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dp/content[0]} {dp/content[1]} {dp/content[2]} {dp/content[3]} {dp/content[4]} {dp/content[5]} {dp/content[6]} {dp/content[7]} {dp/content[8]} {dp/content[9]} {dp/content[10]} {dp/content[11]} {dp/content[12]} {dp/content[13]} {dp/content[14]} {dp/content[15]} {dp/content[16]} {dp/content[17]} {dp/content[18]} {dp/content[19]} {dp/content[20]} {dp/content[21]} {dp/content[22]} {dp/content[23]} {dp/content[24]} {dp/content[25]} {dp/content[26]} {dp/content[27]} {dp/content[28]} {dp/content[29]} {dp/content[30]} {dp/content[31]} ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/constrs_1/new/pin.xdc' for the 'constrs_1' constraints set.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3218.406 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3218.406 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3218.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3218.406 ; gain = 0.000
[Fri Jul  8 09:49:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3218.406 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq1'bX [get_hw_probes <const0> -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes <const0> -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes <const0> -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes <const0> -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 10:04:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jul  8 10:07:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jul  8 10:08:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
[Fri Jul  8 10:08:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 10:11:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3226.000 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/dram/dram.dcp' for cell 'mini_rv_u/DM'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/synthesized_ip/prgrom/prgrom.dcp' for cell 'mini_rv_u/IM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'mini_rv_u/cpuclk'
INFO: [Netlist 29-17] Analyzing 3301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'mini_rv_u/cpuclk/inst'
Finished Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'mini_rv_u/cpuclk/inst'
Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'mini_rv_u/cpuclk/inst'
Finished Parsing XDC File [c:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'mini_rv_u/cpuclk/inst'
Parsing XDC File [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2048 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3427.668 ; gain = 106.016
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41} CONFIG.CLKOUT1_JITTER {397.791} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
[Fri Jul  8 10:16:39 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Jul  8 10:16:45 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/cpuclk_synth_1/runme.log
[Fri Jul  8 10:16:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 8
[Fri Jul  8 10:18:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3427.668 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3427.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3427.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.668 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  8 10:20:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3681.477 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/comp.v] -no_script -reset -force -quiet
remove_files  C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/comp.v
file delete -force C:/Users/lenovo/Downloads/22_7_7_SingleCycle/SingleCycle/cpuIO/CPU_Project.srcs/sources_1/new/comp.v
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 10:26:31 2022...
