$date
	Sat Apr 27 21:50:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! a_out $end
$var reg 1 " clk $end
$var reg 1 # go $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # go $end
$var wire 1 $ out $end
$var reg 1 ! a_out $end
$var reg 1 % on $end
$scope module i_a $end
$var wire 1 % on $end
$var reg 1 $ out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1000
1"
#2000
0"
1#
#3000
1!
1$
1%
1"
#4000
0!
0$
0%
0"
0#
#5000
1"
#6000
0"
1#
#7000
1!
1$
1%
1"
#8000
0!
0$
0%
0"
