{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 16:15:30 2017 " "Info: Processing started: Thu Sep 21 16:15:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic -c traffic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"traffic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mr " "Info: Pin mr not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { mr } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 128 760 936 144 "mr" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { mr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "my " "Info: Pin my not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { my } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 144 760 936 160 "my" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { my } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mg " "Info: Pin mg not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { mg } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 160 760 936 176 "mg" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { mg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cr " "Info: Pin cr not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { cr } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 176 760 936 192 "cr" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { cr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cy " "Info: Pin cy not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { cy } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 192 760 936 208 "cy" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { cy } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cg " "Info: Pin cg not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { cg } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 208 760 936 224 "cg" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { cg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Info: Pin seg\[6\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[6] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Info: Pin seg\[5\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[5] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Info: Pin seg\[4\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[4] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Info: Pin seg\[3\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[3] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Info: Pin seg\[2\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[2] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Info: Pin seg\[1\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[1] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Info: Pin seg\[0\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg[0] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[6\] " "Info: Pin seg2\[6\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[6] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[5\] " "Info: Pin seg2\[5\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[5] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[4\] " "Info: Pin seg2\[4\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[4] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[3\] " "Info: Pin seg2\[3\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[3] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[2\] " "Info: Pin seg2\[2\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[2] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[1\] " "Info: Pin seg2\[1\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[1] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[0\] " "Info: Pin seg2\[0\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg2[0] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 1088 1264 248 "seg2\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[6\] " "Info: Pin seg3\[6\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[6] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[5\] " "Info: Pin seg3\[5\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[5] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[4\] " "Info: Pin seg3\[4\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[4] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[3\] " "Info: Pin seg3\[3\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[3] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[2\] " "Info: Pin seg3\[2\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[2] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[1\] " "Info: Pin seg3\[1\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[1] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[0\] " "Info: Pin seg3\[0\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg3[0] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 248 1088 1264 264 "seg3\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[6\] " "Info: Pin seg4\[6\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[6] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[5\] " "Info: Pin seg4\[5\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[5] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[4\] " "Info: Pin seg4\[4\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[4] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[3\] " "Info: Pin seg4\[3\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[3] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[2\] " "Info: Pin seg4\[2\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[2] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[1\] " "Info: Pin seg4\[1\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[1] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[0\] " "Info: Pin seg4\[0\] not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { seg4[0] } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 264 1088 1264 280 "seg4\[6..0\]" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em " "Info: Pin Em not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { Em } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 200 368 232 "Em" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ec " "Info: Pin Ec not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { Ec } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 200 368 248 "Ec" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ec } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs " "Info: Pin cs not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { cs } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 200 200 368 216 "cs" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Info: Pin rst_n not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { rst_n } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 184 -112 56 200 "rst_n" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qutuars9.0/main/quartus/bin/pin_planner.ppl" { clk } } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "divide:inst1\|clk_divide Global clock " "Info: Automatically promoted signal \"divide:inst1\|clk_divide\" to use Global clock" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg:inst9\|seg_reg3\[0\]~11 Global clock " "Info: Automatically promoted signal \"seg:inst9\|seg_reg3\[0\]~11\" to use Global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg:inst9\|seg_reg\[0\]~17 Global clock " "Info: Automatically promoted signal \"seg:inst9\|seg_reg\[0\]~17\" to use Global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg:inst9\|WideOr22~4 Global clock " "Info: Automatically promoted signal \"seg:inst9\|WideOr22~4\" to use Global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg:inst9\|WideOr6~4 Global clock " "Info: Automatically promoted signal \"seg:inst9\|WideOr6~4\" to use Global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_n Global clock in PIN 28 " "Info: Automatically promoted some destinations of signal \"rst_n\" to use Global clock in PIN 28" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|cg " "Info: Destination \"traffic:inst\|cg\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|mr " "Info: Destination \"traffic:inst\|mr\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|my " "Info: Destination \"traffic:inst\|my\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|mg " "Info: Destination \"traffic:inst\|mg\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|cr " "Info: Destination \"traffic:inst\|cr\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "traffic:inst\|cy " "Info: Destination \"traffic:inst\|cy\" may be non-global or may not use global clock" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divide:inst1\|clk_divide " "Info: Destination \"divide:inst1\|clk_divide\" may be non-global or may not use global clock" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "seg:inst9\|seg\[6\]~0 " "Info: Destination \"seg:inst9\|seg\[6\]~0\" may be non-global or may not use global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 184 -112 56 200 "rst_n" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg:inst9\|seg\[6\]~0 Global clock " "Info: Automatically promoted signal \"seg:inst9\|seg\[6\]~0\" to use Global clock" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 3 34 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 3 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register seg:inst9\|seg_reg3\[3\] register seg:inst9\|seg3\[3\] -10.24 ns " "Info: Slack time is -10.24 ns between source register \"seg:inst9\|seg_reg3\[3\]\" and destination register \"seg:inst9\|seg3\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-8.494 ns + Largest register register " "Info: + Largest register to register requirement is -8.494 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.384 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns divide:inst1\|clk_divide 2 REG Unassigned 55 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.518 ns) + CELL(0.711 ns) 7.384 ns seg:inst9\|seg3\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(3.518 ns) + CELL(0.711 ns) = 7.384 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'seg:inst9\|seg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { divide:inst1|clk_divide seg:inst9|seg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.19 % ) " "Info: Total cell delay = 3.115 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.269 ns ( 57.81 % ) " "Info: Total interconnect delay = 4.269 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.384 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns divide:inst1\|clk_divide 2 REG Unassigned 55 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.518 ns) + CELL(0.711 ns) 7.384 ns seg:inst9\|seg3\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(3.518 ns) + CELL(0.711 ns) = 7.384 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'seg:inst9\|seg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { divide:inst1|clk_divide seg:inst9|seg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.19 % ) " "Info: Total cell delay = 3.115 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.269 ns ( 57.81 % ) " "Info: Total interconnect delay = 4.269 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.670 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 13.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns divide:inst1\|clk_divide 2 REG Unassigned 55 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.518 ns) + CELL(0.935 ns) 7.608 ns traffic:inst\|count_c\[7\] 3 REG Unassigned 9 " "Info: 3: + IC(3.518 ns) + CELL(0.935 ns) = 7.608 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'traffic:inst\|count_c\[7\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { divide:inst1|clk_divide traffic:inst|count_c[7] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.114 ns) 9.019 ns seg:inst9\|seg_reg3\[0\]~11 4 COMB Unassigned 4 " "Info: 4: + IC(1.297 ns) + CELL(0.114 ns) = 9.019 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst9\|seg_reg3\[0\]~11'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { traffic:inst|count_c[7] seg:inst9|seg_reg3[0]~11 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.537 ns) + CELL(0.114 ns) 13.670 ns seg:inst9\|seg_reg3\[3\] 5 REG Unassigned 7 " "Info: 5: + IC(4.537 ns) + CELL(0.114 ns) = 13.670 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { seg:inst9|seg_reg3[0]~11 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.567 ns ( 26.09 % ) " "Info: Total cell delay = 3.567 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.103 ns ( 73.91 % ) " "Info: Total interconnect delay = 10.103 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.341 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 16.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns divide:inst1\|clk_divide 2 REG Unassigned 55 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.518 ns) + CELL(0.935 ns) 7.608 ns traffic:inst\|count_c\[1\] 3 REG Unassigned 14 " "Info: 3: + IC(3.518 ns) + CELL(0.935 ns) = 7.608 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'traffic:inst\|count_c\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { divide:inst1|clk_divide traffic:inst|count_c[1] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.292 ns) 9.049 ns seg:inst9\|LessThan0~2 4 COMB Unassigned 7 " "Info: 4: + IC(1.149 ns) + CELL(0.292 ns) = 9.049 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'seg:inst9\|LessThan0~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { traffic:inst|count_c[1] seg:inst9|LessThan0~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.114 ns) 10.384 ns seg:inst9\|WideOr6~2 5 COMB Unassigned 2 " "Info: 5: + IC(1.221 ns) + CELL(0.114 ns) = 10.384 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst9\|WideOr6~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { seg:inst9|LessThan0~2 seg:inst9|WideOr6~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.037 ns seg:inst9\|WideOr6~3 6 COMB Unassigned 2 " "Info: 6: + IC(0.063 ns) + CELL(0.590 ns) = 11.037 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst9\|WideOr6~3'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { seg:inst9|WideOr6~2 seg:inst9|WideOr6~3 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.690 ns seg:inst9\|seg_reg3\[0\]~11 7 COMB Unassigned 4 " "Info: 7: + IC(0.063 ns) + CELL(0.590 ns) = 11.690 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst9\|seg_reg3\[0\]~11'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~11 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.537 ns) + CELL(0.114 ns) 16.341 ns seg:inst9\|seg_reg3\[3\] 8 REG Unassigned 7 " "Info: 8: + IC(4.537 ns) + CELL(0.114 ns) = 16.341 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.651 ns" { seg:inst9|seg_reg3[0]~11 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.039 ns ( 30.84 % ) " "Info: Total cell delay = 5.039 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.302 ns ( 69.16 % ) " "Info: Total interconnect delay = 11.302 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.746 ns - Longest register register " "Info: - Longest register to register delay is 1.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg_reg3\[3\] 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 0.892 ns seg:inst9\|WideOr46~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.778 ns) + CELL(0.114 ns) = 0.892 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst9\|WideOr46~0'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr46~0 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.738 ns) 1.746 ns seg:inst9\|seg3\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(0.116 ns) + CELL(0.738 ns) = 1.746 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'seg:inst9\|seg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { seg:inst9|WideOr46~0 seg:inst9|seg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.852 ns ( 48.80 % ) " "Info: Total cell delay = 0.852 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 51.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr46~0 seg:inst9|seg3[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr46~0 seg:inst9|seg3[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.746 ns register register " "Info: Estimated most critical path is register to register delay of 1.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg_reg3\[3\] 1 REG LAB_X33_Y14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y14; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 0.892 ns seg:inst9\|WideOr46~0 2 COMB LAB_X34_Y14 1 " "Info: 2: + IC(0.778 ns) + CELL(0.114 ns) = 0.892 ns; Loc. = LAB_X34_Y14; Fanout = 1; COMB Node = 'seg:inst9\|WideOr46~0'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr46~0 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.738 ns) 1.746 ns seg:inst9\|seg3\[3\] 3 REG LAB_X34_Y14 1 " "Info: 3: + IC(0.116 ns) + CELL(0.738 ns) = 1.746 ns; Loc. = LAB_X34_Y14; Fanout = 1; REG Node = 'seg:inst9\|seg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { seg:inst9|WideOr46~0 seg:inst9|seg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.852 ns ( 48.80 % ) " "Info: Total cell delay = 0.852 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 51.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr46~0 seg:inst9|seg3[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "9 749 " "Info: 9 (of 749) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X24_Y11 X35_Y21 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y11 to location X35_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Qutuars9.0/traffic/traffic.fit.smsg " "Info: Generated suppressed messages file F:/Qutuars9.0/traffic/traffic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 16:15:33 2017 " "Info: Processing ended: Thu Sep 21 16:15:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
