
Studio_G15.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7a4  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800b97c  0800b97c  0000c97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9d4  0800b9d4  0000d2b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9d4  0800b9d4  0000c9d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9dc  0800b9dc  0000d2b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9dc  0800b9dc  0000c9dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9e0  0800b9e0  0000c9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b0  20000000  0800b9e4  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001134  200002b0  0800bc94  0000d2b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200013e4  0800bc94  0000d3e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f371  00000000  00000000  0000d2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b65  00000000  00000000  0002c651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e8  00000000  00000000  000301b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011dd  00000000  00000000  000318a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a215  00000000  00000000  00032a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d73f  00000000  00000000  0005cc92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001154f8  00000000  00000000  0007a3d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018f8c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065d8  00000000  00000000  0018f90c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00195ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002b0 	.word	0x200002b0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b964 	.word	0x0800b964

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002b4 	.word	0x200002b4
 8000214:	0800b964 	.word	0x0800b964

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_frsub>:
 8000bd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	e002      	b.n	8000bdc <__addsf3>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fsub>:
 8000bd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bdc <__addsf3>:
 8000bdc:	0042      	lsls	r2, r0, #1
 8000bde:	bf1f      	itttt	ne
 8000be0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be4:	ea92 0f03 	teqne	r2, r3
 8000be8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf0:	d06a      	beq.n	8000cc8 <__addsf3+0xec>
 8000bf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bfa:	bfc1      	itttt	gt
 8000bfc:	18d2      	addgt	r2, r2, r3
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	4048      	eorgt	r0, r1
 8000c02:	4041      	eorgt	r1, r0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	2b19      	cmp	r3, #25
 8000c0a:	bf88      	it	hi
 8000c0c:	4770      	bxhi	lr
 8000c0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c1a:	bf18      	it	ne
 8000c1c:	4240      	negne	r0, r0
 8000c1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4249      	negne	r1, r1
 8000c2e:	ea92 0f03 	teq	r2, r3
 8000c32:	d03f      	beq.n	8000cb4 <__addsf3+0xd8>
 8000c34:	f1a2 0201 	sub.w	r2, r2, #1
 8000c38:	fa41 fc03 	asr.w	ip, r1, r3
 8000c3c:	eb10 000c 	adds.w	r0, r0, ip
 8000c40:	f1c3 0320 	rsb	r3, r3, #32
 8000c44:	fa01 f103 	lsl.w	r1, r1, r3
 8000c48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c4c:	d502      	bpl.n	8000c54 <__addsf3+0x78>
 8000c4e:	4249      	negs	r1, r1
 8000c50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c58:	d313      	bcc.n	8000c82 <__addsf3+0xa6>
 8000c5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c5e:	d306      	bcc.n	8000c6e <__addsf3+0x92>
 8000c60:	0840      	lsrs	r0, r0, #1
 8000c62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c66:	f102 0201 	add.w	r2, r2, #1
 8000c6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c6c:	d251      	bcs.n	8000d12 <__addsf3+0x136>
 8000c6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	ea40 0003 	orr.w	r0, r0, r3
 8000c80:	4770      	bx	lr
 8000c82:	0049      	lsls	r1, r1, #1
 8000c84:	eb40 0000 	adc.w	r0, r0, r0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c90:	d2ed      	bcs.n	8000c6e <__addsf3+0x92>
 8000c92:	fab0 fc80 	clz	ip, r0
 8000c96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ca2:	bfaa      	itet	ge
 8000ca4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca8:	4252      	neglt	r2, r2
 8000caa:	4318      	orrge	r0, r3
 8000cac:	bfbc      	itt	lt
 8000cae:	40d0      	lsrlt	r0, r2
 8000cb0:	4318      	orrlt	r0, r3
 8000cb2:	4770      	bx	lr
 8000cb4:	f092 0f00 	teq	r2, #0
 8000cb8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cbc:	bf06      	itte	eq
 8000cbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cc2:	3201      	addeq	r2, #1
 8000cc4:	3b01      	subne	r3, #1
 8000cc6:	e7b5      	b.n	8000c34 <__addsf3+0x58>
 8000cc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ccc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd0:	bf18      	it	ne
 8000cd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd6:	d021      	beq.n	8000d1c <__addsf3+0x140>
 8000cd8:	ea92 0f03 	teq	r2, r3
 8000cdc:	d004      	beq.n	8000ce8 <__addsf3+0x10c>
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	bf08      	it	eq
 8000ce4:	4608      	moveq	r0, r1
 8000ce6:	4770      	bx	lr
 8000ce8:	ea90 0f01 	teq	r0, r1
 8000cec:	bf1c      	itt	ne
 8000cee:	2000      	movne	r0, #0
 8000cf0:	4770      	bxne	lr
 8000cf2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cf6:	d104      	bne.n	8000d02 <__addsf3+0x126>
 8000cf8:	0040      	lsls	r0, r0, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d00:	4770      	bx	lr
 8000d02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d06:	bf3c      	itt	cc
 8000d08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d0c:	4770      	bxcc	lr
 8000d0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1a:	4770      	bx	lr
 8000d1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d20:	bf16      	itet	ne
 8000d22:	4608      	movne	r0, r1
 8000d24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d28:	4601      	movne	r1, r0
 8000d2a:	0242      	lsls	r2, r0, #9
 8000d2c:	bf06      	itte	eq
 8000d2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d32:	ea90 0f01 	teqeq	r0, r1
 8000d36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_ui2f>:
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e004      	b.n	8000d4c <__aeabi_i2f+0x8>
 8000d42:	bf00      	nop

08000d44 <__aeabi_i2f>:
 8000d44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d48:	bf48      	it	mi
 8000d4a:	4240      	negmi	r0, r0
 8000d4c:	ea5f 0c00 	movs.w	ip, r0
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d58:	4601      	mov	r1, r0
 8000d5a:	f04f 0000 	mov.w	r0, #0
 8000d5e:	e01c      	b.n	8000d9a <__aeabi_l2f+0x2a>

08000d60 <__aeabi_ul2f>:
 8000d60:	ea50 0201 	orrs.w	r2, r0, r1
 8000d64:	bf08      	it	eq
 8000d66:	4770      	bxeq	lr
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e00a      	b.n	8000d84 <__aeabi_l2f+0x14>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_l2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d7c:	d502      	bpl.n	8000d84 <__aeabi_l2f+0x14>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	ea5f 0c01 	movs.w	ip, r1
 8000d88:	bf02      	ittt	eq
 8000d8a:	4684      	moveq	ip, r0
 8000d8c:	4601      	moveq	r1, r0
 8000d8e:	2000      	moveq	r0, #0
 8000d90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d94:	bf08      	it	eq
 8000d96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d9e:	fabc f28c 	clz	r2, ip
 8000da2:	3a08      	subs	r2, #8
 8000da4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da8:	db10      	blt.n	8000dcc <__aeabi_l2f+0x5c>
 8000daa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dae:	4463      	add	r3, ip
 8000db0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	f020 0001 	biceq.w	r0, r0, #1
 8000dca:	4770      	bx	lr
 8000dcc:	f102 0220 	add.w	r2, r2, #32
 8000dd0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ddc:	fa21 f202 	lsr.w	r2, r1, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dea:	4770      	bx	lr

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000e00:	f000 b96a 	b.w	80010d8 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e20:	9d08      	ldr	r5, [sp, #32]
 8000e22:	460c      	mov	r4, r1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d14e      	bne.n	8000ec6 <__udivmoddi4+0xaa>
 8000e28:	4694      	mov	ip, r2
 8000e2a:	458c      	cmp	ip, r1
 8000e2c:	4686      	mov	lr, r0
 8000e2e:	fab2 f282 	clz	r2, r2
 8000e32:	d962      	bls.n	8000efa <__udivmoddi4+0xde>
 8000e34:	b14a      	cbz	r2, 8000e4a <__udivmoddi4+0x2e>
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	4091      	lsls	r1, r2
 8000e3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000e40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e44:	4319      	orrs	r1, r3
 8000e46:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4e:	fa1f f68c 	uxth.w	r6, ip
 8000e52:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5a:	fb07 1114 	mls	r1, r7, r4, r1
 8000e5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e62:	fb04 f106 	mul.w	r1, r4, r6
 8000e66:	4299      	cmp	r1, r3
 8000e68:	d90a      	bls.n	8000e80 <__udivmoddi4+0x64>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e72:	f080 8112 	bcs.w	800109a <__udivmoddi4+0x27e>
 8000e76:	4299      	cmp	r1, r3
 8000e78:	f240 810f 	bls.w	800109a <__udivmoddi4+0x27e>
 8000e7c:	3c02      	subs	r4, #2
 8000e7e:	4463      	add	r3, ip
 8000e80:	1a59      	subs	r1, r3, r1
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e8a:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e92:	fb00 f606 	mul.w	r6, r0, r6
 8000e96:	429e      	cmp	r6, r3
 8000e98:	d90a      	bls.n	8000eb0 <__udivmoddi4+0x94>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea2:	f080 80fc 	bcs.w	800109e <__udivmoddi4+0x282>
 8000ea6:	429e      	cmp	r6, r3
 8000ea8:	f240 80f9 	bls.w	800109e <__udivmoddi4+0x282>
 8000eac:	4463      	add	r3, ip
 8000eae:	3802      	subs	r0, #2
 8000eb0:	1b9b      	subs	r3, r3, r6
 8000eb2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	b11d      	cbz	r5, 8000ec2 <__udivmoddi4+0xa6>
 8000eba:	40d3      	lsrs	r3, r2
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	e9c5 3200 	strd	r3, r2, [r5]
 8000ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d905      	bls.n	8000ed6 <__udivmoddi4+0xba>
 8000eca:	b10d      	cbz	r5, 8000ed0 <__udivmoddi4+0xb4>
 8000ecc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	e7f5      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8000ed6:	fab3 f183 	clz	r1, r3
 8000eda:	2900      	cmp	r1, #0
 8000edc:	d146      	bne.n	8000f6c <__udivmoddi4+0x150>
 8000ede:	42a3      	cmp	r3, r4
 8000ee0:	d302      	bcc.n	8000ee8 <__udivmoddi4+0xcc>
 8000ee2:	4290      	cmp	r0, r2
 8000ee4:	f0c0 80f0 	bcc.w	80010c8 <__udivmoddi4+0x2ac>
 8000ee8:	1a86      	subs	r6, r0, r2
 8000eea:	eb64 0303 	sbc.w	r3, r4, r3
 8000eee:	2001      	movs	r0, #1
 8000ef0:	2d00      	cmp	r5, #0
 8000ef2:	d0e6      	beq.n	8000ec2 <__udivmoddi4+0xa6>
 8000ef4:	e9c5 6300 	strd	r6, r3, [r5]
 8000ef8:	e7e3      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8000efa:	2a00      	cmp	r2, #0
 8000efc:	f040 8090 	bne.w	8001020 <__udivmoddi4+0x204>
 8000f00:	eba1 040c 	sub.w	r4, r1, ip
 8000f04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f08:	fa1f f78c 	uxth.w	r7, ip
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f16:	fb08 4416 	mls	r4, r8, r6, r4
 8000f1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f1e:	fb07 f006 	mul.w	r0, r7, r6
 8000f22:	4298      	cmp	r0, r3
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x11c>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f2e:	d202      	bcs.n	8000f36 <__udivmoddi4+0x11a>
 8000f30:	4298      	cmp	r0, r3
 8000f32:	f200 80cd 	bhi.w	80010d0 <__udivmoddi4+0x2b4>
 8000f36:	4626      	mov	r6, r4
 8000f38:	1a1c      	subs	r4, r3, r0
 8000f3a:	fa1f f38e 	uxth.w	r3, lr
 8000f3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f42:	fb08 4410 	mls	r4, r8, r0, r4
 8000f46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f4a:	fb00 f707 	mul.w	r7, r0, r7
 8000f4e:	429f      	cmp	r7, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x148>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f5a:	d202      	bcs.n	8000f62 <__udivmoddi4+0x146>
 8000f5c:	429f      	cmp	r7, r3
 8000f5e:	f200 80b0 	bhi.w	80010c2 <__udivmoddi4+0x2a6>
 8000f62:	4620      	mov	r0, r4
 8000f64:	1bdb      	subs	r3, r3, r7
 8000f66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f6a:	e7a5      	b.n	8000eb8 <__udivmoddi4+0x9c>
 8000f6c:	f1c1 0620 	rsb	r6, r1, #32
 8000f70:	408b      	lsls	r3, r1
 8000f72:	fa22 f706 	lsr.w	r7, r2, r6
 8000f76:	431f      	orrs	r7, r3
 8000f78:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f7c:	fa04 f301 	lsl.w	r3, r4, r1
 8000f80:	ea43 030c 	orr.w	r3, r3, ip
 8000f84:	40f4      	lsrs	r4, r6
 8000f86:	fa00 f801 	lsl.w	r8, r0, r1
 8000f8a:	0c38      	lsrs	r0, r7, #16
 8000f8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f90:	fbb4 fef0 	udiv	lr, r4, r0
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fb00 441e 	mls	r4, r0, lr, r4
 8000f9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fa0:	fb0e f90c 	mul.w	r9, lr, ip
 8000fa4:	45a1      	cmp	r9, r4
 8000fa6:	fa02 f201 	lsl.w	r2, r2, r1
 8000faa:	d90a      	bls.n	8000fc2 <__udivmoddi4+0x1a6>
 8000fac:	193c      	adds	r4, r7, r4
 8000fae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fb2:	f080 8084 	bcs.w	80010be <__udivmoddi4+0x2a2>
 8000fb6:	45a1      	cmp	r9, r4
 8000fb8:	f240 8081 	bls.w	80010be <__udivmoddi4+0x2a2>
 8000fbc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	eba4 0409 	sub.w	r4, r4, r9
 8000fc6:	fa1f f983 	uxth.w	r9, r3
 8000fca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fce:	fb00 4413 	mls	r4, r0, r3, r4
 8000fd2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fda:	45a4      	cmp	ip, r4
 8000fdc:	d907      	bls.n	8000fee <__udivmoddi4+0x1d2>
 8000fde:	193c      	adds	r4, r7, r4
 8000fe0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fe4:	d267      	bcs.n	80010b6 <__udivmoddi4+0x29a>
 8000fe6:	45a4      	cmp	ip, r4
 8000fe8:	d965      	bls.n	80010b6 <__udivmoddi4+0x29a>
 8000fea:	3b02      	subs	r3, #2
 8000fec:	443c      	add	r4, r7
 8000fee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ff2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff6:	eba4 040c 	sub.w	r4, r4, ip
 8000ffa:	429c      	cmp	r4, r3
 8000ffc:	46ce      	mov	lr, r9
 8000ffe:	469c      	mov	ip, r3
 8001000:	d351      	bcc.n	80010a6 <__udivmoddi4+0x28a>
 8001002:	d04e      	beq.n	80010a2 <__udivmoddi4+0x286>
 8001004:	b155      	cbz	r5, 800101c <__udivmoddi4+0x200>
 8001006:	ebb8 030e 	subs.w	r3, r8, lr
 800100a:	eb64 040c 	sbc.w	r4, r4, ip
 800100e:	fa04 f606 	lsl.w	r6, r4, r6
 8001012:	40cb      	lsrs	r3, r1
 8001014:	431e      	orrs	r6, r3
 8001016:	40cc      	lsrs	r4, r1
 8001018:	e9c5 6400 	strd	r6, r4, [r5]
 800101c:	2100      	movs	r1, #0
 800101e:	e750      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8001020:	f1c2 0320 	rsb	r3, r2, #32
 8001024:	fa20 f103 	lsr.w	r1, r0, r3
 8001028:	fa0c fc02 	lsl.w	ip, ip, r2
 800102c:	fa24 f303 	lsr.w	r3, r4, r3
 8001030:	4094      	lsls	r4, r2
 8001032:	430c      	orrs	r4, r1
 8001034:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001038:	fa00 fe02 	lsl.w	lr, r0, r2
 800103c:	fa1f f78c 	uxth.w	r7, ip
 8001040:	fbb3 f0f8 	udiv	r0, r3, r8
 8001044:	fb08 3110 	mls	r1, r8, r0, r3
 8001048:	0c23      	lsrs	r3, r4, #16
 800104a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800104e:	fb00 f107 	mul.w	r1, r0, r7
 8001052:	4299      	cmp	r1, r3
 8001054:	d908      	bls.n	8001068 <__udivmoddi4+0x24c>
 8001056:	eb1c 0303 	adds.w	r3, ip, r3
 800105a:	f100 36ff 	add.w	r6, r0, #4294967295
 800105e:	d22c      	bcs.n	80010ba <__udivmoddi4+0x29e>
 8001060:	4299      	cmp	r1, r3
 8001062:	d92a      	bls.n	80010ba <__udivmoddi4+0x29e>
 8001064:	3802      	subs	r0, #2
 8001066:	4463      	add	r3, ip
 8001068:	1a5b      	subs	r3, r3, r1
 800106a:	b2a4      	uxth	r4, r4
 800106c:	fbb3 f1f8 	udiv	r1, r3, r8
 8001070:	fb08 3311 	mls	r3, r8, r1, r3
 8001074:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001078:	fb01 f307 	mul.w	r3, r1, r7
 800107c:	42a3      	cmp	r3, r4
 800107e:	d908      	bls.n	8001092 <__udivmoddi4+0x276>
 8001080:	eb1c 0404 	adds.w	r4, ip, r4
 8001084:	f101 36ff 	add.w	r6, r1, #4294967295
 8001088:	d213      	bcs.n	80010b2 <__udivmoddi4+0x296>
 800108a:	42a3      	cmp	r3, r4
 800108c:	d911      	bls.n	80010b2 <__udivmoddi4+0x296>
 800108e:	3902      	subs	r1, #2
 8001090:	4464      	add	r4, ip
 8001092:	1ae4      	subs	r4, r4, r3
 8001094:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001098:	e739      	b.n	8000f0e <__udivmoddi4+0xf2>
 800109a:	4604      	mov	r4, r0
 800109c:	e6f0      	b.n	8000e80 <__udivmoddi4+0x64>
 800109e:	4608      	mov	r0, r1
 80010a0:	e706      	b.n	8000eb0 <__udivmoddi4+0x94>
 80010a2:	45c8      	cmp	r8, r9
 80010a4:	d2ae      	bcs.n	8001004 <__udivmoddi4+0x1e8>
 80010a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80010aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80010ae:	3801      	subs	r0, #1
 80010b0:	e7a8      	b.n	8001004 <__udivmoddi4+0x1e8>
 80010b2:	4631      	mov	r1, r6
 80010b4:	e7ed      	b.n	8001092 <__udivmoddi4+0x276>
 80010b6:	4603      	mov	r3, r0
 80010b8:	e799      	b.n	8000fee <__udivmoddi4+0x1d2>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e7d4      	b.n	8001068 <__udivmoddi4+0x24c>
 80010be:	46d6      	mov	lr, sl
 80010c0:	e77f      	b.n	8000fc2 <__udivmoddi4+0x1a6>
 80010c2:	4463      	add	r3, ip
 80010c4:	3802      	subs	r0, #2
 80010c6:	e74d      	b.n	8000f64 <__udivmoddi4+0x148>
 80010c8:	4606      	mov	r6, r0
 80010ca:	4623      	mov	r3, r4
 80010cc:	4608      	mov	r0, r1
 80010ce:	e70f      	b.n	8000ef0 <__udivmoddi4+0xd4>
 80010d0:	3e02      	subs	r6, #2
 80010d2:	4463      	add	r3, ip
 80010d4:	e730      	b.n	8000f38 <__udivmoddi4+0x11c>
 80010d6:	bf00      	nop

080010d8 <__aeabi_idiv0>:
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop

080010dc <easyCase>:
//void Reset(){  	Didn't use for now
//	registerFrame[0x01].U16 = 0;
//	registerFrame[0x10].U16 = 0;
//}

void easyCase(){
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
	base.Base_case = registerFrame[0x01].U16;
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <easyCase+0x2c>)
 80010e2:	885a      	ldrh	r2, [r3, #2]
 80010e4:	4b09      	ldr	r3, [pc, #36]	@ (800110c <easyCase+0x30>)
 80010e6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	base.Vacuum_case = registerFrame[0x02].U16;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <easyCase+0x2c>)
 80010ec:	889a      	ldrh	r2, [r3, #4]
 80010ee:	4b07      	ldr	r3, [pc, #28]	@ (800110c <easyCase+0x30>)
 80010f0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	base.Gripper_case = registerFrame[0x03].U16;
 80010f4:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <easyCase+0x2c>)
 80010f6:	88da      	ldrh	r2, [r3, #6]
 80010f8:	4b04      	ldr	r3, [pc, #16]	@ (800110c <easyCase+0x30>)
 80010fa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	2000110c 	.word	0x2000110c
 800110c:	20000304 	.word	0x20000304

08001110 <Heartbeat>:

void Heartbeat(){
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
	registerFrame[0x00].U16 = 22881;
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <Heartbeat+0x18>)
 8001116:	f645 1261 	movw	r2, #22881	@ 0x5961
 800111a:	801a      	strh	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	2000110c 	.word	0x2000110c

0800112c <Routine>:

void Routine(){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	if(registerFrame[0x00].U16 == 18537)
 8001130:	4b29      	ldr	r3, [pc, #164]	@ (80011d8 <Routine+0xac>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	f644 0269 	movw	r2, #18537	@ 0x4869
 8001138:	4293      	cmp	r3, r2
 800113a:	d14a      	bne.n	80011d2 <Routine+0xa6>
	{
		//Gripper 0x04 not sure!?!?
		registerFrame[0x04].U16 = base.ReedStatus;   					//Gripper status 0b0010 = 0000 0000 0000 0010
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <Routine+0xb0>)
 800113e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <Routine+0xac>)
 8001144:	811a      	strh	r2, [r3, #8]
		registerFrame[0x10].U16 = base.BaseStatus;							//Z-axis status 0010 = 1
 8001146:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <Routine+0xb0>)
 8001148:	881a      	ldrh	r2, [r3, #0]
 800114a:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <Routine+0xac>)
 800114c:	841a      	strh	r2, [r3, #32]
		registerFrame[0x11].U16 = AMT.Linear_Position			*10;	//Z-axis position
 800114e:	4b24      	ldr	r3, [pc, #144]	@ (80011e0 <Routine+0xb4>)
 8001150:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001154:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001158:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001160:	ee17 3a90 	vmov	r3, s15
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <Routine+0xac>)
 8001168:	845a      	strh	r2, [r3, #34]	@ 0x22
		registerFrame[0x12].U16 = fabs(AMT.Linear_Velocity)		*10;	//Z-axis speed
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <Routine+0xb4>)
 800116c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001170:	eef0 7ae7 	vabs.f32	s15, s15
 8001174:	ee17 0a90 	vmov	r0, s15
 8001178:	f7ff f9b2 	bl	80004e0 <__aeabi_f2d>
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <Routine+0xb8>)
 8001182:	f7ff fa05 	bl	8000590 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
 800118e:	f7ff fcaf 	bl	8000af0 <__aeabi_d2uiz>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <Routine+0xac>)
 8001198:	849a      	strh	r2, [r3, #36]	@ 0x24
		registerFrame[0x13].U16 = fabs(AMT.Linear_Acceleration)	*10;	//Z-axis acceleration
 800119a:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <Routine+0xb4>)
 800119c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011a0:	eef0 7ae7 	vabs.f32	s15, s15
 80011a4:	ee17 0a90 	vmov	r0, s15
 80011a8:	f7ff f99a 	bl	80004e0 <__aeabi_f2d>
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <Routine+0xb8>)
 80011b2:	f7ff f9ed 	bl	8000590 <__aeabi_dmul>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f7ff fc97 	bl	8000af0 <__aeabi_d2uiz>
 80011c2:	4603      	mov	r3, r0
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <Routine+0xac>)
 80011c8:	84da      	strh	r2, [r3, #38]	@ 0x26
		registerFrame[0x40].U16 = 4								*10;	//X-axis position
 80011ca:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <Routine+0xac>)
 80011cc:	2228      	movs	r2, #40	@ 0x28
 80011ce:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	}
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000110c 	.word	0x2000110c
 80011dc:	20000304 	.word	0x20000304
 80011e0:	20000b48 	.word	0x20000b48
 80011e4:	40240000 	.word	0x40240000

080011e8 <Vacuum>:

void Vacuum(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	if(registerFrame[0x02].U16 == 0b0000){
 80011ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <Vacuum+0x3c>)
 80011ee:	889b      	ldrh	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d108      	bne.n	8001206 <Vacuum+0x1e>
		base.Vacuum = 0;			//Vacuum status: Off
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <Vacuum+0x40>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);			// Vacuum off
 80011fa:	2200      	movs	r2, #0
 80011fc:	2120      	movs	r1, #32
 80011fe:	480b      	ldr	r0, [pc, #44]	@ (800122c <Vacuum+0x44>)
 8001200:	f005 f996 	bl	8006530 <HAL_GPIO_WritePin>
	else if(registerFrame[0x02].U16 == 0b0001){
		base.Vacuum = 1;			//Vacuum status: On
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on

	}
}
 8001204:	e00b      	b.n	800121e <Vacuum+0x36>
	else if(registerFrame[0x02].U16 == 0b0001){
 8001206:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <Vacuum+0x3c>)
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d107      	bne.n	800121e <Vacuum+0x36>
		base.Vacuum = 1;			//Vacuum status: On
 800120e:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <Vacuum+0x40>)
 8001210:	2201      	movs	r2, #1
 8001212:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on
 8001214:	2201      	movs	r2, #1
 8001216:	2120      	movs	r1, #32
 8001218:	4804      	ldr	r0, [pc, #16]	@ (800122c <Vacuum+0x44>)
 800121a:	f005 f989 	bl	8006530 <HAL_GPIO_WritePin>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000110c 	.word	0x2000110c
 8001228:	20000304 	.word	0x20000304
 800122c:	48000800 	.word	0x48000800

08001230 <GripperMovement>:

void GripperMovement(){
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	if(registerFrame[0x03].U16 == 0b0000){
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <GripperMovement+0x58>)
 8001236:	88db      	ldrh	r3, [r3, #6]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10f      	bne.n	800125c <GripperMovement+0x2c>
		base.Gripper = 0;			//Gripper Movement: Backward
 800123c:	4b13      	ldr	r3, [pc, #76]	@ (800128c <GripperMovement+0x5c>)
 800123e:	2200      	movs	r2, #0
 8001240:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);			// Backward
 8001242:	2201      	movs	r2, #1
 8001244:	2110      	movs	r1, #16
 8001246:	4812      	ldr	r0, [pc, #72]	@ (8001290 <GripperMovement+0x60>)
 8001248:	f005 f972 	bl	8006530 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001256:	f005 f96b 	bl	8006530 <HAL_GPIO_WritePin>
	else if(registerFrame[0x03].U16 == 0b0001){
		base.Gripper = 1;			//Gripper Movement: Forward
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
	}
}
 800125a:	e012      	b.n	8001282 <GripperMovement+0x52>
	else if(registerFrame[0x03].U16 == 0b0001){
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <GripperMovement+0x58>)
 800125e:	88db      	ldrh	r3, [r3, #6]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d10e      	bne.n	8001282 <GripperMovement+0x52>
		base.Gripper = 1;			//Gripper Movement: Forward
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <GripperMovement+0x5c>)
 8001266:	2201      	movs	r2, #1
 8001268:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
 800126a:	2200      	movs	r2, #0
 800126c:	2110      	movs	r1, #16
 800126e:	4808      	ldr	r0, [pc, #32]	@ (8001290 <GripperMovement+0x60>)
 8001270:	f005 f95e 	bl	8006530 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 8001274:	2201      	movs	r2, #1
 8001276:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800127a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800127e:	f005 f957 	bl	8006530 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000110c 	.word	0x2000110c
 800128c:	20000304 	.word	0x20000304
 8001290:	48000800 	.word	0x48000800

08001294 <SetShelves>:



void SetShelves(){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	base.ShelveMode = 1;
 8001298:	4b40      	ldr	r3, [pc, #256]	@ (800139c <SetShelves+0x108>)
 800129a:	2201      	movs	r2, #1
 800129c:	831a      	strh	r2, [r3, #24]
	PS2X_Reader();
 800129e:	f001 fc99 	bl	8002bd4 <PS2X_Reader>
	if(ps2.ps2RX[0] == 74){
 80012a2:	4b3f      	ldr	r3, [pc, #252]	@ (80013a0 <SetShelves+0x10c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b4a      	cmp	r3, #74	@ 0x4a
 80012a8:	d102      	bne.n	80012b0 <SetShelves+0x1c>
		ps2.stop = 1;
 80012aa:	4b3d      	ldr	r3, [pc, #244]	@ (80013a0 <SetShelves+0x10c>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	671a      	str	r2, [r3, #112]	@ 0x70
	}
	if (ps2.stop == 1 && ps2.ps2RX[0] == 75){
 80012b0:	4b3b      	ldr	r3, [pc, #236]	@ (80013a0 <SetShelves+0x10c>)
 80012b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d10b      	bne.n	80012d0 <SetShelves+0x3c>
 80012b8:	4b39      	ldr	r3, [pc, #228]	@ (80013a0 <SetShelves+0x10c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b4b      	cmp	r3, #75	@ 0x4b
 80012be:	d107      	bne.n	80012d0 <SetShelves+0x3c>
		ps2.stop = 0;
 80012c0:	4b37      	ldr	r3, [pc, #220]	@ (80013a0 <SetShelves+0x10c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	671a      	str	r2, [r3, #112]	@ 0x70
		base.MotorHome = 150;
 80012c6:	4b35      	ldr	r3, [pc, #212]	@ (800139c <SetShelves+0x108>)
 80012c8:	2296      	movs	r2, #150	@ 0x96
 80012ca:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 80012ce:	e005      	b.n	80012dc <SetShelves+0x48>
	}
		  else if(ps2.stop == 0){
 80012d0:	4b33      	ldr	r3, [pc, #204]	@ (80013a0 <SetShelves+0x10c>)
 80012d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <SetShelves+0x48>
			  PS2X_Reader();
 80012d8:	f001 fc7c 	bl	8002bd4 <PS2X_Reader>
	  	  }
	if (base.ShelveMode == 0)
 80012dc:	4b2f      	ldr	r3, [pc, #188]	@ (800139c <SetShelves+0x108>)
 80012de:	8b1b      	ldrh	r3, [r3, #24]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d158      	bne.n	8001396 <SetShelves+0x102>
	{
		registerFrame[0x23].U16 = base.Shelve[0] *10; 	//Position Shelve 1
 80012e4:	4b2d      	ldr	r3, [pc, #180]	@ (800139c <SetShelves+0x108>)
 80012e6:	edd3 7a07 	vldr	s15, [r3, #28]
 80012ea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f6:	ee17 3a90 	vmov	r3, s15
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	4b29      	ldr	r3, [pc, #164]	@ (80013a4 <SetShelves+0x110>)
 80012fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
		registerFrame[0x24].U16 = base.Shelve[1] *10;
 8001302:	4b26      	ldr	r3, [pc, #152]	@ (800139c <SetShelves+0x108>)
 8001304:	edd3 7a08 	vldr	s15, [r3, #32]
 8001308:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800130c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001314:	ee17 3a90 	vmov	r3, s15
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <SetShelves+0x110>)
 800131c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		registerFrame[0x25].U16 = base.Shelve[2] *10;
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <SetShelves+0x108>)
 8001322:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001326:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800132a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001332:	ee17 3a90 	vmov	r3, s15
 8001336:	b29a      	uxth	r2, r3
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <SetShelves+0x110>)
 800133a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
		registerFrame[0x26].U16 = base.Shelve[3] *10;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <SetShelves+0x108>)
 8001340:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001344:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001350:	ee17 3a90 	vmov	r3, s15
 8001354:	b29a      	uxth	r2, r3
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <SetShelves+0x110>)
 8001358:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
		registerFrame[0x27].U16 = base.Shelve[4] *10;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <SetShelves+0x108>)
 800135e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001362:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800136e:	ee17 3a90 	vmov	r3, s15
 8001372:	b29a      	uxth	r2, r3
 8001374:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <SetShelves+0x110>)
 8001376:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

		//finish
		base.BaseStatus = 0;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <SetShelves+0x108>)
 800137c:	2200      	movs	r2, #0
 800137e:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <SetShelves+0x110>)
 8001382:	2200      	movs	r2, #0
 8001384:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <SetShelves+0x108>)
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <SetShelves+0x110>)
 800138c:	841a      	strh	r2, [r3, #32]
		base.Base_case = 0;
 800138e:	4b03      	ldr	r3, [pc, #12]	@ (800139c <SetShelves+0x108>)
 8001390:	2200      	movs	r2, #0
 8001392:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	}
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000304 	.word	0x20000304
 80013a0:	20000b88 	.word	0x20000b88
 80013a4:	2000110c 	.word	0x2000110c

080013a8 <RunPoint>:

void RunPoint(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	base.GoalPoint = (registerFrame[0x30].U16)/10; //Get Goal point from BaseSytem(Point Mode) that we pick/write After pressing Run Button
 80013ac:	4b3e      	ldr	r3, [pc, #248]	@ (80014a8 <RunPoint+0x100>)
 80013ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80013b2:	4a3e      	ldr	r2, [pc, #248]	@ (80014ac <RunPoint+0x104>)
 80013b4:	fba2 2303 	umull	r2, r3, r2, r3
 80013b8:	08db      	lsrs	r3, r3, #3
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c4:	4b3a      	ldr	r3, [pc, #232]	@ (80014b0 <RunPoint+0x108>)
 80013c6:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	elapsedTime += 0.0002;
 80013ca:	4b3a      	ldr	r3, [pc, #232]	@ (80014b4 <RunPoint+0x10c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f886 	bl	80004e0 <__aeabi_f2d>
 80013d4:	a330      	add	r3, pc, #192	@ (adr r3, 8001498 <RunPoint+0xf0>)
 80013d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013da:	f7fe ff23 	bl	8000224 <__adddf3>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4610      	mov	r0, r2
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fba3 	bl	8000b30 <__aeabi_d2f>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a31      	ldr	r2, [pc, #196]	@ (80014b4 <RunPoint+0x10c>)
 80013ee:	6013      	str	r3, [r2, #0]
	Traject(&Traj, temp_pos, base.GoalPoint);
 80013f0:	4b31      	ldr	r3, [pc, #196]	@ (80014b8 <RunPoint+0x110>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	4b2e      	ldr	r3, [pc, #184]	@ (80014b0 <RunPoint+0x108>)
 80013f8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80013fc:	eef0 0a47 	vmov.f32	s1, s14
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	482d      	ldr	r0, [pc, #180]	@ (80014bc <RunPoint+0x114>)
 8001406:	f001 fdd7 	bl	8002fb8 <Traject>
	PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <RunPoint+0x114>)
 800140c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001410:	eeb0 0a67 	vmov.f32	s0, s15
 8001414:	4a2a      	ldr	r2, [pc, #168]	@ (80014c0 <RunPoint+0x118>)
 8001416:	492b      	ldr	r1, [pc, #172]	@ (80014c4 <RunPoint+0x11c>)
 8001418:	482b      	ldr	r0, [pc, #172]	@ (80014c8 <RunPoint+0x120>)
 800141a:	f001 fbbf 	bl	8002b9c <PID_controller_cascade>
	base.MotorHome = PID_velo.out;
 800141e:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <RunPoint+0x11c>)
 8001420:	edd3 7a06 	vldr	s15, [r3, #24]
 8001424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001428:	ee17 3a90 	vmov	r3, s15
 800142c:	b21a      	sxth	r2, r3
 800142e:	4b20      	ldr	r3, [pc, #128]	@ (80014b0 <RunPoint+0x108>)
 8001430:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

	// Error must less than 0.1 mm
	if(fabs(AMT.Linear_Position - base.GoalPoint) <= 0.1){
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <RunPoint+0x118>)
 8001436:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800143a:	4b1d      	ldr	r3, [pc, #116]	@ (80014b0 <RunPoint+0x108>)
 800143c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001444:	eef0 7ae7 	vabs.f32	s15, s15
 8001448:	ee17 0a90 	vmov	r0, s15
 800144c:	f7ff f848 	bl	80004e0 <__aeabi_f2d>
 8001450:	a313      	add	r3, pc, #76	@ (adr r3, 80014a0 <RunPoint+0xf8>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	f7ff fb17 	bl	8000a88 <__aeabi_dcmple>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d100      	bne.n	8001462 <RunPoint+0xba>
		temp_pos = base.GoalPoint;
		base.BaseStatus = 0;
		registerFrame[0x01].U16 = 0;
		registerFrame[0x10].U16 = base.BaseStatus;
	}
}
 8001460:	e015      	b.n	800148e <RunPoint+0xe6>
		elapsedTime = 0;
 8001462:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <RunPoint+0x10c>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
		Traj.currentPosition = base.GoalPoint;
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <RunPoint+0x108>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a13      	ldr	r2, [pc, #76]	@ (80014bc <RunPoint+0x114>)
 8001470:	6093      	str	r3, [r2, #8]
		temp_pos = base.GoalPoint;
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <RunPoint+0x108>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a10      	ldr	r2, [pc, #64]	@ (80014b8 <RunPoint+0x110>)
 8001478:	6013      	str	r3, [r2, #0]
		base.BaseStatus = 0;
 800147a:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <RunPoint+0x108>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <RunPoint+0x100>)
 8001482:	2200      	movs	r2, #0
 8001484:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 8001486:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <RunPoint+0x108>)
 8001488:	881a      	ldrh	r2, [r3, #0]
 800148a:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <RunPoint+0x100>)
 800148c:	841a      	strh	r2, [r3, #32]
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	f3af 8000 	nop.w
 8001498:	eb1c432d 	.word	0xeb1c432d
 800149c:	3f2a36e2 	.word	0x3f2a36e2
 80014a0:	9999999a 	.word	0x9999999a
 80014a4:	3fb99999 	.word	0x3fb99999
 80014a8:	2000110c 	.word	0x2000110c
 80014ac:	cccccccd 	.word	0xcccccccd
 80014b0:	20000304 	.word	0x20000304
 80014b4:	20001108 	.word	0x20001108
 80014b8:	200002d0 	.word	0x200002d0
 80014bc:	20000b34 	.word	0x20000b34
 80014c0:	20000b48 	.word	0x20000b48
 80014c4:	20000c08 	.word	0x20000c08
 80014c8:	200002e8 	.word	0x200002e8

080014cc <SetHome>:

void SetHome(){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	//	registerFrame[0x01].U16 = 2;
	Traj.currentPosition = 600;
 80014d0:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <SetHome+0x4c>)
 80014d2:	4a12      	ldr	r2, [pc, #72]	@ (800151c <SetHome+0x50>)
 80014d4:	609a      	str	r2, [r3, #8]
	base.MotorHome = 310;		// Set duty cycle to go upward at slowest speed
 80014d6:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <SetHome+0x54>)
 80014d8:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80014dc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET)		// Top photo limit was triggered
 80014e0:	2140      	movs	r1, #64	@ 0x40
 80014e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e6:	f005 f80b 	bl	8006500 <HAL_GPIO_ReadPin>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d110      	bne.n	8001512 <SetHome+0x46>
	{
//		base.MotorHome = 150;		// Set duty cycle to hold position gripper
		AMT_encoder_reset(&AMT);	// Set linear position to ...
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <SetHome+0x58>)
 80014f2:	f000 fbcd 	bl	8001c90 <AMT_encoder_reset>
		temp_pos = AMT.Linear_Position;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <SetHome+0x58>)
 80014f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <SetHome+0x5c>)
 80014fc:	6013      	str	r3, [r2, #0]

		base.BaseStatus = 0;
 80014fe:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <SetHome+0x54>)
 8001500:	2200      	movs	r2, #0
 8001502:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <SetHome+0x60>)
 8001506:	2200      	movs	r2, #0
 8001508:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 800150a:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <SetHome+0x54>)
 800150c:	881a      	ldrh	r2, [r3, #0]
 800150e:	4b07      	ldr	r3, [pc, #28]	@ (800152c <SetHome+0x60>)
 8001510:	841a      	strh	r2, [r3, #32]
	}
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000b34 	.word	0x20000b34
 800151c:	44160000 	.word	0x44160000
 8001520:	20000304 	.word	0x20000304
 8001524:	20000b48 	.word	0x20000b48
 8001528:	200002d0 	.word	0x200002d0
 800152c:	2000110c 	.word	0x2000110c

08001530 <RunJog>:

void RunJog(){
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0

	registerFrame[0x10].U16 = 4;
 8001534:	4ba7      	ldr	r3, [pc, #668]	@ (80017d4 <RunJog+0x2a4>)
 8001536:	2204      	movs	r2, #4
 8001538:	841a      	strh	r2, [r3, #32]

	// Define Pick shelf
	base.Pick[4] = registerFrame[0x21].U16 % 10;
 800153a:	4ba6      	ldr	r3, [pc, #664]	@ (80017d4 <RunJog+0x2a4>)
 800153c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8001540:	4ba5      	ldr	r3, [pc, #660]	@ (80017d8 <RunJog+0x2a8>)
 8001542:	fba3 1302 	umull	r1, r3, r3, r2
 8001546:	08d9      	lsrs	r1, r3, #3
 8001548:	460b      	mov	r3, r1
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	440b      	add	r3, r1
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	b29a      	uxth	r2, r3
 8001554:	4ba1      	ldr	r3, [pc, #644]	@ (80017dc <RunJog+0x2ac>)
 8001556:	879a      	strh	r2, [r3, #60]	@ 0x3c
	base.Pick[3] = ((registerFrame[0x21].U16 - base.Pick[4]) % 100)/10;
 8001558:	4b9e      	ldr	r3, [pc, #632]	@ (80017d4 <RunJog+0x2a4>)
 800155a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800155e:	461a      	mov	r2, r3
 8001560:	4b9e      	ldr	r3, [pc, #632]	@ (80017dc <RunJog+0x2ac>)
 8001562:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001564:	1ad2      	subs	r2, r2, r3
 8001566:	4b9e      	ldr	r3, [pc, #632]	@ (80017e0 <RunJog+0x2b0>)
 8001568:	fb83 1302 	smull	r1, r3, r3, r2
 800156c:	1159      	asrs	r1, r3, #5
 800156e:	17d3      	asrs	r3, r2, #31
 8001570:	1acb      	subs	r3, r1, r3
 8001572:	2164      	movs	r1, #100	@ 0x64
 8001574:	fb01 f303 	mul.w	r3, r1, r3
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	4a9a      	ldr	r2, [pc, #616]	@ (80017e4 <RunJog+0x2b4>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1092      	asrs	r2, r2, #2
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	b29a      	uxth	r2, r3
 8001588:	4b94      	ldr	r3, [pc, #592]	@ (80017dc <RunJog+0x2ac>)
 800158a:	875a      	strh	r2, [r3, #58]	@ 0x3a
	base.Pick[2] = ((registerFrame[0x21].U16 %1000) - ((base.Pick[3]*10)+base.Pick[4]))/100;
 800158c:	4b91      	ldr	r3, [pc, #580]	@ (80017d4 <RunJog+0x2a4>)
 800158e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001592:	4a95      	ldr	r2, [pc, #596]	@ (80017e8 <RunJog+0x2b8>)
 8001594:	fba2 1203 	umull	r1, r2, r2, r3
 8001598:	0992      	lsrs	r2, r2, #6
 800159a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800159e:	fb01 f202 	mul.w	r2, r1, r2
 80015a2:	1a9b      	subs	r3, r3, r2
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	4b8c      	ldr	r3, [pc, #560]	@ (80017dc <RunJog+0x2ac>)
 80015aa:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80015ac:	461a      	mov	r2, r3
 80015ae:	4613      	mov	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b88      	ldr	r3, [pc, #544]	@ (80017dc <RunJog+0x2ac>)
 80015ba:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80015bc:	4413      	add	r3, r2
 80015be:	1acb      	subs	r3, r1, r3
 80015c0:	4a87      	ldr	r2, [pc, #540]	@ (80017e0 <RunJog+0x2b0>)
 80015c2:	fb82 1203 	smull	r1, r2, r2, r3
 80015c6:	1152      	asrs	r2, r2, #5
 80015c8:	17db      	asrs	r3, r3, #31
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b83      	ldr	r3, [pc, #524]	@ (80017dc <RunJog+0x2ac>)
 80015d0:	871a      	strh	r2, [r3, #56]	@ 0x38
	base.Pick[1] = ((registerFrame[0x21].U16 %10000)-(((base.Pick[2]*100)+(base.Pick[3]*10)+base.Pick[4])))/1000;
 80015d2:	4b80      	ldr	r3, [pc, #512]	@ (80017d4 <RunJog+0x2a4>)
 80015d4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80015d8:	4a84      	ldr	r2, [pc, #528]	@ (80017ec <RunJog+0x2bc>)
 80015da:	fba2 1203 	umull	r1, r2, r2, r3
 80015de:	0b52      	lsrs	r2, r2, #13
 80015e0:	f242 7110 	movw	r1, #10000	@ 0x2710
 80015e4:	fb01 f202 	mul.w	r2, r1, r2
 80015e8:	1a9b      	subs	r3, r3, r2
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	4618      	mov	r0, r3
 80015ee:	4b7b      	ldr	r3, [pc, #492]	@ (80017dc <RunJog+0x2ac>)
 80015f0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80015f2:	461a      	mov	r2, r3
 80015f4:	2364      	movs	r3, #100	@ 0x64
 80015f6:	fb03 f202 	mul.w	r2, r3, r2
 80015fa:	4b78      	ldr	r3, [pc, #480]	@ (80017dc <RunJog+0x2ac>)
 80015fc:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80015fe:	4619      	mov	r1, r3
 8001600:	460b      	mov	r3, r1
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	4413      	add	r3, r2
 800160a:	4a74      	ldr	r2, [pc, #464]	@ (80017dc <RunJog+0x2ac>)
 800160c:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 800160e:	4413      	add	r3, r2
 8001610:	1ac3      	subs	r3, r0, r3
 8001612:	4a75      	ldr	r2, [pc, #468]	@ (80017e8 <RunJog+0x2b8>)
 8001614:	fb82 1203 	smull	r1, r2, r2, r3
 8001618:	1192      	asrs	r2, r2, #6
 800161a:	17db      	asrs	r3, r3, #31
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	b29a      	uxth	r2, r3
 8001620:	4b6e      	ldr	r3, [pc, #440]	@ (80017dc <RunJog+0x2ac>)
 8001622:	86da      	strh	r2, [r3, #54]	@ 0x36
	base.Pick[0] = (registerFrame[0x21].U16-((base.Pick[1]*1000+base.Pick[2]*100+base.Pick[3]*10+base.Pick[4])))/10000;
 8001624:	4b6b      	ldr	r3, [pc, #428]	@ (80017d4 <RunJog+0x2a4>)
 8001626:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800162a:	4618      	mov	r0, r3
 800162c:	4b6b      	ldr	r3, [pc, #428]	@ (80017dc <RunJog+0x2ac>)
 800162e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001630:	461a      	mov	r2, r3
 8001632:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001636:	fb03 f202 	mul.w	r2, r3, r2
 800163a:	4b68      	ldr	r3, [pc, #416]	@ (80017dc <RunJog+0x2ac>)
 800163c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800163e:	4619      	mov	r1, r3
 8001640:	2364      	movs	r3, #100	@ 0x64
 8001642:	fb01 f303 	mul.w	r3, r1, r3
 8001646:	441a      	add	r2, r3
 8001648:	4b64      	ldr	r3, [pc, #400]	@ (80017dc <RunJog+0x2ac>)
 800164a:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800164c:	4619      	mov	r1, r3
 800164e:	460b      	mov	r3, r1
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	4a60      	ldr	r2, [pc, #384]	@ (80017dc <RunJog+0x2ac>)
 800165a:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 800165c:	4413      	add	r3, r2
 800165e:	1ac3      	subs	r3, r0, r3
 8001660:	4a63      	ldr	r2, [pc, #396]	@ (80017f0 <RunJog+0x2c0>)
 8001662:	fb82 1203 	smull	r1, r2, r2, r3
 8001666:	1312      	asrs	r2, r2, #12
 8001668:	17db      	asrs	r3, r3, #31
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	b29a      	uxth	r2, r3
 800166e:	4b5b      	ldr	r3, [pc, #364]	@ (80017dc <RunJog+0x2ac>)
 8001670:	869a      	strh	r2, [r3, #52]	@ 0x34
	// Define Place shelf
	base.Place[4] = registerFrame[0x22].U16 % 10;
 8001672:	4b58      	ldr	r3, [pc, #352]	@ (80017d4 <RunJog+0x2a4>)
 8001674:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8001678:	4b57      	ldr	r3, [pc, #348]	@ (80017d8 <RunJog+0x2a8>)
 800167a:	fba3 1302 	umull	r1, r3, r3, r2
 800167e:	08d9      	lsrs	r1, r3, #3
 8001680:	460b      	mov	r3, r1
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	440b      	add	r3, r1
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	b29a      	uxth	r2, r3
 800168c:	4b53      	ldr	r3, [pc, #332]	@ (80017dc <RunJog+0x2ac>)
 800168e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	base.Place[3] = ((registerFrame[0x22].U16 - base.Place[4]) % 100)/10;
 8001692:	4b50      	ldr	r3, [pc, #320]	@ (80017d4 <RunJog+0x2a4>)
 8001694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001698:	461a      	mov	r2, r3
 800169a:	4b50      	ldr	r3, [pc, #320]	@ (80017dc <RunJog+0x2ac>)
 800169c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80016a0:	1ad2      	subs	r2, r2, r3
 80016a2:	4b4f      	ldr	r3, [pc, #316]	@ (80017e0 <RunJog+0x2b0>)
 80016a4:	fb83 1302 	smull	r1, r3, r3, r2
 80016a8:	1159      	asrs	r1, r3, #5
 80016aa:	17d3      	asrs	r3, r2, #31
 80016ac:	1acb      	subs	r3, r1, r3
 80016ae:	2164      	movs	r1, #100	@ 0x64
 80016b0:	fb01 f303 	mul.w	r3, r1, r3
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	4a4b      	ldr	r2, [pc, #300]	@ (80017e4 <RunJog+0x2b4>)
 80016b8:	fb82 1203 	smull	r1, r2, r2, r3
 80016bc:	1092      	asrs	r2, r2, #2
 80016be:	17db      	asrs	r3, r3, #31
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	4b45      	ldr	r3, [pc, #276]	@ (80017dc <RunJog+0x2ac>)
 80016c6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	base.Place[2] = ((registerFrame[0x22].U16 %1000) - ((base.Place[3]*10)+base.Place[4]))/100;
 80016ca:	4b42      	ldr	r3, [pc, #264]	@ (80017d4 <RunJog+0x2a4>)
 80016cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016d0:	4a45      	ldr	r2, [pc, #276]	@ (80017e8 <RunJog+0x2b8>)
 80016d2:	fba2 1203 	umull	r1, r2, r2, r3
 80016d6:	0992      	lsrs	r2, r2, #6
 80016d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016dc:	fb01 f202 	mul.w	r2, r1, r2
 80016e0:	1a9b      	subs	r3, r3, r2
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	4619      	mov	r1, r3
 80016e6:	4b3d      	ldr	r3, [pc, #244]	@ (80017dc <RunJog+0x2ac>)
 80016e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016ec:	461a      	mov	r2, r3
 80016ee:	4613      	mov	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	461a      	mov	r2, r3
 80016f8:	4b38      	ldr	r3, [pc, #224]	@ (80017dc <RunJog+0x2ac>)
 80016fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80016fe:	4413      	add	r3, r2
 8001700:	1acb      	subs	r3, r1, r3
 8001702:	4a37      	ldr	r2, [pc, #220]	@ (80017e0 <RunJog+0x2b0>)
 8001704:	fb82 1203 	smull	r1, r2, r2, r3
 8001708:	1152      	asrs	r2, r2, #5
 800170a:	17db      	asrs	r3, r3, #31
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	b29a      	uxth	r2, r3
 8001710:	4b32      	ldr	r3, [pc, #200]	@ (80017dc <RunJog+0x2ac>)
 8001712:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	base.Place[1] = ((registerFrame[0x22].U16 %10000)-(((base.Place[2]*100)+(base.Place[3]*10)+base.Place[4])))/1000;
 8001716:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <RunJog+0x2a4>)
 8001718:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800171c:	4a33      	ldr	r2, [pc, #204]	@ (80017ec <RunJog+0x2bc>)
 800171e:	fba2 1203 	umull	r1, r2, r2, r3
 8001722:	0b52      	lsrs	r2, r2, #13
 8001724:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001728:	fb01 f202 	mul.w	r2, r1, r2
 800172c:	1a9b      	subs	r3, r3, r2
 800172e:	b29b      	uxth	r3, r3
 8001730:	4618      	mov	r0, r3
 8001732:	4b2a      	ldr	r3, [pc, #168]	@ (80017dc <RunJog+0x2ac>)
 8001734:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001738:	461a      	mov	r2, r3
 800173a:	2364      	movs	r3, #100	@ 0x64
 800173c:	fb03 f202 	mul.w	r2, r3, r2
 8001740:	4b26      	ldr	r3, [pc, #152]	@ (80017dc <RunJog+0x2ac>)
 8001742:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001746:	4619      	mov	r1, r3
 8001748:	460b      	mov	r3, r1
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	4413      	add	r3, r2
 8001752:	4a22      	ldr	r2, [pc, #136]	@ (80017dc <RunJog+0x2ac>)
 8001754:	f8b2 2046 	ldrh.w	r2, [r2, #70]	@ 0x46
 8001758:	4413      	add	r3, r2
 800175a:	1ac3      	subs	r3, r0, r3
 800175c:	4a22      	ldr	r2, [pc, #136]	@ (80017e8 <RunJog+0x2b8>)
 800175e:	fb82 1203 	smull	r1, r2, r2, r3
 8001762:	1192      	asrs	r2, r2, #6
 8001764:	17db      	asrs	r3, r3, #31
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	b29a      	uxth	r2, r3
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <RunJog+0x2ac>)
 800176c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	base.Place[0] = (registerFrame[0x22].U16-((base.Place[1]*1000+base.Place[2]*100+base.Place[3]*10+base.Place[4])))/10000;
 8001770:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <RunJog+0x2a4>)
 8001772:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001776:	4618      	mov	r0, r3
 8001778:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <RunJog+0x2ac>)
 800177a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800177e:	461a      	mov	r2, r3
 8001780:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001784:	fb03 f202 	mul.w	r2, r3, r2
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <RunJog+0x2ac>)
 800178a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800178e:	4619      	mov	r1, r3
 8001790:	2364      	movs	r3, #100	@ 0x64
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	441a      	add	r2, r3
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <RunJog+0x2ac>)
 800179a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800179e:	4619      	mov	r1, r3
 80017a0:	460b      	mov	r3, r1
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	4a0c      	ldr	r2, [pc, #48]	@ (80017dc <RunJog+0x2ac>)
 80017ac:	f8b2 2046 	ldrh.w	r2, [r2, #70]	@ 0x46
 80017b0:	4413      	add	r3, r2
 80017b2:	1ac3      	subs	r3, r0, r3
 80017b4:	4a0e      	ldr	r2, [pc, #56]	@ (80017f0 <RunJog+0x2c0>)
 80017b6:	fb82 1203 	smull	r1, r2, r2, r3
 80017ba:	1312      	asrs	r2, r2, #12
 80017bc:	17db      	asrs	r3, r3, #31
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <RunJog+0x2ac>)
 80017c4:	87da      	strh	r2, [r3, #62]	@ 0x3e


	// Condition for Pick and Place
	switch(registerFrame[0x10].U16){
 80017c6:	4b03      	ldr	r3, [pc, #12]	@ (80017d4 <RunJog+0x2a4>)
 80017c8:	8c1b      	ldrh	r3, [r3, #32]
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d012      	beq.n	80017f4 <RunJog+0x2c4>
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d067      	beq.n	80018a2 <RunJog+0x372>
 80017d2:	e0c4      	b.n	800195e <RunJog+0x42e>
 80017d4:	2000110c 	.word	0x2000110c
 80017d8:	cccccccd 	.word	0xcccccccd
 80017dc:	20000304 	.word	0x20000304
 80017e0:	51eb851f 	.word	0x51eb851f
 80017e4:	66666667 	.word	0x66666667
 80017e8:	10624dd3 	.word	0x10624dd3
 80017ec:	d1b71759 	.word	0xd1b71759
 80017f0:	68db8bad 	.word	0x68db8bad
		// Pick Case
		case(4):
			elapsedTime += 0.0002;
 80017f4:	4b68      	ldr	r3, [pc, #416]	@ (8001998 <RunJog+0x468>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7fe fe71 	bl	80004e0 <__aeabi_f2d>
 80017fe:	a362      	add	r3, pc, #392	@ (adr r3, 8001988 <RunJog+0x458>)
 8001800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001804:	f7fe fd0e 	bl	8000224 <__adddf3>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f7ff f98e 	bl	8000b30 <__aeabi_d2f>
 8001814:	4603      	mov	r3, r0
 8001816:	4a60      	ldr	r2, [pc, #384]	@ (8001998 <RunJog+0x468>)
 8001818:	6013      	str	r3, [r2, #0]
			Traject(&Traj, AMT.Linear_Position, base.Pick[fuCount]);
 800181a:	4b60      	ldr	r3, [pc, #384]	@ (800199c <RunJog+0x46c>)
 800181c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001820:	4b5f      	ldr	r3, [pc, #380]	@ (80019a0 <RunJog+0x470>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a5f      	ldr	r2, [pc, #380]	@ (80019a4 <RunJog+0x474>)
 8001826:	3318      	adds	r3, #24
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	889b      	ldrh	r3, [r3, #4]
 800182e:	ee07 3a10 	vmov	s14, r3
 8001832:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001836:	eef0 0a47 	vmov.f32	s1, s14
 800183a:	eeb0 0a67 	vmov.f32	s0, s15
 800183e:	485a      	ldr	r0, [pc, #360]	@ (80019a8 <RunJog+0x478>)
 8001840:	f001 fbba 	bl	8002fb8 <Traject>
			PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 8001844:	4b58      	ldr	r3, [pc, #352]	@ (80019a8 <RunJog+0x478>)
 8001846:	edd3 7a02 	vldr	s15, [r3, #8]
 800184a:	eeb0 0a67 	vmov.f32	s0, s15
 800184e:	4a53      	ldr	r2, [pc, #332]	@ (800199c <RunJog+0x46c>)
 8001850:	4956      	ldr	r1, [pc, #344]	@ (80019ac <RunJog+0x47c>)
 8001852:	4857      	ldr	r0, [pc, #348]	@ (80019b0 <RunJog+0x480>)
 8001854:	f001 f9a2 	bl	8002b9c <PID_controller_cascade>
			if (fabs(AMT.Linear_Position - base.Pick[fuCount]) < 0.2)
 8001858:	4b50      	ldr	r3, [pc, #320]	@ (800199c <RunJog+0x46c>)
 800185a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800185e:	4b50      	ldr	r3, [pc, #320]	@ (80019a0 <RunJog+0x470>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a50      	ldr	r2, [pc, #320]	@ (80019a4 <RunJog+0x474>)
 8001864:	3318      	adds	r3, #24
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	889b      	ldrh	r3, [r3, #4]
 800186c:	ee07 3a90 	vmov	s15, r3
 8001870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001878:	eef0 7ae7 	vabs.f32	s15, s15
 800187c:	ee17 0a90 	vmov	r0, s15
 8001880:	f7fe fe2e 	bl	80004e0 <__aeabi_f2d>
 8001884:	a342      	add	r3, pc, #264	@ (adr r3, 8001990 <RunJog+0x460>)
 8001886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188a:	f7ff f8f3 	bl	8000a74 <__aeabi_dcmplt>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d006      	beq.n	80018a2 <RunJog+0x372>
			{
				registerFrame[0x10].U16 = 8;
 8001894:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <RunJog+0x484>)
 8001896:	2208      	movs	r2, #8
 8001898:	841a      	strh	r2, [r3, #32]
				elapsedTime = 0;
 800189a:	4b3f      	ldr	r3, [pc, #252]	@ (8001998 <RunJog+0x468>)
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
			}

		// Place Case
		case(8):

			elapsedTime += 0.0002;
 80018a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001998 <RunJog+0x468>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe1a 	bl	80004e0 <__aeabi_f2d>
 80018ac:	a336      	add	r3, pc, #216	@ (adr r3, 8001988 <RunJog+0x458>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	f7fe fcb7 	bl	8000224 <__adddf3>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	f7ff f937 	bl	8000b30 <__aeabi_d2f>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4a34      	ldr	r2, [pc, #208]	@ (8001998 <RunJog+0x468>)
 80018c6:	6013      	str	r3, [r2, #0]
			Traject(&Traj, AMT.Linear_Position, base.Place[fuCount]);
 80018c8:	4b34      	ldr	r3, [pc, #208]	@ (800199c <RunJog+0x46c>)
 80018ca:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80018ce:	4b34      	ldr	r3, [pc, #208]	@ (80019a0 <RunJog+0x470>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a34      	ldr	r2, [pc, #208]	@ (80019a4 <RunJog+0x474>)
 80018d4:	331c      	adds	r3, #28
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	4413      	add	r3, r2
 80018da:	88db      	ldrh	r3, [r3, #6]
 80018dc:	ee07 3a10 	vmov	s14, r3
 80018e0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80018e4:	eef0 0a47 	vmov.f32	s1, s14
 80018e8:	eeb0 0a67 	vmov.f32	s0, s15
 80018ec:	482e      	ldr	r0, [pc, #184]	@ (80019a8 <RunJog+0x478>)
 80018ee:	f001 fb63 	bl	8002fb8 <Traject>
			PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 80018f2:	4b2d      	ldr	r3, [pc, #180]	@ (80019a8 <RunJog+0x478>)
 80018f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80018f8:	eeb0 0a67 	vmov.f32	s0, s15
 80018fc:	4a27      	ldr	r2, [pc, #156]	@ (800199c <RunJog+0x46c>)
 80018fe:	492b      	ldr	r1, [pc, #172]	@ (80019ac <RunJog+0x47c>)
 8001900:	482b      	ldr	r0, [pc, #172]	@ (80019b0 <RunJog+0x480>)
 8001902:	f001 f94b 	bl	8002b9c <PID_controller_cascade>
			if (fabs(AMT.Linear_Position - base.Place[fuCount]) < 0.2)
 8001906:	4b25      	ldr	r3, [pc, #148]	@ (800199c <RunJog+0x46c>)
 8001908:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800190c:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <RunJog+0x470>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a24      	ldr	r2, [pc, #144]	@ (80019a4 <RunJog+0x474>)
 8001912:	331c      	adds	r3, #28
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4413      	add	r3, r2
 8001918:	88db      	ldrh	r3, [r3, #6]
 800191a:	ee07 3a90 	vmov	s15, r3
 800191e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001926:	eef0 7ae7 	vabs.f32	s15, s15
 800192a:	ee17 0a90 	vmov	r0, s15
 800192e:	f7fe fdd7 	bl	80004e0 <__aeabi_f2d>
 8001932:	a317      	add	r3, pc, #92	@ (adr r3, 8001990 <RunJog+0x460>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7ff f89c 	bl	8000a74 <__aeabi_dcmplt>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00d      	beq.n	800195e <RunJog+0x42e>
			{
				base.BaseStatus = 0;
 8001942:	4b18      	ldr	r3, [pc, #96]	@ (80019a4 <RunJog+0x474>)
 8001944:	2200      	movs	r2, #0
 8001946:	801a      	strh	r2, [r3, #0]
				registerFrame[0x01].U16 = base.BaseStatus;
 8001948:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <RunJog+0x474>)
 800194a:	881a      	ldrh	r2, [r3, #0]
 800194c:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <RunJog+0x484>)
 800194e:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 0;
 8001950:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <RunJog+0x484>)
 8001952:	2200      	movs	r2, #0
 8001954:	841a      	strh	r2, [r3, #32]
				elapsedTime = 0;
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <RunJog+0x468>)
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
	}



	//pick place 5 time
	if(base.sp == 1){
 800195e:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <RunJog+0x474>)
 8001960:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001964:	2b01      	cmp	r3, #1
 8001966:	d10d      	bne.n	8001984 <RunJog+0x454>
		base.BaseStatus = 0;
 8001968:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <RunJog+0x474>)
 800196a:	2200      	movs	r2, #0
 800196c:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = base.BaseStatus;
 800196e:	4b0d      	ldr	r3, [pc, #52]	@ (80019a4 <RunJog+0x474>)
 8001970:	881a      	ldrh	r2, [r3, #0]
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <RunJog+0x484>)
 8001974:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 0;
 8001976:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <RunJog+0x484>)
 8001978:	2200      	movs	r2, #0
 800197a:	841a      	strh	r2, [r3, #32]
		base.sp = 0;
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <RunJog+0x474>)
 800197e:	2200      	movs	r2, #0
 8001980:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	}
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	eb1c432d 	.word	0xeb1c432d
 800198c:	3f2a36e2 	.word	0x3f2a36e2
 8001990:	9999999a 	.word	0x9999999a
 8001994:	3fc99999 	.word	0x3fc99999
 8001998:	20001108 	.word	0x20001108
 800199c:	20000b48 	.word	0x20000b48
 80019a0:	200002cc 	.word	0x200002cc
 80019a4:	20000304 	.word	0x20000304
 80019a8:	20000b34 	.word	0x20000b34
 80019ac:	20000c08 	.word	0x20000c08
 80019b0:	200002e8 	.word	0x200002e8
 80019b4:	2000110c 	.word	0x2000110c

080019b8 <Holding_position>:

void Holding_position()
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 80019bc:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <Holding_position+0x3c>)
 80019be:	edd3 7a02 	vldr	s15, [r3, #8]
 80019c2:	eeb0 0a67 	vmov.f32	s0, s15
 80019c6:	4a0c      	ldr	r2, [pc, #48]	@ (80019f8 <Holding_position+0x40>)
 80019c8:	490c      	ldr	r1, [pc, #48]	@ (80019fc <Holding_position+0x44>)
 80019ca:	480d      	ldr	r0, [pc, #52]	@ (8001a00 <Holding_position+0x48>)
 80019cc:	f001 f8e6 	bl	8002b9c <PID_controller_cascade>
	base.MotorHome = PID_velo.out;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <Holding_position+0x44>)
 80019d2:	edd3 7a06 	vldr	s15, [r3, #24]
 80019d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019da:	ee17 3a90 	vmov	r3, s15
 80019de:	b21a      	sxth	r2, r3
 80019e0:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <Holding_position+0x4c>)
 80019e2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	temp_pos = AMT.Linear_Position;
 80019e6:	4b04      	ldr	r3, [pc, #16]	@ (80019f8 <Holding_position+0x40>)
 80019e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ea:	4a07      	ldr	r2, [pc, #28]	@ (8001a08 <Holding_position+0x50>)
 80019ec:	6013      	str	r3, [r2, #0]

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000b34 	.word	0x20000b34
 80019f8:	20000b48 	.word	0x20000b48
 80019fc:	20000c08 	.word	0x20000c08
 8001a00:	200002e8 	.word	0x200002e8
 8001a04:	20000304 	.word	0x20000304
 8001a08:	200002d0 	.word	0x200002d0

08001a0c <kalman_filter>:
const float one_million_inv = 1e-6f;

//-------------------------------------------Function Code-------------------------------------------------------//

long kalman_filter(long ADC_Value)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    static float Kg = 0;
    static float P_k_k1 = 1;

    float kalman_adc;
    static float kalman_adc_old=0;
    Z_k = ADC_Value;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1e:	edc7 7a05 	vstr	s15, [r7, #20]
    x_k1_k1 = kalman_adc_old;
 8001a22:	4b2e      	ldr	r3, [pc, #184]	@ (8001adc <kalman_filter+0xd0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	613b      	str	r3, [r7, #16]

    x_k_k1 = x_k1_k1;
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	60fb      	str	r3, [r7, #12]
    P_k_k1 = P_k1_k1 + Q;
 8001a2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae0 <kalman_filter+0xd4>)
 8001a2e:	ed93 7a00 	vldr	s14, [r3]
 8001a32:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae4 <kalman_filter+0xd8>)
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae8 <kalman_filter+0xdc>)
 8001a3e:	edc3 7a00 	vstr	s15, [r3]

    Kg = P_k_k1/(P_k_k1 + R);
 8001a42:	4b29      	ldr	r3, [pc, #164]	@ (8001ae8 <kalman_filter+0xdc>)
 8001a44:	edd3 6a00 	vldr	s13, [r3]
 8001a48:	4b27      	ldr	r3, [pc, #156]	@ (8001ae8 <kalman_filter+0xdc>)
 8001a4a:	ed93 7a00 	vldr	s14, [r3]
 8001a4e:	4b27      	ldr	r3, [pc, #156]	@ (8001aec <kalman_filter+0xe0>)
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a5c:	4b24      	ldr	r3, [pc, #144]	@ (8001af0 <kalman_filter+0xe4>)
 8001a5e:	edc3 7a00 	vstr	s15, [r3]

    kalman_adc = x_k_k1 + Kg * (Z_k - kalman_adc_old);
 8001a62:	4b1e      	ldr	r3, [pc, #120]	@ (8001adc <kalman_filter+0xd0>)
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a70:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <kalman_filter+0xe4>)
 8001a72:	edd3 7a00 	vldr	s15, [r3]
 8001a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a82:	edc7 7a02 	vstr	s15, [r7, #8]
    P_k1_k1 = (1 - Kg)*P_k_k1;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <kalman_filter+0xe4>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a94:	4b14      	ldr	r3, [pc, #80]	@ (8001ae8 <kalman_filter+0xdc>)
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <kalman_filter+0xd4>)
 8001aa0:	edc3 7a00 	vstr	s15, [r3]
    P_k_k1 = P_k1_k1;
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <kalman_filter+0xd4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ae8 <kalman_filter+0xdc>)
 8001aaa:	6013      	str	r3, [r2, #0]

    ADC_OLD_Value = ADC_Value;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	ee07 3a90 	vmov	s15, r3
 8001ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <kalman_filter+0xe8>)
 8001ab8:	edc3 7a00 	vstr	s15, [r3]
    kalman_adc_old = kalman_adc;
 8001abc:	4a07      	ldr	r2, [pc, #28]	@ (8001adc <kalman_filter+0xd0>)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	6013      	str	r3, [r2, #0]

    return kalman_adc;
 8001ac2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 3a90 	vmov	r3, s15
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	371c      	adds	r7, #28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	200002d4 	.word	0x200002d4
 8001ae0:	200002d8 	.word	0x200002d8
 8001ae4:	20000008 	.word	0x20000008
 8001ae8:	2000000c 	.word	0x2000000c
 8001aec:	20000010 	.word	0x20000010
 8001af0:	200002dc 	.word	0x200002dc
 8001af4:	200002e0 	.word	0x200002e0

08001af8 <AMT_encoder_init>:


void AMT_encoder_init(AMT_Encoder *AMT_data,TIM_HandleTypeDef *Encoder_timer)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
	AMT_data->EncoderTIM = Encoder_timer;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_Encoder_Start(AMT_data->EncoderTIM, TIM_CHANNEL_ALL);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0c:	213c      	movs	r1, #60	@ 0x3c
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f006 fa3e 	bl	8007f90 <HAL_TIM_Encoder_Start>
	AMT_data->Position[QEI_NOW] = 0.0;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
	AMT_data->Position[QEI_PREV] = 0.0;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <AMT_encoder_update>:
//	AMT_data->TimeStamp[QEI_PREV] = AMT_data->TimeStamp[QEI_NOW];
//	AMT_data->Linear_Velo[QEI_PREV] = AMT_data->Linear_Velo[QEI_NOW];
//}

void AMT_encoder_update(AMT_Encoder *AMT_data, TIM_HandleTypeDef *Encoder_timer, uint64_t current_time)
{
 8001b28:	b5b0      	push	{r4, r5, r7, lr}
 8001b2a:	b08a      	sub	sp, #40	@ 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	e9c7 2300 	strd	r2, r3, [r7]


    // Collect data
    AMT_data->TimeStamp[QEI_NOW] = current_time;
 8001b36:	68f9      	ldr	r1, [r7, #12]
 8001b38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b3c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    AMT_data->Position[QEI_NOW] = __HAL_TIM_GET_COUNTER(Encoder_timer);
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	601a      	str	r2, [r3, #0]

    // Position 1 turn calculation
    AMT_data->QEIPostion_1turn = AMT_data->Position[QEI_NOW] % cnt_per_rev;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a4b      	ldr	r2, [pc, #300]	@ (8001c7c <AMT_encoder_update+0x154>)
 8001b50:	6812      	ldr	r2, [r2, #0]
 8001b52:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b56:	fb01 f202 	mul.w	r2, r1, r2
 8001b5a:	1a9b      	subs	r3, r3, r2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	621a      	str	r2, [r3, #32]

    // Calculate dx
    int32_t diffPosition = AMT_data->Position[QEI_NOW] - AMT_data->Position[QEI_PREV];
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24

    // Handle wrap-around
    if (diffPosition > 32767)
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b74:	db04      	blt.n	8001b80 <AMT_encoder_update+0x58>
        diffPosition -= 65535;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8001b7c:	3bff      	subs	r3, #255	@ 0xff
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (diffPosition < -32767)
 8001b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b82:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b86:	dc04      	bgt.n	8001b92 <AMT_encoder_update+0x6a>
        diffPosition += 65535;
 8001b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001b8e:	33ff      	adds	r3, #255	@ 0xff
 8001b90:	627b      	str	r3, [r7, #36]	@ 0x24

    // Calculate dt
    uint64_t diffTime = AMT_data->TimeStamp[QEI_NOW] - AMT_data->TimeStamp[QEI_PREV];
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001b9e:	1a84      	subs	r4, r0, r2
 8001ba0:	eb61 0503 	sbc.w	r5, r1, r3
 8001ba4:	e9c7 4506 	strd	r4, r5, [r7, #24]

    // Calculate angular velocity
    float time_seconds = diffTime * one_million_inv;
 8001ba8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bac:	f7ff f8d8 	bl	8000d60 <__aeabi_ul2f>
 8001bb0:	ee07 0a10 	vmov	s14, r0
 8001bb4:	eddf 7a32 	vldr	s15, [pc, #200]	@ 8001c80 <AMT_encoder_update+0x158>
 8001bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbc:	edc7 7a05 	vstr	s15, [r7, #20]
    AMT_data->Angular_Velocity = ((diffPosition * 60.0f) * cnt_per_rev_inv / time_seconds); // RPM
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc2:	ee07 3a90 	vmov	s15, r3
 8001bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bca:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001c84 <AMT_encoder_update+0x15c>
 8001bce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd2:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001c88 <AMT_encoder_update+0x160>
 8001bd6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001bda:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // Calculate linear position and velocity
    float position_change_mm = (diffPosition * pulley_cir) * cnt_per_rev_inv;
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	ee07 3a90 	vmov	s15, r3
 8001bee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf2:	4b26      	ldr	r3, [pc, #152]	@ (8001c8c <AMT_encoder_update+0x164>)
 8001bf4:	edd3 7a00 	vldr	s15, [r3]
 8001bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfc:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001c88 <AMT_encoder_update+0x160>
 8001c00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c04:	edc7 7a04 	vstr	s15, [r7, #16]
//    float Vin = base.MotorHome * 24.0 / 1000;
    AMT_data->Linear_Position += position_change_mm; // mm
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001c0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    AMT_data->Linear_Velocity = kalman_filter((AMT_data->Angular_Velocity / 60.0f * pulley_cir)); // mm/s
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c22:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001c84 <AMT_encoder_update+0x15c>
 8001c26:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <AMT_encoder_update+0x164>)
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c38:	ee17 0a90 	vmov	r0, s15
 8001c3c:	f7ff fee6 	bl	8001a0c <kalman_filter>
 8001c40:	ee07 0a90 	vmov	s15, r0
 8001c44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    AMT_data->Linear_Velo[QEI_NOW] = AMT_data->Linear_Velocity; // Update Velo
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	619a      	str	r2, [r3, #24]
//    AMT_data->Linear_Acceleration = (AMT_data->Linear_Velo[QEI_NOW]-AMT_data->Linear_Velo[QEI_PREV])/(time_seconds);

    // Store value for next loop
    AMT_data->Position[QEI_PREV] = AMT_data->Position[QEI_NOW];
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	605a      	str	r2, [r3, #4]
    AMT_data->TimeStamp[QEI_PREV] = AMT_data->TimeStamp[QEI_NOW];
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	e9c1 2304 	strd	r2, r3, [r1, #16]
    AMT_data->Linear_Velo[QEI_PREV] = AMT_data->Linear_Velo[QEI_NOW];
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	699a      	ldr	r2, [r3, #24]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	61da      	str	r2, [r3, #28]
}
 8001c72:	bf00      	nop
 8001c74:	3728      	adds	r7, #40	@ 0x28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bdb0      	pop	{r4, r5, r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000000 	.word	0x20000000
 8001c80:	358637bd 	.word	0x358637bd
 8001c84:	42700000 	.word	0x42700000
 8001c88:	39000000 	.word	0x39000000
 8001c8c:	20000004 	.word	0x20000004

08001c90 <AMT_encoder_reset>:


void AMT_encoder_reset(AMT_Encoder *AMT_data)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
	AMT_data->Linear_Position = 600;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a04      	ldr	r2, [pc, #16]	@ (8001cac <AMT_encoder_reset+0x1c>)
 8001c9c:	635a      	str	r2, [r3, #52]	@ 0x34
//	AMT_data->Position[QEI_NOW] = 0;

}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	44160000 	.word	0x44160000

08001cb0 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <modbus_1t5_Timeout+0x3c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2201      	movs	r2, #1
 8001cba:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <modbus_1t5_Timeout+0x3c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <modbus_1t5_Timeout+0x3c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <modbus_1t5_Timeout+0x3c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0201 	orr.w	r2, r2, #1
 8001cde:	601a      	str	r2, [r3, #0]
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	200002e4 	.word	0x200002e4

08001cf0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001cf8:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <modbus_3t5_Timeout+0x1c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	755a      	strb	r2, [r3, #21]

}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	200002e4 	.word	0x200002e4

08001d10 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f008 fbb5 	bl	800a488 <HAL_UART_GetError>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	d101      	bne.n	8001d28 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001d24:	f7ff ffc4 	bl	8001cb0 <modbus_1t5_Timeout>

	}
}
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001d3a:	4a25      	ldr	r2, [pc, #148]	@ (8001dd0 <Modbus_init+0xa0>)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001d40:	4b23      	ldr	r3, [pc, #140]	@ (8001dd0 <Modbus_init+0xa0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	4a21      	ldr	r2, [pc, #132]	@ (8001dd4 <Modbus_init+0xa4>)
 8001d4e:	210e      	movs	r1, #14
 8001d50:	4618      	mov	r0, r3
 8001d52:	f006 fda9 	bl	80088a8 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2110      	movs	r1, #16
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f008 fb3d 	bl	800a3dc <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f008 fb54 	bl	800a414 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	4a19      	ldr	r2, [pc, #100]	@ (8001dd8 <Modbus_init+0xa8>)
 8001d72:	2104      	movs	r1, #4
 8001d74:	4618      	mov	r0, r3
 8001d76:	f007 fd53 	bl	8009820 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <Modbus_init+0xa0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001d80:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <Modbus_init+0xa0>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <Modbus_init+0xa0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001d8c:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001d90:	4413      	add	r3, r2
 8001d92:	3302      	adds	r3, #2
 8001d94:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f007 ff43 	bl	8009c24 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <Modbus_init+0xa0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d10c      	bne.n	8001dc8 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001dae:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <Modbus_init+0xa0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f005 fcfb 	bl	80077b0 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <Modbus_init+0xa0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f005 ffa2 	bl	8007d0c <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001dc8:	bf00      	nop
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	200002e4 	.word	0x200002e4
 8001dd4:	08001cf1 	.word	0x08001cf1
 8001dd8:	08001d11 	.word	0x08001d11

08001ddc <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001de8:	23ff      	movs	r3, #255	@ 0xff
 8001dea:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001dec:	23ff      	movs	r3, #255	@ 0xff
 8001dee:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001df0:	e013      	b.n	8001e1a <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	781a      	ldrb	r2, [r3, #0]
 8001dfa:	7bbb      	ldrb	r3, [r7, #14]
 8001dfc:	4053      	eors	r3, r2
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001e02:	4a0f      	ldr	r2, [pc, #60]	@ (8001e40 <CRC16+0x64>)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4413      	add	r3, r2
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	4053      	eors	r3, r2
 8001e0e:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001e10:	4a0c      	ldr	r2, [pc, #48]	@ (8001e44 <CRC16+0x68>)
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	4413      	add	r3, r2
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001e1a:	883b      	ldrh	r3, [r7, #0]
 8001e1c:	1e5a      	subs	r2, r3, #1
 8001e1e:	803a      	strh	r2, [r7, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e6      	bne.n	8001df2 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	021b      	lsls	r3, r3, #8
 8001e28:	b21a      	sxth	r2, r3
 8001e2a:	7bbb      	ldrb	r3, [r7, #14]
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	b29b      	uxth	r3, r3
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	20000114 	.word	0x20000114
 8001e44:	20000014 	.word	0x20000014

08001e48 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001e4e:	4b7e      	ldr	r3, [pc, #504]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	7ddb      	ldrb	r3, [r3, #23]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	d80a      	bhi.n	8001e70 <Modbus_Protocal_Worker+0x28>
 8001e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e60 <Modbus_Protocal_Worker+0x18>)
 8001e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e60:	08001e7b 	.word	0x08001e7b
 8001e64:	0800200f 	.word	0x0800200f
 8001e68:	08001f07 	.word	0x08001f07
 8001e6c:	08001f4b 	.word	0x08001f4b
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001e70:	4b75      	ldr	r3, [pc, #468]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2201      	movs	r2, #1
 8001e76:	75da      	strb	r2, [r3, #23]
		break;
 8001e78:	e0e1      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001e7a:	4b73      	ldr	r3, [pc, #460]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d006      	beq.n	8001e94 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8001e86:	4b70      	ldr	r3, [pc, #448]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001e8e:	f000 f9cd 	bl	800222c <Modbus_Emission>
 8001e92:	e018      	b.n	8001ec6 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001e94:	4b6c      	ldr	r3, [pc, #432]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d00b      	beq.n	8001ec6 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001eae:	4b66      	ldr	r3, [pc, #408]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001eb6:	4b64      	ldr	r3, [pc, #400]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001ebe:	4b62      	ldr	r3, [pc, #392]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001ec6:	4b60      	ldr	r3, [pc, #384]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ed0:	2b20      	cmp	r3, #32
 8001ed2:	f040 80ad 	bne.w	8002030 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001ed6:	4b5c      	ldr	r3, [pc, #368]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001ee0:	4b59      	ldr	r3, [pc, #356]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001ee6:	4b58      	ldr	r3, [pc, #352]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4b57      	ldr	r3, [pc, #348]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001ef2:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001ef6:	4413      	add	r3, r2
 8001ef8:	3302      	adds	r3, #2
 8001efa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001efe:	4619      	mov	r1, r3
 8001f00:	f007 fe90 	bl	8009c24 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001f04:	e094      	b.n	8002030 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001f06:	4b50      	ldr	r3, [pc, #320]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	7d1b      	ldrb	r3, [r3, #20]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 8091 	beq.w	8002034 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001f12:	4b4d      	ldr	r3, [pc, #308]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	22fe      	movs	r2, #254	@ 0xfe
 8001f18:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001f24:	4b48      	ldr	r3, [pc, #288]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001f34:	4b44      	ldr	r3, [pc, #272]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f36:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001f38:	1a8a      	subs	r2, r1, r2
 8001f3a:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001f3c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001f40:	4b41      	ldr	r3, [pc, #260]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2204      	movs	r2, #4
 8001f46:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001f48:	e074      	b.n	8002034 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001f4a:	4b3f      	ldr	r3, [pc, #252]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001f52:	f113 0f02 	cmn.w	r3, #2
 8001f56:	d150      	bne.n	8001ffa <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001f58:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001f60:	4b39      	ldr	r3, [pc, #228]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001f68:	4b37      	ldr	r3, [pc, #220]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001f70:	3b02      	subs	r3, #2
 8001f72:	4619      	mov	r1, r3
 8001f74:	4610      	mov	r0, r2
 8001f76:	f7ff ff31 	bl	8001ddc <CRC16>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001f7e:	793a      	ldrb	r2, [r7, #4]
 8001f80:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f82:	6819      	ldr	r1, [r3, #0]
 8001f84:	4b30      	ldr	r3, [pc, #192]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001f8c:	3b02      	subs	r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d10c      	bne.n	8001fb2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001f98:	797a      	ldrb	r2, [r7, #5]
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001f9c:	6819      	ldr	r1, [r3, #0]
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	440b      	add	r3, r1
 8001faa:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d004      	beq.n	8001fbc <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001fb2:	4b25      	ldr	r3, [pc, #148]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	22ff      	movs	r2, #255	@ 0xff
 8001fb8:	759a      	strb	r2, [r3, #22]
				break;
 8001fba:	e040      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001fbc:	4b22      	ldr	r3, [pc, #136]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001fc4:	4b20      	ldr	r3, [pc, #128]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d113      	bne.n	8001ff6 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001fce:	4b1e      	ldr	r3, [pc, #120]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001fde:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001fe0:	4b19      	ldr	r3, [pc, #100]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001fe8:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001fea:	461a      	mov	r2, r3
 8001fec:	f009 fba6 	bl	800b73c <memcpy>

			//execute command
			Modbus_frame_response();
 8001ff0:	f000 f904 	bl	80021fc <Modbus_frame_response>
 8001ff4:	e001      	b.n	8001ffa <Modbus_Protocal_Worker+0x1b2>
				break;
 8001ff6:	bf00      	nop
					}
		break;


	}
}
 8001ff8:	e021      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8001ffa:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	7d5b      	ldrb	r3, [r3, #21]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d019      	beq.n	8002038 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8002004:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2201      	movs	r2, #1
 800200a:	75da      	strb	r2, [r3, #23]
		break;
 800200c:	e014      	b.n	8002038 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800200e:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002018:	2b20      	cmp	r3, #32
 800201a:	d10f      	bne.n	800203c <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 800201c:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8002026:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <Modbus_Protocal_Worker+0x200>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2201      	movs	r2, #1
 800202c:	75da      	strb	r2, [r3, #23]
		break;
 800202e:	e005      	b.n	800203c <Modbus_Protocal_Worker+0x1f4>
		break;
 8002030:	bf00      	nop
 8002032:	e004      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
		break;
 8002034:	bf00      	nop
 8002036:	e002      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
		break;
 8002038:	bf00      	nop
 800203a:	e000      	b.n	800203e <Modbus_Protocal_Worker+0x1f6>
		break;
 800203c:	bf00      	nop
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	200002e4 	.word	0x200002e4

0800204c <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8002052:	4b1d      	ldr	r3, [pc, #116]	@ (80020c8 <modbusWrite1Register+0x7c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	7e5b      	ldrb	r3, [r3, #25]
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	b29b      	uxth	r3, r3
 800205c:	4a1a      	ldr	r2, [pc, #104]	@ (80020c8 <modbusWrite1Register+0x7c>)
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	7e92      	ldrb	r2, [r2, #26]
 8002062:	4413      	add	r3, r2
 8002064:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8002066:	88fa      	ldrh	r2, [r7, #6]
 8002068:	4b17      	ldr	r3, [pc, #92]	@ (80020c8 <modbusWrite1Register+0x7c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	429a      	cmp	r2, r3
 8002070:	d903      	bls.n	800207a <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002072:	2002      	movs	r0, #2
 8002074:	f000 f8a0 	bl	80021b8 <ModbusErrorReply>
			 return;
 8002078:	e023      	b.n	80020c2 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800207a:	4b13      	ldr	r3, [pc, #76]	@ (80020c8 <modbusWrite1Register+0x7c>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <modbusWrite1Register+0x7c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6859      	ldr	r1, [r3, #4]
 8002084:	88fb      	ldrh	r3, [r7, #6]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	440b      	add	r3, r1
 800208a:	7ed2      	ldrb	r2, [r2, #27]
 800208c:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800208e:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <modbusWrite1Register+0x7c>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	4b0d      	ldr	r3, [pc, #52]	@ (80020c8 <modbusWrite1Register+0x7c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6859      	ldr	r1, [r3, #4]
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	440b      	add	r3, r1
 800209e:	7f12      	ldrb	r2, [r2, #28]
 80020a0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80020a2:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <modbusWrite1Register+0x7c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80020aa:	4b07      	ldr	r3, [pc, #28]	@ (80020c8 <modbusWrite1Register+0x7c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 80020b0:	2208      	movs	r2, #8
 80020b2:	4619      	mov	r1, r3
 80020b4:	f009 fb42 	bl	800b73c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80020b8:	4b03      	ldr	r3, [pc, #12]	@ (80020c8 <modbusWrite1Register+0x7c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2205      	movs	r2, #5
 80020be:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200002e4 	.word	0x200002e4

080020cc <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80020cc:	b590      	push	{r4, r7, lr}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80020d2:	4b38      	ldr	r3, [pc, #224]	@ (80021b4 <modbusRead1Register+0xe8>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	7edb      	ldrb	r3, [r3, #27]
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	b29b      	uxth	r3, r3
 80020dc:	4a35      	ldr	r2, [pc, #212]	@ (80021b4 <modbusRead1Register+0xe8>)
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	7f12      	ldrb	r2, [r2, #28]
 80020e2:	4413      	add	r3, r2
 80020e4:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80020e6:	4b33      	ldr	r3, [pc, #204]	@ (80021b4 <modbusRead1Register+0xe8>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	7e5b      	ldrb	r3, [r3, #25]
 80020ec:	021b      	lsls	r3, r3, #8
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	4a30      	ldr	r2, [pc, #192]	@ (80021b4 <modbusRead1Register+0xe8>)
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	7e92      	ldrb	r2, [r2, #26]
 80020f6:	4413      	add	r3, r2
 80020f8:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d002      	beq.n	8002106 <modbusRead1Register+0x3a>
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	2b7d      	cmp	r3, #125	@ 0x7d
 8002104:	d903      	bls.n	800210e <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8002106:	2003      	movs	r0, #3
 8002108:	f000 f856 	bl	80021b8 <ModbusErrorReply>
		 return;
 800210c:	e04e      	b.n	80021ac <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800210e:	88ba      	ldrh	r2, [r7, #4]
 8002110:	4b28      	ldr	r3, [pc, #160]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	429a      	cmp	r2, r3
 8002118:	d808      	bhi.n	800212c <modbusRead1Register+0x60>
 800211a:	88ba      	ldrh	r2, [r7, #4]
 800211c:	88fb      	ldrh	r3, [r7, #6]
 800211e:	4413      	add	r3, r2
 8002120:	461a      	mov	r2, r3
 8002122:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	429a      	cmp	r2, r3
 800212a:	d903      	bls.n	8002134 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800212c:	2002      	movs	r0, #2
 800212e:	f000 f843 	bl	80021b8 <ModbusErrorReply>
		 return;
 8002132:	e03b      	b.n	80021ac <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8002134:	4b1f      	ldr	r3, [pc, #124]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2203      	movs	r2, #3
 800213a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	0052      	lsls	r2, r2, #1
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800214e:	2400      	movs	r4, #0
 8002150:	e020      	b.n	8002194 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8002152:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	88bb      	ldrh	r3, [r7, #4]
 800215a:	4423      	add	r3, r4
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	18d1      	adds	r1, r2, r3
 8002160:	4b14      	ldr	r3, [pc, #80]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	1c63      	adds	r3, r4, #1
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	7849      	ldrb	r1, [r1, #1]
 800216a:	4413      	add	r3, r2
 800216c:	460a      	mov	r2, r1
 800216e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8002172:	4b10      	ldr	r3, [pc, #64]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	88bb      	ldrh	r3, [r7, #4]
 800217a:	4423      	add	r3, r4
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	18d1      	adds	r1, r2, r3
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <modbusRead1Register+0xe8>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	0063      	lsls	r3, r4, #1
 8002186:	3303      	adds	r3, #3
 8002188:	7809      	ldrb	r1, [r1, #0]
 800218a:	4413      	add	r3, r2
 800218c:	460a      	mov	r2, r1
 800218e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8002192:	3401      	adds	r4, #1
 8002194:	88fb      	ldrh	r3, [r7, #6]
 8002196:	429c      	cmp	r4, r3
 8002198:	dbdb      	blt.n	8002152 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	3301      	adds	r3, #1
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	4b04      	ldr	r3, [pc, #16]	@ (80021b4 <modbusRead1Register+0xe8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	0052      	lsls	r2, r2, #1
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd90      	pop	{r4, r7, pc}
 80021b2:	bf00      	nop
 80021b4:	200002e4 	.word	0x200002e4

080021b8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80021c2:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <ModbusErrorReply+0x40>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	7e1a      	ldrb	r2, [r3, #24]
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <ModbusErrorReply+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 80021d6:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <ModbusErrorReply+0x40>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	79fa      	ldrb	r2, [r7, #7]
 80021dc:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 80021e0:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <ModbusErrorReply+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2202      	movs	r2, #2
 80021e6:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	200002e4 	.word	0x200002e4

080021fc <Modbus_frame_response>:

void Modbus_frame_response()
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <Modbus_frame_response+0x2c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	7e1b      	ldrb	r3, [r3, #24]
 8002206:	2b03      	cmp	r3, #3
 8002208:	d004      	beq.n	8002214 <Modbus_frame_response+0x18>
 800220a:	2b06      	cmp	r3, #6
 800220c:	d105      	bne.n	800221a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800220e:	f7ff ff1d 	bl	800204c <modbusWrite1Register>
		break;
 8002212:	e006      	b.n	8002222 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002214:	f7ff ff5a 	bl	80020cc <modbusRead1Register>
		break;
 8002218:	e003      	b.n	8002222 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800221a:	2001      	movs	r0, #1
 800221c:	f7ff ffcc 	bl	80021b8 <ModbusErrorReply>
		break;
 8002220:	bf00      	nop

	}
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200002e4 	.word	0x200002e4

0800222c <Modbus_Emission>:

void Modbus_Emission()
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002232:	4b38      	ldr	r3, [pc, #224]	@ (8002314 <Modbus_Emission+0xe8>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223c:	2b20      	cmp	r3, #32
 800223e:	d15d      	bne.n	80022fc <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8002240:	4b34      	ldr	r3, [pc, #208]	@ (8002314 <Modbus_Emission+0xe8>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b33      	ldr	r3, [pc, #204]	@ (8002314 <Modbus_Emission+0xe8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	7812      	ldrb	r2, [r2, #0]
 800224a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 800224e:	4b31      	ldr	r3, [pc, #196]	@ (8002314 <Modbus_Emission+0xe8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8002256:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002258:	4b2e      	ldr	r3, [pc, #184]	@ (8002314 <Modbus_Emission+0xe8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8002260:	4b2c      	ldr	r3, [pc, #176]	@ (8002314 <Modbus_Emission+0xe8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8002268:	461a      	mov	r2, r3
 800226a:	f009 fa67 	bl	800b73c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800226e:	4b29      	ldr	r3, [pc, #164]	@ (8002314 <Modbus_Emission+0xe8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8002276:	461a      	mov	r2, r3
 8002278:	4b26      	ldr	r3, [pc, #152]	@ (8002314 <Modbus_Emission+0xe8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	3203      	adds	r2, #3
 800227e:	b292      	uxth	r2, r2
 8002280:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002284:	4b23      	ldr	r3, [pc, #140]	@ (8002314 <Modbus_Emission+0xe8>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 800228c:	4b21      	ldr	r3, [pc, #132]	@ (8002314 <Modbus_Emission+0xe8>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002294:	3b02      	subs	r3, #2
 8002296:	4619      	mov	r1, r3
 8002298:	4610      	mov	r0, r2
 800229a:	f7ff fd9f 	bl	8001ddc <CRC16>
 800229e:	4603      	mov	r3, r0
 80022a0:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <Modbus_Emission+0xe8>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <Modbus_Emission+0xe8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80022ae:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80022b0:	7939      	ldrb	r1, [r7, #4]
 80022b2:	4413      	add	r3, r2
 80022b4:	460a      	mov	r2, r1
 80022b6:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80022ba:	4b16      	ldr	r3, [pc, #88]	@ (8002314 <Modbus_Emission+0xe8>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <Modbus_Emission+0xe8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80022c6:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80022c8:	7979      	ldrb	r1, [r7, #5]
 80022ca:	4413      	add	r3, r2
 80022cc:	460a      	mov	r2, r1
 80022ce:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <Modbus_Emission+0xe8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022dc:	2b20      	cmp	r3, #32
 80022de:	d10d      	bne.n	80022fc <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <Modbus_Emission+0xe8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <Modbus_Emission+0xe8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80022ee:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <Modbus_Emission+0xe8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80022f2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80022f6:	461a      	mov	r2, r3
 80022f8:	f007 fc14 	bl	8009b24 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <Modbus_Emission+0xe8>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2200      	movs	r2, #0
 8002302:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002304:	4b03      	ldr	r3, [pc, #12]	@ (8002314 <Modbus_Emission+0xe8>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2200      	movs	r2, #0
 800230a:	755a      	strb	r2, [r3, #21]

}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	200002e4 	.word	0x200002e4

08002318 <MOTOR_init>:
#include "math.h"

//-------------------------------------------Function Code-------------------------------------------------------//

void MOTOR_init(MOTOR* MT,TIM_HandleTypeDef* htimx,uint16_t timd_chx,uint16_t timp_chx)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	460b      	mov	r3, r1
 8002328:	80fb      	strh	r3, [r7, #6]
 800232a:	4613      	mov	r3, r2
 800232c:	80bb      	strh	r3, [r7, #4]
	MT->htimx = htimx;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	601a      	str	r2, [r3, #0]
	MT->timd_chx = timd_chx;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	88fa      	ldrh	r2, [r7, #6]
 8002338:	809a      	strh	r2, [r3, #4]
	MT->timp_chx = timp_chx;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	88ba      	ldrh	r2, [r7, #4]
 800233e:	80da      	strh	r2, [r3, #6]
	HAL_TIM_PWM_Start_IT(htimx, timp_chx);		// PWM
 8002340:	88bb      	ldrh	r3, [r7, #4]
 8002342:	4619      	mov	r1, r3
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f005 fb19 	bl	800797c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htimx, timd_chx);		// Direction
 800234a:	88fb      	ldrh	r3, [r7, #6]
 800234c:	4619      	mov	r1, r3
 800234e:	68b8      	ldr	r0, [r7, #8]
 8002350:	f005 fb14 	bl	800797c <HAL_TIM_PWM_Start_IT>

}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	0000      	movs	r0, r0
	...

08002360 <MOTOR_set_duty>:

void MOTOR_set_duty(MOTOR* MT, float percent_duty)
{
 8002360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002364:	b089      	sub	sp, #36	@ 0x24
 8002366:	af00      	add	r7, sp, #0
 8002368:	61f8      	str	r0, [r7, #28]
 800236a:	ed87 0a06 	vstr	s0, [r7, #24]
    if (MT == NULL || MT->htimx == NULL) {
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 8263 	beq.w	800283c <MOTOR_set_duty+0x4dc>
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 825e 	beq.w	800283c <MOTOR_set_duty+0x4dc>
        return;
    }
    if(percent_duty*42.499 >= 42499) percent_duty = 42499;
 8002380:	69b8      	ldr	r0, [r7, #24]
 8002382:	f7fe f8ad 	bl	80004e0 <__aeabi_f2d>
 8002386:	a394      	add	r3, pc, #592	@ (adr r3, 80025d8 <MOTOR_set_duty+0x278>)
 8002388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238c:	f7fe f900 	bl	8000590 <__aeabi_dmul>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4610      	mov	r0, r2
 8002396:	4619      	mov	r1, r3
 8002398:	a395      	add	r3, pc, #596	@ (adr r3, 80025f0 <MOTOR_set_duty+0x290>)
 800239a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239e:	f7fe fb7d 	bl	8000a9c <__aeabi_dcmpge>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MOTOR_set_duty+0x4c>
 80023a8:	4b8f      	ldr	r3, [pc, #572]	@ (80025e8 <MOTOR_set_duty+0x288>)
 80023aa:	61bb      	str	r3, [r7, #24]
    if(percent_duty*42.499 <= -42499) percent_duty = -42499;
 80023ac:	69b8      	ldr	r0, [r7, #24]
 80023ae:	f7fe f897 	bl	80004e0 <__aeabi_f2d>
 80023b2:	a389      	add	r3, pc, #548	@ (adr r3, 80025d8 <MOTOR_set_duty+0x278>)
 80023b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b8:	f7fe f8ea 	bl	8000590 <__aeabi_dmul>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	a386      	add	r3, pc, #536	@ (adr r3, 80025e0 <MOTOR_set_duty+0x280>)
 80023c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ca:	f7fe fb5d 	bl	8000a88 <__aeabi_dcmple>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MOTOR_set_duty+0x78>
 80023d4:	4b85      	ldr	r3, [pc, #532]	@ (80025ec <MOTOR_set_duty+0x28c>)
 80023d6:	61bb      	str	r3, [r7, #24]

    if (percent_duty == 0) {
 80023d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80023dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e4:	d16e      	bne.n	80024c4 <MOTOR_set_duty+0x164>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	889b      	ldrh	r3, [r3, #4]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d105      	bne.n	80023fa <MOTOR_set_duty+0x9a>
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2200      	movs	r2, #0
 80023f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80023f8:	e02c      	b.n	8002454 <MOTOR_set_duty+0xf4>
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	889b      	ldrh	r3, [r3, #4]
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d105      	bne.n	800240e <MOTOR_set_duty+0xae>
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2300      	movs	r3, #0
 800240a:	6393      	str	r3, [r2, #56]	@ 0x38
 800240c:	e022      	b.n	8002454 <MOTOR_set_duty+0xf4>
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	889b      	ldrh	r3, [r3, #4]
 8002412:	2b08      	cmp	r3, #8
 8002414:	d105      	bne.n	8002422 <MOTOR_set_duty+0xc2>
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2300      	movs	r3, #0
 800241e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002420:	e018      	b.n	8002454 <MOTOR_set_duty+0xf4>
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	889b      	ldrh	r3, [r3, #4]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	d105      	bne.n	8002436 <MOTOR_set_duty+0xd6>
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	2300      	movs	r3, #0
 8002432:	6413      	str	r3, [r2, #64]	@ 0x40
 8002434:	e00e      	b.n	8002454 <MOTOR_set_duty+0xf4>
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	889b      	ldrh	r3, [r3, #4]
 800243a:	2b10      	cmp	r3, #16
 800243c:	d105      	bne.n	800244a <MOTOR_set_duty+0xea>
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2300      	movs	r3, #0
 8002446:	6493      	str	r3, [r2, #72]	@ 0x48
 8002448:	e004      	b.n	8002454 <MOTOR_set_duty+0xf4>
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	2300      	movs	r3, #0
 8002452:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, 0);
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	88db      	ldrh	r3, [r3, #6]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d105      	bne.n	8002468 <MOTOR_set_duty+0x108>
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2200      	movs	r2, #0
 8002464:	635a      	str	r2, [r3, #52]	@ 0x34
 8002466:	e1ea      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	88db      	ldrh	r3, [r3, #6]
 800246c:	2b04      	cmp	r3, #4
 800246e:	d105      	bne.n	800247c <MOTOR_set_duty+0x11c>
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	2300      	movs	r3, #0
 8002478:	6393      	str	r3, [r2, #56]	@ 0x38
 800247a:	e1e0      	b.n	800283e <MOTOR_set_duty+0x4de>
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	88db      	ldrh	r3, [r3, #6]
 8002480:	2b08      	cmp	r3, #8
 8002482:	d105      	bne.n	8002490 <MOTOR_set_duty+0x130>
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	2300      	movs	r3, #0
 800248c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800248e:	e1d6      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	88db      	ldrh	r3, [r3, #6]
 8002494:	2b0c      	cmp	r3, #12
 8002496:	d105      	bne.n	80024a4 <MOTOR_set_duty+0x144>
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	2300      	movs	r3, #0
 80024a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024a2:	e1cc      	b.n	800283e <MOTOR_set_duty+0x4de>
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	88db      	ldrh	r3, [r3, #6]
 80024a8:	2b10      	cmp	r3, #16
 80024aa:	d105      	bne.n	80024b8 <MOTOR_set_duty+0x158>
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	2300      	movs	r3, #0
 80024b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80024b6:	e1c2      	b.n	800283e <MOTOR_set_duty+0x4de>
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	2300      	movs	r3, #0
 80024c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024c2:	e1bc      	b.n	800283e <MOTOR_set_duty+0x4de>
    } else if (percent_duty > 0) {
 80024c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80024c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d0:	f340 80d6 	ble.w	8002680 <MOTOR_set_duty+0x320>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	889b      	ldrh	r3, [r3, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d105      	bne.n	80024e8 <MOTOR_set_duty+0x188>
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2200      	movs	r2, #0
 80024e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80024e6:	e02c      	b.n	8002542 <MOTOR_set_duty+0x1e2>
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	889b      	ldrh	r3, [r3, #4]
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d105      	bne.n	80024fc <MOTOR_set_duty+0x19c>
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	2300      	movs	r3, #0
 80024f8:	6393      	str	r3, [r2, #56]	@ 0x38
 80024fa:	e022      	b.n	8002542 <MOTOR_set_duty+0x1e2>
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	889b      	ldrh	r3, [r3, #4]
 8002500:	2b08      	cmp	r3, #8
 8002502:	d105      	bne.n	8002510 <MOTOR_set_duty+0x1b0>
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	2300      	movs	r3, #0
 800250c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800250e:	e018      	b.n	8002542 <MOTOR_set_duty+0x1e2>
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	889b      	ldrh	r3, [r3, #4]
 8002514:	2b0c      	cmp	r3, #12
 8002516:	d105      	bne.n	8002524 <MOTOR_set_duty+0x1c4>
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	2300      	movs	r3, #0
 8002520:	6413      	str	r3, [r2, #64]	@ 0x40
 8002522:	e00e      	b.n	8002542 <MOTOR_set_duty+0x1e2>
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	889b      	ldrh	r3, [r3, #4]
 8002528:	2b10      	cmp	r3, #16
 800252a:	d105      	bne.n	8002538 <MOTOR_set_duty+0x1d8>
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	2300      	movs	r3, #0
 8002534:	6493      	str	r3, [r2, #72]	@ 0x48
 8002536:	e004      	b.n	8002542 <MOTOR_set_duty+0x1e2>
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	2300      	movs	r3, #0
 8002540:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)(percent_duty*42.499));
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	88db      	ldrh	r3, [r3, #6]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d113      	bne.n	8002572 <MOTOR_set_duty+0x212>
 800254a:	69b8      	ldr	r0, [r7, #24]
 800254c:	f7fd ffc8 	bl	80004e0 <__aeabi_f2d>
 8002550:	a321      	add	r3, pc, #132	@ (adr r3, 80025d8 <MOTOR_set_duty+0x278>)
 8002552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002556:	f7fe f81b 	bl	8000590 <__aeabi_dmul>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4610      	mov	r0, r2
 8002560:	4619      	mov	r1, r3
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681c      	ldr	r4, [r3, #0]
 8002568:	f7fe fac2 	bl	8000af0 <__aeabi_d2uiz>
 800256c:	4603      	mov	r3, r0
 800256e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002570:	e165      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	88db      	ldrh	r3, [r3, #6]
 8002576:	2b04      	cmp	r3, #4
 8002578:	d113      	bne.n	80025a2 <MOTOR_set_duty+0x242>
 800257a:	69b8      	ldr	r0, [r7, #24]
 800257c:	f7fd ffb0 	bl	80004e0 <__aeabi_f2d>
 8002580:	a315      	add	r3, pc, #84	@ (adr r3, 80025d8 <MOTOR_set_duty+0x278>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fe f803 	bl	8000590 <__aeabi_dmul>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4610      	mov	r0, r2
 8002590:	4619      	mov	r1, r3
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681c      	ldr	r4, [r3, #0]
 8002598:	f7fe faaa 	bl	8000af0 <__aeabi_d2uiz>
 800259c:	4603      	mov	r3, r0
 800259e:	63a3      	str	r3, [r4, #56]	@ 0x38
 80025a0:	e14d      	b.n	800283e <MOTOR_set_duty+0x4de>
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	88db      	ldrh	r3, [r3, #6]
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d126      	bne.n	80025f8 <MOTOR_set_duty+0x298>
 80025aa:	69b8      	ldr	r0, [r7, #24]
 80025ac:	f7fd ff98 	bl	80004e0 <__aeabi_f2d>
 80025b0:	a309      	add	r3, pc, #36	@ (adr r3, 80025d8 <MOTOR_set_duty+0x278>)
 80025b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b6:	f7fd ffeb 	bl	8000590 <__aeabi_dmul>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4610      	mov	r0, r2
 80025c0:	4619      	mov	r1, r3
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681c      	ldr	r4, [r3, #0]
 80025c8:	f7fe fa92 	bl	8000af0 <__aeabi_d2uiz>
 80025cc:	4603      	mov	r3, r0
 80025ce:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80025d0:	e135      	b.n	800283e <MOTOR_set_duty+0x4de>
 80025d2:	bf00      	nop
 80025d4:	f3af 8000 	nop.w
 80025d8:	3b645a1d 	.word	0x3b645a1d
 80025dc:	40453fdf 	.word	0x40453fdf
 80025e0:	00000000 	.word	0x00000000
 80025e4:	c0e4c060 	.word	0xc0e4c060
 80025e8:	47260300 	.word	0x47260300
 80025ec:	c7260300 	.word	0xc7260300
 80025f0:	00000000 	.word	0x00000000
 80025f4:	40e4c060 	.word	0x40e4c060
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	88db      	ldrh	r3, [r3, #6]
 80025fc:	2b0c      	cmp	r3, #12
 80025fe:	d113      	bne.n	8002628 <MOTOR_set_duty+0x2c8>
 8002600:	69b8      	ldr	r0, [r7, #24]
 8002602:	f7fd ff6d 	bl	80004e0 <__aeabi_f2d>
 8002606:	a390      	add	r3, pc, #576	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fd ffc0 	bl	8000590 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681c      	ldr	r4, [r3, #0]
 800261e:	f7fe fa67 	bl	8000af0 <__aeabi_d2uiz>
 8002622:	4603      	mov	r3, r0
 8002624:	6423      	str	r3, [r4, #64]	@ 0x40
 8002626:	e10a      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	88db      	ldrh	r3, [r3, #6]
 800262c:	2b10      	cmp	r3, #16
 800262e:	d113      	bne.n	8002658 <MOTOR_set_duty+0x2f8>
 8002630:	69b8      	ldr	r0, [r7, #24]
 8002632:	f7fd ff55 	bl	80004e0 <__aeabi_f2d>
 8002636:	a384      	add	r3, pc, #528	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 8002638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263c:	f7fd ffa8 	bl	8000590 <__aeabi_dmul>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4610      	mov	r0, r2
 8002646:	4619      	mov	r1, r3
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681c      	ldr	r4, [r3, #0]
 800264e:	f7fe fa4f 	bl	8000af0 <__aeabi_d2uiz>
 8002652:	4603      	mov	r3, r0
 8002654:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002656:	e0f2      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002658:	69b8      	ldr	r0, [r7, #24]
 800265a:	f7fd ff41 	bl	80004e0 <__aeabi_f2d>
 800265e:	a37a      	add	r3, pc, #488	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 8002660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002664:	f7fd ff94 	bl	8000590 <__aeabi_dmul>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4610      	mov	r0, r2
 800266e:	4619      	mov	r1, r3
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681c      	ldr	r4, [r3, #0]
 8002676:	f7fe fa3b 	bl	8000af0 <__aeabi_d2uiz>
 800267a:	4603      	mov	r3, r0
 800267c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800267e:	e0de      	b.n	800283e <MOTOR_set_duty+0x4de>
    } else {
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 42499);
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	889b      	ldrh	r3, [r3, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d106      	bne.n	8002696 <MOTOR_set_duty+0x336>
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f24a 6203 	movw	r2, #42499	@ 0xa603
 8002692:	635a      	str	r2, [r3, #52]	@ 0x34
 8002694:	e031      	b.n	80026fa <MOTOR_set_duty+0x39a>
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	889b      	ldrh	r3, [r3, #4]
 800269a:	2b04      	cmp	r3, #4
 800269c:	d106      	bne.n	80026ac <MOTOR_set_duty+0x34c>
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80026a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80026aa:	e026      	b.n	80026fa <MOTOR_set_duty+0x39a>
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	889b      	ldrh	r3, [r3, #4]
 80026b0:	2b08      	cmp	r3, #8
 80026b2:	d106      	bne.n	80026c2 <MOTOR_set_duty+0x362>
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80026be:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80026c0:	e01b      	b.n	80026fa <MOTOR_set_duty+0x39a>
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	889b      	ldrh	r3, [r3, #4]
 80026c6:	2b0c      	cmp	r3, #12
 80026c8:	d106      	bne.n	80026d8 <MOTOR_set_duty+0x378>
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80026d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d6:	e010      	b.n	80026fa <MOTOR_set_duty+0x39a>
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	889b      	ldrh	r3, [r3, #4]
 80026dc:	2b10      	cmp	r3, #16
 80026de:	d106      	bne.n	80026ee <MOTOR_set_duty+0x38e>
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80026ea:	6493      	str	r3, [r2, #72]	@ 0x48
 80026ec:	e005      	b.n	80026fa <MOTOR_set_duty+0x39a>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80026f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)fabs((percent_duty*42.499)));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	88db      	ldrh	r3, [r3, #6]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d117      	bne.n	8002732 <MOTOR_set_duty+0x3d2>
 8002702:	69b8      	ldr	r0, [r7, #24]
 8002704:	f7fd feec 	bl	80004e0 <__aeabi_f2d>
 8002708:	a34f      	add	r3, pc, #316	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	f7fd ff3f 	bl	8000590 <__aeabi_dmul>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	613a      	str	r2, [r7, #16]
 8002718:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681c      	ldr	r4, [r3, #0]
 8002724:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002728:	f7fe f9e2 	bl	8000af0 <__aeabi_d2uiz>
 800272c:	4603      	mov	r3, r0
 800272e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002730:	e085      	b.n	800283e <MOTOR_set_duty+0x4de>
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	88db      	ldrh	r3, [r3, #6]
 8002736:	2b04      	cmp	r3, #4
 8002738:	d117      	bne.n	800276a <MOTOR_set_duty+0x40a>
 800273a:	69b8      	ldr	r0, [r7, #24]
 800273c:	f7fd fed0 	bl	80004e0 <__aeabi_f2d>
 8002740:	a341      	add	r3, pc, #260	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 8002742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002746:	f7fd ff23 	bl	8000590 <__aeabi_dmul>
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	60ba      	str	r2, [r7, #8]
 8002750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681c      	ldr	r4, [r3, #0]
 800275c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002760:	f7fe f9c6 	bl	8000af0 <__aeabi_d2uiz>
 8002764:	4603      	mov	r3, r0
 8002766:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002768:	e069      	b.n	800283e <MOTOR_set_duty+0x4de>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	88db      	ldrh	r3, [r3, #6]
 800276e:	2b08      	cmp	r3, #8
 8002770:	d117      	bne.n	80027a2 <MOTOR_set_duty+0x442>
 8002772:	69b8      	ldr	r0, [r7, #24]
 8002774:	f7fd feb4 	bl	80004e0 <__aeabi_f2d>
 8002778:	a333      	add	r3, pc, #204	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 800277a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277e:	f7fd ff07 	bl	8000590 <__aeabi_dmul>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	603a      	str	r2, [r7, #0]
 8002788:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800278c:	607b      	str	r3, [r7, #4]
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681c      	ldr	r4, [r3, #0]
 8002794:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002798:	f7fe f9aa 	bl	8000af0 <__aeabi_d2uiz>
 800279c:	4603      	mov	r3, r0
 800279e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80027a0:	e04d      	b.n	800283e <MOTOR_set_duty+0x4de>
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	88db      	ldrh	r3, [r3, #6]
 80027a6:	2b0c      	cmp	r3, #12
 80027a8:	d116      	bne.n	80027d8 <MOTOR_set_duty+0x478>
 80027aa:	69b8      	ldr	r0, [r7, #24]
 80027ac:	f7fd fe98 	bl	80004e0 <__aeabi_f2d>
 80027b0:	a325      	add	r3, pc, #148	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	f7fd feeb 	bl	8000590 <__aeabi_dmul>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4615      	mov	r5, r2
 80027c0:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681c      	ldr	r4, [r3, #0]
 80027ca:	4628      	mov	r0, r5
 80027cc:	4631      	mov	r1, r6
 80027ce:	f7fe f98f 	bl	8000af0 <__aeabi_d2uiz>
 80027d2:	4603      	mov	r3, r0
 80027d4:	6423      	str	r3, [r4, #64]	@ 0x40
 80027d6:	e032      	b.n	800283e <MOTOR_set_duty+0x4de>
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	88db      	ldrh	r3, [r3, #6]
 80027dc:	2b10      	cmp	r3, #16
 80027de:	d116      	bne.n	800280e <MOTOR_set_duty+0x4ae>
 80027e0:	69b8      	ldr	r0, [r7, #24]
 80027e2:	f7fd fe7d 	bl	80004e0 <__aeabi_f2d>
 80027e6:	a318      	add	r3, pc, #96	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 80027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ec:	f7fd fed0 	bl	8000590 <__aeabi_dmul>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	4692      	mov	sl, r2
 80027f6:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681c      	ldr	r4, [r3, #0]
 8002800:	4650      	mov	r0, sl
 8002802:	4659      	mov	r1, fp
 8002804:	f7fe f974 	bl	8000af0 <__aeabi_d2uiz>
 8002808:	4603      	mov	r3, r0
 800280a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800280c:	e017      	b.n	800283e <MOTOR_set_duty+0x4de>
 800280e:	69b8      	ldr	r0, [r7, #24]
 8002810:	f7fd fe66 	bl	80004e0 <__aeabi_f2d>
 8002814:	a30c      	add	r3, pc, #48	@ (adr r3, 8002848 <MOTOR_set_duty+0x4e8>)
 8002816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281a:	f7fd feb9 	bl	8000590 <__aeabi_dmul>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4690      	mov	r8, r2
 8002824:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681c      	ldr	r4, [r3, #0]
 800282e:	4640      	mov	r0, r8
 8002830:	4649      	mov	r1, r9
 8002832:	f7fe f95d 	bl	8000af0 <__aeabi_d2uiz>
 8002836:	4603      	mov	r3, r0
 8002838:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800283a:	e000      	b.n	800283e <MOTOR_set_duty+0x4de>
        return;
 800283c:	bf00      	nop
    }
}
 800283e:	3724      	adds	r7, #36	@ 0x24
 8002840:	46bd      	mov	sp, r7
 8002842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002846:	bf00      	nop
 8002848:	3b645a1d 	.word	0x3b645a1d
 800284c:	40453fdf 	.word	0x40453fdf

08002850 <PID_controller_init>:
float boundary = 0.05;

//-------------------------------------------Function Code-------------------------------------------------------//

void PID_controller_init(PID_struct* PID,float UP_Kp, float UP_Ki, float UP_Kd)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	ed87 0a02 	vstr	s0, [r7, #8]
 800285c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002860:	ed87 1a00 	vstr	s2, [r7]
 PID->Kp = UP_Kp;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	601a      	str	r2, [r3, #0]
 PID->Ki = UP_Ki;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	605a      	str	r2, [r3, #4]
 PID->Kd = UP_Kd;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	609a      	str	r2, [r3, #8]

 PID->Error[n] = 0;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	60da      	str	r2, [r3, #12]
 PID->Error[n_1] = 0;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	611a      	str	r2, [r3, #16]
 PID->Error[n_2] = 0;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	615a      	str	r2, [r3, #20]
 PID->out = 0;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	619a      	str	r2, [r3, #24]
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <PID_controller_calculate_pos>:
void PID_controller_calculate_pos(PID_struct* PID,AMT_Encoder* Feedback, float setpoint)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	ed87 0a01 	vstr	s0, [r7, #4]
 // Output velocity in boundary of 550mm/s
 PID->Error[n] = setpoint - Feedback->Linear_Position;
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80028b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80028bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	edc3 7a03 	vstr	s15, [r3, #12]
 if (!((PID->out >= 550 && PID->Error[n] > 0) || (PID->out <= -550 && PID->Error[n] < 0))) {
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	edd3 7a06 	vldr	s15, [r3, #24]
 80028cc:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002a08 <PID_controller_calculate_pos+0x164>
 80028d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d8:	bfac      	ite	ge
 80028da:	2301      	movge	r3, #1
 80028dc:	2300      	movlt	r3, #0
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	f083 0301 	eor.w	r3, r3, #1
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <PID_controller_calculate_pos+0x66>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80028f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f8:	bfcc      	ite	gt
 80028fa:	2301      	movgt	r3, #1
 80028fc:	2300      	movle	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	f083 0301 	eor.w	r3, r3, #1
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d056      	beq.n	80029b8 <PID_controller_calculate_pos+0x114>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002910:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002a0c <PID_controller_calculate_pos+0x168>
 8002914:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291c:	bf94      	ite	ls
 800291e:	2301      	movls	r3, #1
 8002920:	2300      	movhi	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	f083 0301 	eor.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10f      	bne.n	800294e <PID_controller_calculate_pos+0xaa>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	edd3 7a03 	vldr	s15, [r3, #12]
 8002934:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293c:	bf4c      	ite	mi
 800293e:	2301      	movmi	r3, #1
 8002940:	2300      	movpl	r3, #0
 8002942:	b2db      	uxtb	r3, r3
 8002944:	f083 0301 	eor.w	r3, r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d034      	beq.n	80029b8 <PID_controller_calculate_pos+0x114>
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	ed93 7a06 	vldr	s14, [r3, #24]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	edd3 6a00 	vldr	s13, [r3]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002960:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	edd3 7a02 	vldr	s15, [r3, #8]
 800296a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	edd3 7a03 	vldr	s15, [r3, #12]
 8002974:	ee66 6aa7 	vmul.f32	s13, s13, s15
                      - ((PID->Kp + (2 * PID->Kd)) * PID->Error[n_1])
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	ed93 6a00 	vldr	s12, [r3]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	edd3 7a02 	vldr	s15, [r3, #8]
 8002984:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002988:	ee36 6a27 	vadd.f32	s12, s12, s15
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002992:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002996:	ee76 6ae7 	vsub.f32	s13, s13, s15
                      + (PID->Kd * PID->Error[n_2]);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	ed93 6a02 	vldr	s12, [r3, #8]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	edd3 7a05 	vldr	s15, [r3, #20]
 80029a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80029aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 80029ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	edc3 7a06 	vstr	s15, [r3, #24]
 }
 if(PID->out > 550){
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80029be:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002a08 <PID_controller_calculate_pos+0x164>
 80029c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ca:	dd02      	ble.n	80029d2 <PID_controller_calculate_pos+0x12e>
	 PID->out = 550;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4a10      	ldr	r2, [pc, #64]	@ (8002a10 <PID_controller_calculate_pos+0x16c>)
 80029d0:	619a      	str	r2, [r3, #24]
 }
 if(PID->out < -550){
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80029d8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002a0c <PID_controller_calculate_pos+0x168>
 80029dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e4:	d502      	bpl.n	80029ec <PID_controller_calculate_pos+0x148>
	 PID->out = -550;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002a14 <PID_controller_calculate_pos+0x170>)
 80029ea:	619a      	str	r2, [r3, #24]
 }
 PID->Error[n_2] = PID->Error[n_1];
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	691a      	ldr	r2, [r3, #16]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	615a      	str	r2, [r3, #20]
 PID->Error[n_1] = PID->Error[n];
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	611a      	str	r2, [r3, #16]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	44098000 	.word	0x44098000
 8002a0c:	c4098000 	.word	0xc4098000
 8002a10:	44098000 	.word	0x44098000
 8002a14:	c4098000 	.word	0xc4098000

08002a18 <PID_controller_calculate_velo>:

void PID_controller_calculate_velo(PID_struct* PID,AMT_Encoder* Feedback, float setpoint)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	ed87 0a01 	vstr	s0, [r7, #4]
 // Output pwm to drive the motor
 PID->Error[n] = setpoint - Feedback->Linear_Velocity + Traj.currentVelocity;
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002a2c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a34:	4b54      	ldr	r3, [pc, #336]	@ (8002b88 <PID_controller_calculate_velo+0x170>)
 8002a36:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	edc3 7a03 	vstr	s15, [r3, #12]
 if (!((PID->out >= 1000 && PID->Error[n] > 0) || (PID->out <= -1000 && PID->Error[n] < 0))) {
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a4a:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002b8c <PID_controller_calculate_velo+0x174>
 8002a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a56:	bfac      	ite	ge
 8002a58:	2301      	movge	r3, #1
 8002a5a:	2300      	movlt	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f083 0301 	eor.w	r3, r3, #1
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d10f      	bne.n	8002a88 <PID_controller_calculate_velo+0x70>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a76:	bfcc      	ite	gt
 8002a78:	2301      	movgt	r3, #1
 8002a7a:	2300      	movle	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	f083 0301 	eor.w	r3, r3, #1
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d056      	beq.n	8002b36 <PID_controller_calculate_velo+0x11e>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a8e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002b90 <PID_controller_calculate_velo+0x178>
 8002a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9a:	bf94      	ite	ls
 8002a9c:	2301      	movls	r3, #1
 8002a9e:	2300      	movhi	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	f083 0301 	eor.w	r3, r3, #1
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10f      	bne.n	8002acc <PID_controller_calculate_velo+0xb4>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ab2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aba:	bf4c      	ite	mi
 8002abc:	2301      	movmi	r3, #1
 8002abe:	2300      	movpl	r3, #0
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	f083 0301 	eor.w	r3, r3, #1
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d034      	beq.n	8002b36 <PID_controller_calculate_velo+0x11e>
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	ed93 7a06 	vldr	s14, [r3, #24]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	edd3 6a00 	vldr	s13, [r3]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ade:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ae8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	edd3 7a03 	vldr	s15, [r3, #12]
 8002af2:	ee66 6aa7 	vmul.f32	s13, s13, s15
                      - ((PID->Kp + (2 * PID->Kd)) * PID->Error[n_1])
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	ed93 6a00 	vldr	s12, [r3]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b02:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b06:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002b10:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b14:	ee76 6ae7 	vsub.f32	s13, s13, s15
                      + (PID->Kd * PID->Error[n_2]);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	ed93 6a02 	vldr	s12, [r3, #8]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b24:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b28:	ee76 7aa7 	vadd.f32	s15, s13, s15
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 8002b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	edc3 7a06 	vstr	s15, [r3, #24]
 }
 if(PID->out > 1000){
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b3c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002b8c <PID_controller_calculate_velo+0x174>
 8002b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b48:	dd02      	ble.n	8002b50 <PID_controller_calculate_velo+0x138>
	 PID->out = 1000;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4a11      	ldr	r2, [pc, #68]	@ (8002b94 <PID_controller_calculate_velo+0x17c>)
 8002b4e:	619a      	str	r2, [r3, #24]
 }
 if(PID->out < -1000){
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b56:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002b90 <PID_controller_calculate_velo+0x178>
 8002b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b62:	d502      	bpl.n	8002b6a <PID_controller_calculate_velo+0x152>
	 PID->out = -1000;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4a0c      	ldr	r2, [pc, #48]	@ (8002b98 <PID_controller_calculate_velo+0x180>)
 8002b68:	619a      	str	r2, [r3, #24]
 }
 PID->Error[n_2] = PID->Error[n_1];
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	691a      	ldr	r2, [r3, #16]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	615a      	str	r2, [r3, #20]
 PID->Error[n_1] = PID->Error[n];
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	611a      	str	r2, [r3, #16]
}
 8002b7a:	bf00      	nop
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000b34 	.word	0x20000b34
 8002b8c:	447a0000 	.word	0x447a0000
 8002b90:	c47a0000 	.word	0xc47a0000
 8002b94:	447a0000 	.word	0x447a0000
 8002b98:	c47a0000 	.word	0xc47a0000

08002b9c <PID_controller_cascade>:

void PID_controller_cascade(PID_struct* PID_pos, PID_struct* PID_vel, AMT_Encoder* QEI, float setpoint)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	ed87 0a00 	vstr	s0, [r7]
	PID_controller_calculate_pos(PID_pos, QEI , setpoint);
 8002bac:	ed97 0a00 	vldr	s0, [r7]
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f7ff fe76 	bl	80028a4 <PID_controller_calculate_pos>
	PID_controller_calculate_velo(PID_vel, QEI, ((PID_pos->out)));
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	68b8      	ldr	r0, [r7, #8]
 8002bc6:	f7ff ff27 	bl	8002a18 <PID_controller_calculate_velo>
//	PID_controller_calculate_velo(PID_vel, QEI, Traj.currentVelocity);
}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <PS2X_Reader>:
    PS2->PIDPos = 0;
    PS2->on = 0;
}

void PS2X_Reader()
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
    if (ps2.ps2RX[0] == 69) 		// Press L4 to switch to use Joy stick
 8002bda:	4b86      	ldr	r3, [pc, #536]	@ (8002df4 <PS2X_Reader+0x220>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b45      	cmp	r3, #69	@ 0x45
 8002be0:	d105      	bne.n	8002bee <PS2X_Reader+0x1a>
    {
        ps2.mode = 1;
 8002be2:	4b84      	ldr	r3, [pc, #528]	@ (8002df4 <PS2X_Reader+0x220>)
 8002be4:	2201      	movs	r2, #1
 8002be6:	66da      	str	r2, [r3, #108]	@ 0x6c
        ps2.on = 0;
 8002be8:	4b82      	ldr	r3, [pc, #520]	@ (8002df4 <PS2X_Reader+0x220>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	67da      	str	r2, [r3, #124]	@ 0x7c
    }
    if (ps2.ps2RX[0] == 70)		// Press L5 to switch to use Button
 8002bee:	4b81      	ldr	r3, [pc, #516]	@ (8002df4 <PS2X_Reader+0x220>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b46      	cmp	r3, #70	@ 0x46
 8002bf4:	d10d      	bne.n	8002c12 <PS2X_Reader+0x3e>
    {
        ps2.mode = 2;
 8002bf6:	4b7f      	ldr	r3, [pc, #508]	@ (8002df4 <PS2X_Reader+0x220>)
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	66da      	str	r2, [r3, #108]	@ 0x6c
        PID_velo.out = 0;
 8002bfc:	4b7e      	ldr	r3, [pc, #504]	@ (8002df8 <PS2X_Reader+0x224>)
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	619a      	str	r2, [r3, #24]
        ps2.on = 1;
 8002c04:	4b7b      	ldr	r3, [pc, #492]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	67da      	str	r2, [r3, #124]	@ 0x7c
        ps2.PIDPos = AMT.Linear_Position;
 8002c0a:	4b7c      	ldr	r3, [pc, #496]	@ (8002dfc <PS2X_Reader+0x228>)
 8002c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0e:	4a79      	ldr	r2, [pc, #484]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c10:	6793      	str	r3, [r2, #120]	@ 0x78
    }

    // Mode Joy stick
    if (ps2.mode == 1)
 8002c12:	4b78      	ldr	r3, [pc, #480]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	f040 8086 	bne.w	8002d28 <PS2X_Reader+0x154>
    {
        // Read Ps2 Joy stick in VERTICAL
        if (ps2.ps2RX[0] == 81)
 8002c1c:	4b75      	ldr	r3, [pc, #468]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b51      	cmp	r3, #81	@ 0x51
 8002c22:	d169      	bne.n	8002cf8 <PS2X_Reader+0x124>
        {
            if (ps2.ps2RX[2] == 83) {
 8002c24:	4b73      	ldr	r3, [pc, #460]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c26:	789b      	ldrb	r3, [r3, #2]
 8002c28:	2b53      	cmp	r3, #83	@ 0x53
 8002c2a:	d103      	bne.n	8002c34 <PS2X_Reader+0x60>
                ps2.digit = 1;
 8002c2c:	4b71      	ldr	r3, [pc, #452]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	e00e      	b.n	8002c52 <PS2X_Reader+0x7e>
            }
            else if (ps2.ps2RX[3] == 83) {
 8002c34:	4b6f      	ldr	r3, [pc, #444]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c36:	78db      	ldrb	r3, [r3, #3]
 8002c38:	2b53      	cmp	r3, #83	@ 0x53
 8002c3a:	d103      	bne.n	8002c44 <PS2X_Reader+0x70>
                ps2.digit = 2;
 8002c3c:	4b6d      	ldr	r3, [pc, #436]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c3e:	2202      	movs	r2, #2
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	e006      	b.n	8002c52 <PS2X_Reader+0x7e>
            }
            else if (ps2.ps2RX[4] == 83) {
 8002c44:	4b6b      	ldr	r3, [pc, #428]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c46:	791b      	ldrb	r3, [r3, #4]
 8002c48:	2b53      	cmp	r3, #83	@ 0x53
 8002c4a:	d102      	bne.n	8002c52 <PS2X_Reader+0x7e>
                ps2.digit = 3;
 8002c4c:	4b69      	ldr	r3, [pc, #420]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c4e:	2203      	movs	r2, #3
 8002c50:	60da      	str	r2, [r3, #12]
            }
            for (int k = 1; k < 5; k++) {
 8002c52:	2301      	movs	r3, #1
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	e01d      	b.n	8002c94 <PS2X_Reader+0xc0>
                for (int l = 0; l < 10; l++) {
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	e014      	b.n	8002c88 <PS2X_Reader+0xb4>
                    if (ps2.ps2RX[k] == num[l]) {
 8002c5e:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4a65      	ldr	r2, [pc, #404]	@ (8002e00 <PS2X_Reader+0x22c>)
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c70:	4299      	cmp	r1, r3
 8002c72:	d106      	bne.n	8002c82 <PS2X_Reader+0xae>
                        ps2.gain[k - 1] = l;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	495e      	ldr	r1, [pc, #376]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                for (int l = 0; l < 10; l++) {
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3301      	adds	r3, #1
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2b09      	cmp	r3, #9
 8002c8c:	dde7      	ble.n	8002c5e <PS2X_Reader+0x8a>
            for (int k = 1; k < 5; k++) {
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	3301      	adds	r3, #1
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	ddde      	ble.n	8002c58 <PS2X_Reader+0x84>
                    }
                }
            }
            if (ps2.digit == 1) {
 8002c9a:	4b56      	ldr	r3, [pc, #344]	@ (8002df4 <PS2X_Reader+0x220>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d104      	bne.n	8002cac <PS2X_Reader+0xd8>
                ps2.ps2YPos = ps2.gain[0];
 8002ca2:	4b54      	ldr	r3, [pc, #336]	@ (8002df4 <PS2X_Reader+0x220>)
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	4a53      	ldr	r2, [pc, #332]	@ (8002df4 <PS2X_Reader+0x220>)
 8002ca8:	6213      	str	r3, [r2, #32]
 8002caa:	e025      	b.n	8002cf8 <PS2X_Reader+0x124>
            }
            else if (ps2.digit == 2) {
 8002cac:	4b51      	ldr	r3, [pc, #324]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d10c      	bne.n	8002cce <PS2X_Reader+0xfa>
                ps2.ps2YPos = (ps2.gain[0] * 10) + ps2.gain[1];
 8002cb4:	4b4f      	ldr	r3, [pc, #316]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b4c      	ldr	r3, [pc, #304]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	4a4a      	ldr	r2, [pc, #296]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cca:	6213      	str	r3, [r2, #32]
 8002ccc:	e014      	b.n	8002cf8 <PS2X_Reader+0x124>
            }
            else if (ps2.digit == 3) {
 8002cce:	4b49      	ldr	r3, [pc, #292]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	2b03      	cmp	r3, #3
 8002cd4:	d110      	bne.n	8002cf8 <PS2X_Reader+0x124>
                ps2.ps2YPos = (ps2.gain[0] * 100) + (ps2.gain[1] * 10) + ps2.gain[2];
 8002cd6:	4b47      	ldr	r3, [pc, #284]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	2264      	movs	r2, #100	@ 0x64
 8002cdc:	fb02 f103 	mul.w	r1, r2, r3
 8002ce0:	4b44      	ldr	r3, [pc, #272]	@ (8002df4 <PS2X_Reader+0x220>)
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	18ca      	adds	r2, r1, r3
 8002cee:	4b41      	ldr	r3, [pc, #260]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	4a3f      	ldr	r2, [pc, #252]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cf6:	6213      	str	r3, [r2, #32]
            }
        }

        // Convert from 0 - 255 to -128 - 128
//        ps2.pwmOut = ((ps2.ps2Y / 132.0) * 300) + 150;
        ps2.pwmOut = 320 - ps2.ps2YPos;
 8002cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8002df4 <PS2X_Reader+0x220>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002d00:	4a3c      	ldr	r2, [pc, #240]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d02:	6693      	str	r3, [r2, #104]	@ 0x68
        if (ps2.pwmOut > 300) {
 8002d04:	4b3b      	ldr	r3, [pc, #236]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d08:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002d0c:	dd03      	ble.n	8002d16 <PS2X_Reader+0x142>
            ps2.pwmOut = 350;
 8002d0e:	4b39      	ldr	r3, [pc, #228]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d10:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8002d14:	669a      	str	r2, [r3, #104]	@ 0x68
        }
        if (ps2.pwmOut < -300) {
 8002d16:	4b37      	ldr	r3, [pc, #220]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d1a:	f513 7f96 	cmn.w	r3, #300	@ 0x12c
 8002d1e:	da64      	bge.n	8002dea <PS2X_Reader+0x216>
            ps2.pwmOut = 0;
 8002d20:	4b34      	ldr	r3, [pc, #208]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	669a      	str	r2, [r3, #104]	@ 0x68
        }

        handle_shelve_mode();
        handle_PIDPos_adjustment();
    }
}
 8002d26:	e060      	b.n	8002dea <PS2X_Reader+0x216>
    else if (ps2.mode == 2)
 8002d28:	4b32      	ldr	r3, [pc, #200]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d15c      	bne.n	8002dea <PS2X_Reader+0x216>
        ps2.on = 1;
 8002d30:	4b30      	ldr	r3, [pc, #192]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	67da      	str	r2, [r3, #124]	@ 0x7c
        ps2.ps2Y = 0;
 8002d36:	4b2f      	ldr	r3, [pc, #188]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	61da      	str	r2, [r3, #28]
        if (timestamp < HAL_GetTick())
 8002d3c:	f001 fd10 	bl	8004760 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	4b30      	ldr	r3, [pc, #192]	@ (8002e04 <PS2X_Reader+0x230>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d908      	bls.n	8002d5c <PS2X_Reader+0x188>
            timestamp = HAL_GetTick() + 25;
 8002d4a:	f001 fd09 	bl	8004760 <HAL_GetTick>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	3319      	adds	r3, #25
 8002d52:	4a2c      	ldr	r2, [pc, #176]	@ (8002e04 <PS2X_Reader+0x230>)
 8002d54:	6013      	str	r3, [r2, #0]
            ps2.ps2RX[0] = 0;
 8002d56:	4b27      	ldr	r3, [pc, #156]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 6; i++)
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	607b      	str	r3, [r7, #4]
 8002d60:	e00e      	b.n	8002d80 <PS2X_Reader+0x1ac>
            ps2.l[i] = 0;
 8002d62:	4a24      	ldr	r2, [pc, #144]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3314      	adds	r3, #20
 8002d68:	2100      	movs	r1, #0
 8002d6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            ps2.r[i] = 0;
 8002d6e:	4a21      	ldr	r2, [pc, #132]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	330e      	adds	r3, #14
 8002d74:	2100      	movs	r1, #0
 8002d76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < 6; i++)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	607b      	str	r3, [r7, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b05      	cmp	r3, #5
 8002d84:	dded      	ble.n	8002d62 <PS2X_Reader+0x18e>
        if (ps2.ps2RX[0] >= 65 && ps2.ps2RX[0] <= 70) {
 8002d86:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b40      	cmp	r3, #64	@ 0x40
 8002d8c:	d90b      	bls.n	8002da6 <PS2X_Reader+0x1d2>
 8002d8e:	4b19      	ldr	r3, [pc, #100]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2b46      	cmp	r3, #70	@ 0x46
 8002d94:	d807      	bhi.n	8002da6 <PS2X_Reader+0x1d2>
            ps2.l[ps2.ps2RX[0] - 65] = 1;
 8002d96:	4b17      	ldr	r3, [pc, #92]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	3b41      	subs	r3, #65	@ 0x41
 8002d9c:	4a15      	ldr	r2, [pc, #84]	@ (8002df4 <PS2X_Reader+0x220>)
 8002d9e:	3314      	adds	r3, #20
 8002da0:	2101      	movs	r1, #1
 8002da2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (ps2.ps2RX[0] >= 73 && ps2.ps2RX[0] <= 78) {
 8002da6:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <PS2X_Reader+0x220>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	2b48      	cmp	r3, #72	@ 0x48
 8002dac:	d90b      	bls.n	8002dc6 <PS2X_Reader+0x1f2>
 8002dae:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <PS2X_Reader+0x220>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b4e      	cmp	r3, #78	@ 0x4e
 8002db4:	d807      	bhi.n	8002dc6 <PS2X_Reader+0x1f2>
            ps2.r[ps2.ps2RX[0] - 73] = 1;
 8002db6:	4b0f      	ldr	r3, [pc, #60]	@ (8002df4 <PS2X_Reader+0x220>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	3b49      	subs	r3, #73	@ 0x49
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002df4 <PS2X_Reader+0x220>)
 8002dbe:	330e      	adds	r3, #14
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (ps2.ps2RX[0] == 67) {
 8002dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002df4 <PS2X_Reader+0x220>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b43      	cmp	r3, #67	@ 0x43
 8002dcc:	d102      	bne.n	8002dd4 <PS2X_Reader+0x200>
            ps2.l[2] = 1;
 8002dce:	4b09      	ldr	r3, [pc, #36]	@ (8002df4 <PS2X_Reader+0x220>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	659a      	str	r2, [r3, #88]	@ 0x58
        if (ps2.ps2RX[0] == 68) {
 8002dd4:	4b07      	ldr	r3, [pc, #28]	@ (8002df4 <PS2X_Reader+0x220>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	2b44      	cmp	r3, #68	@ 0x44
 8002dda:	d102      	bne.n	8002de2 <PS2X_Reader+0x20e>
            ps2.l[3] = 1;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <PS2X_Reader+0x220>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	65da      	str	r2, [r3, #92]	@ 0x5c
        handle_shelve_mode();
 8002de2:	f000 f811 	bl	8002e08 <handle_shelve_mode>
        handle_PIDPos_adjustment();
 8002de6:	f000 f877 	bl	8002ed8 <handle_PIDPos_adjustment>
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000b88 	.word	0x20000b88
 8002df8:	20000c08 	.word	0x20000c08
 8002dfc:	20000b48 	.word	0x20000b48
 8002e00:	20000214 	.word	0x20000214
 8002e04:	20000360 	.word	0x20000360

08002e08 <handle_shelve_mode>:

void handle_shelve_mode()
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
    static uint32_t debounce_time = 0;
    uint32_t current_time = HAL_GetTick();
 8002e0e:	f001 fca7 	bl	8004760 <HAL_GetTick>
 8002e12:	6078      	str	r0, [r7, #4]
    if (base.ShelveMode == 1)
 8002e14:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec4 <handle_shelve_mode+0xbc>)
 8002e16:	8b1b      	ldrh	r3, [r3, #24]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d14f      	bne.n	8002ebc <handle_shelve_mode+0xb4>
    {
        if (ps2.ps2RX[0] == 76 && current_time > debounce_time)
 8002e1c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec8 <handle_shelve_mode+0xc0>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b4c      	cmp	r3, #76	@ 0x4c
 8002e22:	d11d      	bne.n	8002e60 <handle_shelve_mode+0x58>
 8002e24:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <handle_shelve_mode+0xc4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d918      	bls.n	8002e60 <handle_shelve_mode+0x58>
        {
            // Press Select to save shelve
            base.Shelve[(count - 1) / 2] = AMT.Linear_Position;
 8002e2e:	4b28      	ldr	r3, [pc, #160]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3b01      	subs	r3, #1
 8002e34:	0fda      	lsrs	r2, r3, #31
 8002e36:	4413      	add	r3, r2
 8002e38:	105b      	asrs	r3, r3, #1
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	4b25      	ldr	r3, [pc, #148]	@ (8002ed4 <handle_shelve_mode+0xcc>)
 8002e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e40:	4920      	ldr	r1, [pc, #128]	@ (8002ec4 <handle_shelve_mode+0xbc>)
 8002e42:	1d83      	adds	r3, r0, #6
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	3304      	adds	r3, #4
 8002e4a:	601a      	str	r2, [r3, #0]
            count += 1;
 8002e4c:	4b20      	ldr	r3, [pc, #128]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	3301      	adds	r3, #1
 8002e52:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e54:	6013      	str	r3, [r2, #0]
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	33fa      	adds	r3, #250	@ 0xfa
 8002e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ecc <handle_shelve_mode+0xc4>)
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	e02d      	b.n	8002ebc <handle_shelve_mode+0xb4>
        }
        else if (ps2.ps2RX[0] == 73 && current_time > debounce_time)
 8002e60:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <handle_shelve_mode+0xc0>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	2b49      	cmp	r3, #73	@ 0x49
 8002e66:	d11d      	bne.n	8002ea4 <handle_shelve_mode+0x9c>
 8002e68:	4b18      	ldr	r3, [pc, #96]	@ (8002ecc <handle_shelve_mode+0xc4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d918      	bls.n	8002ea4 <handle_shelve_mode+0x9c>
        {
            // Press Triangle to delete old array
            base.Shelve[((count - 1) / 2) - 1] = 0;
 8002e72:	4b17      	ldr	r3, [pc, #92]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	0fda      	lsrs	r2, r3, #31
 8002e7a:	4413      	add	r3, r2
 8002e7c:	105b      	asrs	r3, r3, #1
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	4a10      	ldr	r2, [pc, #64]	@ (8002ec4 <handle_shelve_mode+0xbc>)
 8002e82:	3306      	adds	r3, #6
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	3304      	adds	r3, #4
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
            count -= 1;
 8002e90:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	3b01      	subs	r3, #1
 8002e96:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed0 <handle_shelve_mode+0xc8>)
 8002e98:	6013      	str	r3, [r2, #0]
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	33fa      	adds	r3, #250	@ 0xfa
 8002e9e:	4a0b      	ldr	r2, [pc, #44]	@ (8002ecc <handle_shelve_mode+0xc4>)
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	e00b      	b.n	8002ebc <handle_shelve_mode+0xb4>
        }
        else if (ps2.ps2RX[0] == 72 && base.ShelveMode == 1)
 8002ea4:	4b08      	ldr	r3, [pc, #32]	@ (8002ec8 <handle_shelve_mode+0xc0>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b48      	cmp	r3, #72	@ 0x48
 8002eaa:	d107      	bne.n	8002ebc <handle_shelve_mode+0xb4>
 8002eac:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <handle_shelve_mode+0xbc>)
 8002eae:	8b1b      	ldrh	r3, [r3, #24]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d103      	bne.n	8002ebc <handle_shelve_mode+0xb4>
        {
            // Press Start to finish set shelves and send data to basesystem
            base.ShelveMode = 0;
 8002eb4:	4b03      	ldr	r3, [pc, #12]	@ (8002ec4 <handle_shelve_mode+0xbc>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	831a      	strh	r2, [r3, #24]
        }
    }
}
 8002eba:	e7ff      	b.n	8002ebc <handle_shelve_mode+0xb4>
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000304 	.word	0x20000304
 8002ec8:	20000b88 	.word	0x20000b88
 8002ecc:	20000364 	.word	0x20000364
 8002ed0:	2000023c 	.word	0x2000023c
 8002ed4:	20000b48 	.word	0x20000b48

08002ed8 <handle_PIDPos_adjustment>:

void handle_PIDPos_adjustment()
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
    static uint32_t debounce_time = 0;
    uint32_t current_time = HAL_GetTick();
 8002ede:	f001 fc3f 	bl	8004760 <HAL_GetTick>
 8002ee2:	6078      	str	r0, [r7, #4]

    if (current_time > debounce_time)
 8002ee4:	4b22      	ldr	r3, [pc, #136]	@ (8002f70 <handle_PIDPos_adjustment+0x98>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d936      	bls.n	8002f5c <handle_PIDPos_adjustment+0x84>
    {
        if (ps2.l[2] == 1)
 8002eee:	4b21      	ldr	r3, [pc, #132]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d117      	bne.n	8002f26 <handle_PIDPos_adjustment+0x4e>
        {
            // Increase ps2.PIDPos
            ps2.PIDPos += 0.1;
 8002ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002ef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fd faf0 	bl	80004e0 <__aeabi_f2d>
 8002f00:	a319      	add	r3, pc, #100	@ (adr r3, 8002f68 <handle_PIDPos_adjustment+0x90>)
 8002f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f06:	f7fd f98d 	bl	8000224 <__adddf3>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	4610      	mov	r0, r2
 8002f10:	4619      	mov	r1, r3
 8002f12:	f7fd fe0d 	bl	8000b30 <__aeabi_d2f>
 8002f16:	4603      	mov	r3, r0
 8002f18:	4a16      	ldr	r2, [pc, #88]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002f1a:	6793      	str	r3, [r2, #120]	@ 0x78
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	33fa      	adds	r3, #250	@ 0xfa
 8002f20:	4a13      	ldr	r2, [pc, #76]	@ (8002f70 <handle_PIDPos_adjustment+0x98>)
 8002f22:	6013      	str	r3, [r2, #0]
            // Decrease ps2.PIDPos
            ps2.PIDPos -= 0.1;
            debounce_time = current_time + 250; // Debounce delay of 250ms
        }
    }
}
 8002f24:	e01a      	b.n	8002f5c <handle_PIDPos_adjustment+0x84>
        else if (ps2.l[3] == 1)
 8002f26:	4b13      	ldr	r3, [pc, #76]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d116      	bne.n	8002f5c <handle_PIDPos_adjustment+0x84>
            ps2.PIDPos -= 0.1;
 8002f2e:	4b11      	ldr	r3, [pc, #68]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002f30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd fad4 	bl	80004e0 <__aeabi_f2d>
 8002f38:	a30b      	add	r3, pc, #44	@ (adr r3, 8002f68 <handle_PIDPos_adjustment+0x90>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd f96f 	bl	8000220 <__aeabi_dsub>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f7fd fdf1 	bl	8000b30 <__aeabi_d2f>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	4a08      	ldr	r2, [pc, #32]	@ (8002f74 <handle_PIDPos_adjustment+0x9c>)
 8002f52:	6793      	str	r3, [r2, #120]	@ 0x78
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	33fa      	adds	r3, #250	@ 0xfa
 8002f58:	4a05      	ldr	r2, [pc, #20]	@ (8002f70 <handle_PIDPos_adjustment+0x98>)
 8002f5a:	6013      	str	r3, [r2, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	f3af 8000 	nop.w
 8002f68:	9999999a 	.word	0x9999999a
 8002f6c:	3fb99999 	.word	0x3fb99999
 8002f70:	20000368 	.word	0x20000368
 8002f74:	20000b88 	.word	0x20000b88

08002f78 <Traject_init>:
float Time_dec;

//-------------------------------------------Function Code-------------------------------------------------------//

void Traject_init(Trap_Traj* Traj, float v_max, float a_max)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f84:	edc7 0a01 	vstr	s1, [r7, #4]
	Traj->Velo_max = v_max;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	601a      	str	r2, [r3, #0]
	Traj->Accel_max = a_max;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	605a      	str	r2, [r3, #4]

	Traj->currentAcceleration = 0;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	611a      	str	r2, [r3, #16]
	Traj->currentVelocity = 0;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	60da      	str	r2, [r3, #12]
	Traj->currentPosition = 0;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f04f 0200 	mov.w	r2, #0
 8002faa:	609a      	str	r2, [r3, #8]
}
 8002fac:	bf00      	nop
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <Traject>:

void Traject(Trap_Traj* Traj, float Pos_initial, float Pos_final)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fc4:	edc7 0a01 	vstr	s1, [r7, #4]

	  Distance = Pos_final - Pos_initial;
 8002fc8:	ed97 7a01 	vldr	s14, [r7, #4]
 8002fcc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fd4:	4bb1      	ldr	r3, [pc, #708]	@ (800329c <Traject+0x2e4>)
 8002fd6:	edc3 7a00 	vstr	s15, [r3]
	  Time_acc = Traj->Velo_max / Traj->Accel_max;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	edd3 6a00 	vldr	s13, [r3]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	ed93 7a01 	vldr	s14, [r3, #4]
 8002fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fea:	4bad      	ldr	r3, [pc, #692]	@ (80032a0 <Traject+0x2e8>)
 8002fec:	edc3 7a00 	vstr	s15, [r3]
	  Time_dec = Time_acc;
 8002ff0:	4bab      	ldr	r3, [pc, #684]	@ (80032a0 <Traject+0x2e8>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4aab      	ldr	r2, [pc, #684]	@ (80032a4 <Traject+0x2ec>)
 8002ff6:	6013      	str	r3, [r2, #0]


	  if (Distance >0)
 8002ff8:	4ba8      	ldr	r3, [pc, #672]	@ (800329c <Traject+0x2e4>)
 8002ffa:	edd3 7a00 	vldr	s15, [r3]
 8002ffe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003006:	dd23      	ble.n	8003050 <Traject+0x98>
			{
		  Acc_max = Traj->Accel_max;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4aa6      	ldr	r2, [pc, #664]	@ (80032a8 <Traject+0x2f0>)
 800300e:	6013      	str	r3, [r2, #0]
		  Vel_max = Traj->Velo_max;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4aa5      	ldr	r2, [pc, #660]	@ (80032ac <Traject+0x2f4>)
 8003016:	6013      	str	r3, [r2, #0]
		  Distance_Velo_Max = Distance - (Vel_max * Time_acc);
 8003018:	4ba0      	ldr	r3, [pc, #640]	@ (800329c <Traject+0x2e4>)
 800301a:	ed93 7a00 	vldr	s14, [r3]
 800301e:	4ba3      	ldr	r3, [pc, #652]	@ (80032ac <Traject+0x2f4>)
 8003020:	edd3 6a00 	vldr	s13, [r3]
 8003024:	4b9e      	ldr	r3, [pc, #632]	@ (80032a0 <Traject+0x2e8>)
 8003026:	edd3 7a00 	vldr	s15, [r3]
 800302a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800302e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003032:	4b9f      	ldr	r3, [pc, #636]	@ (80032b0 <Traject+0x2f8>)
 8003034:	edc3 7a00 	vstr	s15, [r3]
		  Time_Velo_const = Distance_Velo_Max / Vel_max;
 8003038:	4b9d      	ldr	r3, [pc, #628]	@ (80032b0 <Traject+0x2f8>)
 800303a:	edd3 6a00 	vldr	s13, [r3]
 800303e:	4b9b      	ldr	r3, [pc, #620]	@ (80032ac <Traject+0x2f4>)
 8003040:	ed93 7a00 	vldr	s14, [r3]
 8003044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003048:	4b9a      	ldr	r3, [pc, #616]	@ (80032b4 <Traject+0x2fc>)
 800304a:	edc3 7a00 	vstr	s15, [r3]
 800304e:	e032      	b.n	80030b6 <Traject+0xfe>
			}
	  else if(Distance < 0)
 8003050:	4b92      	ldr	r3, [pc, #584]	@ (800329c <Traject+0x2e4>)
 8003052:	edd3 7a00 	vldr	s15, [r3]
 8003056:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800305a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305e:	d52a      	bpl.n	80030b6 <Traject+0xfe>
	  {
		  Acc_max = -Traj->Accel_max;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	edd3 7a01 	vldr	s15, [r3, #4]
 8003066:	eef1 7a67 	vneg.f32	s15, s15
 800306a:	4b8f      	ldr	r3, [pc, #572]	@ (80032a8 <Traject+0x2f0>)
 800306c:	edc3 7a00 	vstr	s15, [r3]
		  Vel_max = -Traj->Velo_max;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	edd3 7a00 	vldr	s15, [r3]
 8003076:	eef1 7a67 	vneg.f32	s15, s15
 800307a:	4b8c      	ldr	r3, [pc, #560]	@ (80032ac <Traject+0x2f4>)
 800307c:	edc3 7a00 	vstr	s15, [r3]
		  Distance_Velo_Max = Distance - (Vel_max * Time_acc);
 8003080:	4b86      	ldr	r3, [pc, #536]	@ (800329c <Traject+0x2e4>)
 8003082:	ed93 7a00 	vldr	s14, [r3]
 8003086:	4b89      	ldr	r3, [pc, #548]	@ (80032ac <Traject+0x2f4>)
 8003088:	edd3 6a00 	vldr	s13, [r3]
 800308c:	4b84      	ldr	r3, [pc, #528]	@ (80032a0 <Traject+0x2e8>)
 800308e:	edd3 7a00 	vldr	s15, [r3]
 8003092:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309a:	4b85      	ldr	r3, [pc, #532]	@ (80032b0 <Traject+0x2f8>)
 800309c:	edc3 7a00 	vstr	s15, [r3]
		  Time_Velo_const = Distance_Velo_Max / Vel_max;
 80030a0:	4b83      	ldr	r3, [pc, #524]	@ (80032b0 <Traject+0x2f8>)
 80030a2:	edd3 6a00 	vldr	s13, [r3]
 80030a6:	4b81      	ldr	r3, [pc, #516]	@ (80032ac <Traject+0x2f4>)
 80030a8:	ed93 7a00 	vldr	s14, [r3]
 80030ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030b0:	4b80      	ldr	r3, [pc, #512]	@ (80032b4 <Traject+0x2fc>)
 80030b2:	edc3 7a00 	vstr	s15, [r3]
	}
	// Update trajectory phase
	time_ref1 = Time_acc + Time_Velo_const;
 80030b6:	4b7a      	ldr	r3, [pc, #488]	@ (80032a0 <Traject+0x2e8>)
 80030b8:	ed93 7a00 	vldr	s14, [r3]
 80030bc:	4b7d      	ldr	r3, [pc, #500]	@ (80032b4 <Traject+0x2fc>)
 80030be:	edd3 7a00 	vldr	s15, [r3]
 80030c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c6:	4b7c      	ldr	r3, [pc, #496]	@ (80032b8 <Traject+0x300>)
 80030c8:	edc3 7a00 	vstr	s15, [r3]
	time_ref2 = time_ref1 + Time_dec;
 80030cc:	4b7a      	ldr	r3, [pc, #488]	@ (80032b8 <Traject+0x300>)
 80030ce:	ed93 7a00 	vldr	s14, [r3]
 80030d2:	4b74      	ldr	r3, [pc, #464]	@ (80032a4 <Traject+0x2ec>)
 80030d4:	edd3 7a00 	vldr	s15, [r3]
 80030d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030dc:	4b77      	ldr	r3, [pc, #476]	@ (80032bc <Traject+0x304>)
 80030de:	edc3 7a00 	vstr	s15, [r3]
	if(Time_Velo_const >0)
 80030e2:	4b74      	ldr	r3, [pc, #464]	@ (80032b4 <Traject+0x2fc>)
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f0:	f340 80cb 	ble.w	800328a <Traject+0x2d2>
	{
//		Time_acc_under = sqrt(Distance/Acc_max);
		if (elapsedTime < Time_acc)
 80030f4:	4b72      	ldr	r3, [pc, #456]	@ (80032c0 <Traject+0x308>)
 80030f6:	ed93 7a00 	vldr	s14, [r3]
 80030fa:	4b69      	ldr	r3, [pc, #420]	@ (80032a0 <Traject+0x2e8>)
 80030fc:	edd3 7a00 	vldr	s15, [r3]
 8003100:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003108:	d52f      	bpl.n	800316a <Traject+0x1b2>
		{
			// Acceleration phase
			Traj->currentAcceleration = Acc_max;
 800310a:	4b67      	ldr	r3, [pc, #412]	@ (80032a8 <Traject+0x2f0>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Acc_max * elapsedTime;
 8003112:	4b65      	ldr	r3, [pc, #404]	@ (80032a8 <Traject+0x2f0>)
 8003114:	ed93 7a00 	vldr	s14, [r3]
 8003118:	4b69      	ldr	r3, [pc, #420]	@ (80032c0 <Traject+0x308>)
 800311a:	edd3 7a00 	vldr	s15, [r3]
 800311e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = 0.5f * Acc_max * elapsedTime * elapsedTime + Pos_initial;
 8003128:	4b5f      	ldr	r3, [pc, #380]	@ (80032a8 <Traject+0x2f0>)
 800312a:	edd3 7a00 	vldr	s15, [r3]
 800312e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003132:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003136:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <Traject+0x308>)
 8003138:	edd3 7a00 	vldr	s15, [r3]
 800313c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003140:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <Traject+0x308>)
 8003142:	edd3 7a00 	vldr	s15, [r3]
 8003146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800314a:	edd7 7a02 	vldr	s15, [r7, #8]
 800314e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_acc = Traj->currentPosition;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	4a59      	ldr	r2, [pc, #356]	@ (80032c4 <Traject+0x30c>)
 800315e:	6013      	str	r3, [r2, #0]
			temp_pos_const = Traj->currentPosition;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	4a58      	ldr	r2, [pc, #352]	@ (80032c8 <Traject+0x310>)
 8003166:	6013      	str	r3, [r2, #0]
 8003168:	e08f      	b.n	800328a <Traject+0x2d2>
		}
		else if (elapsedTime < time_ref1 )
 800316a:	4b55      	ldr	r3, [pc, #340]	@ (80032c0 <Traject+0x308>)
 800316c:	ed93 7a00 	vldr	s14, [r3]
 8003170:	4b51      	ldr	r3, [pc, #324]	@ (80032b8 <Traject+0x300>)
 8003172:	edd3 7a00 	vldr	s15, [r3]
 8003176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317e:	d521      	bpl.n	80031c4 <Traject+0x20c>
		{
			// Constant velocity phase
			Traj->currentAcceleration = 0;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Vel_max;
 8003188:	4b48      	ldr	r3, [pc, #288]	@ (80032ac <Traject+0x2f4>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	60da      	str	r2, [r3, #12]
			Traj->currentPosition = (Vel_max * (elapsedTime-Time_acc)) + temp_pos_acc;
 8003190:	4b4b      	ldr	r3, [pc, #300]	@ (80032c0 <Traject+0x308>)
 8003192:	ed93 7a00 	vldr	s14, [r3]
 8003196:	4b42      	ldr	r3, [pc, #264]	@ (80032a0 <Traject+0x2e8>)
 8003198:	edd3 7a00 	vldr	s15, [r3]
 800319c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031a0:	4b42      	ldr	r3, [pc, #264]	@ (80032ac <Traject+0x2f4>)
 80031a2:	edd3 7a00 	vldr	s15, [r3]
 80031a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031aa:	4b46      	ldr	r3, [pc, #280]	@ (80032c4 <Traject+0x30c>)
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_const = Traj->currentPosition;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	4a42      	ldr	r2, [pc, #264]	@ (80032c8 <Traject+0x310>)
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e062      	b.n	800328a <Traject+0x2d2>
		}
		else if (elapsedTime < time_ref2)
 80031c4:	4b3e      	ldr	r3, [pc, #248]	@ (80032c0 <Traject+0x308>)
 80031c6:	ed93 7a00 	vldr	s14, [r3]
 80031ca:	4b3c      	ldr	r3, [pc, #240]	@ (80032bc <Traject+0x304>)
 80031cc:	edd3 7a00 	vldr	s15, [r3]
 80031d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d8:	d54f      	bpl.n	800327a <Traject+0x2c2>
		{
			// Deceleration phase
			Traj->currentAcceleration = -Acc_max;
 80031da:	4b33      	ldr	r3, [pc, #204]	@ (80032a8 <Traject+0x2f0>)
 80031dc:	edd3 7a00 	vldr	s15, [r3]
 80031e0:	eef1 7a67 	vneg.f32	s15, s15
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	edc3 7a04 	vstr	s15, [r3, #16]
			Traj->currentVelocity = -(Acc_max * (elapsedTime-time_ref1)) + Vel_max;
 80031ea:	4b30      	ldr	r3, [pc, #192]	@ (80032ac <Traject+0x2f4>)
 80031ec:	ed93 7a00 	vldr	s14, [r3]
 80031f0:	4b33      	ldr	r3, [pc, #204]	@ (80032c0 <Traject+0x308>)
 80031f2:	edd3 6a00 	vldr	s13, [r3]
 80031f6:	4b30      	ldr	r3, [pc, #192]	@ (80032b8 <Traject+0x300>)
 80031f8:	edd3 7a00 	vldr	s15, [r3]
 80031fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003200:	4b29      	ldr	r3, [pc, #164]	@ (80032a8 <Traject+0x2f0>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800320a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = Traj->currentVelocity*(elapsedTime-time_ref1)+(0.5f*Acc_max*(elapsedTime-time_ref1)*(elapsedTime-time_ref1))+temp_pos_const ;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	ed93 7a03 	vldr	s14, [r3, #12]
 800321a:	4b29      	ldr	r3, [pc, #164]	@ (80032c0 <Traject+0x308>)
 800321c:	edd3 6a00 	vldr	s13, [r3]
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <Traject+0x300>)
 8003222:	edd3 7a00 	vldr	s15, [r3]
 8003226:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800322a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800322e:	4b1e      	ldr	r3, [pc, #120]	@ (80032a8 <Traject+0x2f0>)
 8003230:	edd3 7a00 	vldr	s15, [r3]
 8003234:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003238:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800323c:	4b20      	ldr	r3, [pc, #128]	@ (80032c0 <Traject+0x308>)
 800323e:	ed93 6a00 	vldr	s12, [r3]
 8003242:	4b1d      	ldr	r3, [pc, #116]	@ (80032b8 <Traject+0x300>)
 8003244:	edd3 7a00 	vldr	s15, [r3]
 8003248:	ee76 7a67 	vsub.f32	s15, s12, s15
 800324c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003250:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <Traject+0x308>)
 8003252:	ed93 6a00 	vldr	s12, [r3]
 8003256:	4b18      	ldr	r3, [pc, #96]	@ (80032b8 <Traject+0x300>)
 8003258:	edd3 7a00 	vldr	s15, [r3]
 800325c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003264:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003268:	4b17      	ldr	r3, [pc, #92]	@ (80032c8 <Traject+0x310>)
 800326a:	edd3 7a00 	vldr	s15, [r3]
 800326e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	edc3 7a02 	vstr	s15, [r3, #8]
 8003278:	e007      	b.n	800328a <Traject+0x2d2>
		}
		else {
			// Trajectory complete
			Traj->currentAcceleration = 0.0f;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = 0.0f;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	60da      	str	r2, [r3, #12]
//			elapsedTime = 0.0f;
		}
	}
	if (Time_Velo_const <= 0)
 800328a:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <Traject+0x2fc>)
 800328c:	edd3 7a00 	vldr	s15, [r3]
 8003290:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003298:	d918      	bls.n	80032cc <Traject+0x314>

		}


	}
}
 800329a:	e0d2      	b.n	8003442 <Traject+0x48a>
 800329c:	20000394 	.word	0x20000394
 80032a0:	20000398 	.word	0x20000398
 80032a4:	2000039c 	.word	0x2000039c
 80032a8:	2000036c 	.word	0x2000036c
 80032ac:	20000370 	.word	0x20000370
 80032b0:	20000374 	.word	0x20000374
 80032b4:	20000378 	.word	0x20000378
 80032b8:	2000038c 	.word	0x2000038c
 80032bc:	20000390 	.word	0x20000390
 80032c0:	20001108 	.word	0x20001108
 80032c4:	20000380 	.word	0x20000380
 80032c8:	20000384 	.word	0x20000384
		Time_acc_under = sqrt(Distance/Acc_max);
 80032cc:	4b5f      	ldr	r3, [pc, #380]	@ (800344c <Traject+0x494>)
 80032ce:	ed93 7a00 	vldr	s14, [r3]
 80032d2:	4b5f      	ldr	r3, [pc, #380]	@ (8003450 <Traject+0x498>)
 80032d4:	edd3 7a00 	vldr	s15, [r3]
 80032d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032dc:	ee16 0a90 	vmov	r0, s13
 80032e0:	f7fd f8fe 	bl	80004e0 <__aeabi_f2d>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	ec43 2b10 	vmov	d0, r2, r3
 80032ec:	f008 fa34 	bl	800b758 <sqrt>
 80032f0:	ec53 2b10 	vmov	r2, r3, d0
 80032f4:	4610      	mov	r0, r2
 80032f6:	4619      	mov	r1, r3
 80032f8:	f7fd fc1a 	bl	8000b30 <__aeabi_d2f>
 80032fc:	4603      	mov	r3, r0
 80032fe:	4a55      	ldr	r2, [pc, #340]	@ (8003454 <Traject+0x49c>)
 8003300:	6013      	str	r3, [r2, #0]
		if (elapsedTime < Time_acc_under)
 8003302:	4b55      	ldr	r3, [pc, #340]	@ (8003458 <Traject+0x4a0>)
 8003304:	ed93 7a00 	vldr	s14, [r3]
 8003308:	4b52      	ldr	r3, [pc, #328]	@ (8003454 <Traject+0x49c>)
 800330a:	edd3 7a00 	vldr	s15, [r3]
 800330e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003316:	d52f      	bpl.n	8003378 <Traject+0x3c0>
			Traj->currentAcceleration = Acc_max;
 8003318:	4b4d      	ldr	r3, [pc, #308]	@ (8003450 <Traject+0x498>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Acc_max * elapsedTime;
 8003320:	4b4b      	ldr	r3, [pc, #300]	@ (8003450 <Traject+0x498>)
 8003322:	ed93 7a00 	vldr	s14, [r3]
 8003326:	4b4c      	ldr	r3, [pc, #304]	@ (8003458 <Traject+0x4a0>)
 8003328:	edd3 7a00 	vldr	s15, [r3]
 800332c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = Pos_initial + 0.5f * Acc_max * elapsedTime * elapsedTime;
 8003336:	4b46      	ldr	r3, [pc, #280]	@ (8003450 <Traject+0x498>)
 8003338:	edd3 7a00 	vldr	s15, [r3]
 800333c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003340:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003344:	4b44      	ldr	r3, [pc, #272]	@ (8003458 <Traject+0x4a0>)
 8003346:	edd3 7a00 	vldr	s15, [r3]
 800334a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800334e:	4b42      	ldr	r3, [pc, #264]	@ (8003458 <Traject+0x4a0>)
 8003350:	edd3 7a00 	vldr	s15, [r3]
 8003354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003358:	edd7 7a02 	vldr	s15, [r7, #8]
 800335c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_acc = Traj->currentPosition;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	4a3c      	ldr	r2, [pc, #240]	@ (800345c <Traject+0x4a4>)
 800336c:	6013      	str	r3, [r2, #0]
			temp_velo_acc = Traj->currentVelocity;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	4a3b      	ldr	r2, [pc, #236]	@ (8003460 <Traject+0x4a8>)
 8003374:	6013      	str	r3, [r2, #0]
}
 8003376:	e064      	b.n	8003442 <Traject+0x48a>
		else if (elapsedTime < 2*Time_acc_under)
 8003378:	4b36      	ldr	r3, [pc, #216]	@ (8003454 <Traject+0x49c>)
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003382:	4b35      	ldr	r3, [pc, #212]	@ (8003458 <Traject+0x4a0>)
 8003384:	edd3 7a00 	vldr	s15, [r3]
 8003388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800338c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003390:	dd4f      	ble.n	8003432 <Traject+0x47a>
			Traj->currentAcceleration = -Acc_max;
 8003392:	4b2f      	ldr	r3, [pc, #188]	@ (8003450 <Traject+0x498>)
 8003394:	edd3 7a00 	vldr	s15, [r3]
 8003398:	eef1 7a67 	vneg.f32	s15, s15
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	edc3 7a04 	vstr	s15, [r3, #16]
			Traj->currentVelocity = temp_velo_acc - Acc_max*(elapsedTime-Time_acc_under);
 80033a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003460 <Traject+0x4a8>)
 80033a4:	ed93 7a00 	vldr	s14, [r3]
 80033a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003458 <Traject+0x4a0>)
 80033aa:	edd3 6a00 	vldr	s13, [r3]
 80033ae:	4b29      	ldr	r3, [pc, #164]	@ (8003454 <Traject+0x49c>)
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80033b8:	4b25      	ldr	r3, [pc, #148]	@ (8003450 <Traject+0x498>)
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = temp_pos_acc + Traj->currentVelocity *(elapsedTime-Time_acc_under)+(0.5f*Acc_max*(elapsedTime-Time_acc_under)*(elapsedTime-Time_acc_under));
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	ed93 7a03 	vldr	s14, [r3, #12]
 80033d2:	4b21      	ldr	r3, [pc, #132]	@ (8003458 <Traject+0x4a0>)
 80033d4:	edd3 6a00 	vldr	s13, [r3]
 80033d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003454 <Traject+0x49c>)
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033e6:	4b1d      	ldr	r3, [pc, #116]	@ (800345c <Traject+0x4a4>)
 80033e8:	edd3 7a00 	vldr	s15, [r3]
 80033ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033f0:	4b17      	ldr	r3, [pc, #92]	@ (8003450 <Traject+0x498>)
 80033f2:	edd3 7a00 	vldr	s15, [r3]
 80033f6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80033fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80033fe:	4b16      	ldr	r3, [pc, #88]	@ (8003458 <Traject+0x4a0>)
 8003400:	ed93 6a00 	vldr	s12, [r3]
 8003404:	4b13      	ldr	r3, [pc, #76]	@ (8003454 <Traject+0x49c>)
 8003406:	edd3 7a00 	vldr	s15, [r3]
 800340a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800340e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003412:	4b11      	ldr	r3, [pc, #68]	@ (8003458 <Traject+0x4a0>)
 8003414:	ed93 6a00 	vldr	s12, [r3]
 8003418:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <Traject+0x49c>)
 800341a:	edd3 7a00 	vldr	s15, [r3]
 800341e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003422:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003430:	e007      	b.n	8003442 <Traject+0x48a>
			Traj->currentAcceleration = 0.0f;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = 0.0f;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	60da      	str	r2, [r3, #12]
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	20000394 	.word	0x20000394
 8003450:	2000036c 	.word	0x2000036c
 8003454:	2000037c 	.word	0x2000037c
 8003458:	20001108 	.word	0x20001108
 800345c:	20000380 	.word	0x20000380
 8003460:	20000388 	.word	0x20000388

08003464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003464:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800346c:	f001 f913 	bl	8004696 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003470:	f000 f8d0 	bl	8003614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003474:	f000 fc38 	bl	8003ce8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003478:	f000 fc04 	bl	8003c84 <MX_DMA_Init>
  MX_TIM2_Init();
 800347c:	f000 f98e 	bl	800379c <MX_TIM2_Init>
  MX_TIM3_Init();
 8003480:	f000 f9e0 	bl	8003844 <MX_TIM3_Init>
  MX_TIM5_Init();
 8003484:	f000 faae 	bl	80039e4 <MX_TIM5_Init>
  MX_UART4_Init();
 8003488:	f000 fb60 	bl	8003b4c <MX_UART4_Init>
  MX_TIM4_Init();
 800348c:	f000 fa5c 	bl	8003948 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8003490:	f000 fbaa 	bl	8003be8 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8003494:	f000 fb2a 	bl	8003aec <MX_TIM16_Init>
  MX_TIM6_Init();
 8003498:	f000 faf2 	bl	8003a80 <MX_TIM6_Init>
  MX_ADC1_Init();
 800349c:	f000 f906 	bl	80036ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);					// AMT Encoder
 80034a0:	4846      	ldr	r0, [pc, #280]	@ (80035bc <main+0x158>)
 80034a2:	f004 f915 	bl	80076d0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);					// Output compare
 80034a6:	4846      	ldr	r0, [pc, #280]	@ (80035c0 <main+0x15c>)
 80034a8:	f004 f912 	bl	80076d0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim6);					// Trajectory trigger
 80034ac:	4845      	ldr	r0, [pc, #276]	@ (80035c4 <main+0x160>)
 80034ae:	f004 f90f 	bl	80076d0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);        // PWM
 80034b2:	2100      	movs	r1, #0
 80034b4:	4842      	ldr	r0, [pc, #264]	@ (80035c0 <main+0x15c>)
 80034b6:	f004 fa61 	bl	800797c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);        // Direction
 80034ba:	2104      	movs	r1, #4
 80034bc:	4840      	ldr	r0, [pc, #256]	@ (80035c0 <main+0x15c>)
 80034be:	f004 fa5d 	bl	800797c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80034c2:	4841      	ldr	r0, [pc, #260]	@ (80035c8 <main+0x164>)
 80034c4:	f004 f974 	bl	80077b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80034c8:	4840      	ldr	r0, [pc, #256]	@ (80035cc <main+0x168>)
 80034ca:	f004 f971 	bl	80077b0 <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 80034ce:	4b40      	ldr	r3, [pc, #256]	@ (80035d0 <main+0x16c>)
 80034d0:	4a40      	ldr	r2, [pc, #256]	@ (80035d4 <main+0x170>)
 80034d2:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 80034d4:	4b3e      	ldr	r3, [pc, #248]	@ (80035d0 <main+0x16c>)
 80034d6:	4a40      	ldr	r2, [pc, #256]	@ (80035d8 <main+0x174>)
 80034d8:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80034da:	4b3d      	ldr	r3, [pc, #244]	@ (80035d0 <main+0x16c>)
 80034dc:	2215      	movs	r2, #21
 80034de:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 80034e0:	4b3b      	ldr	r3, [pc, #236]	@ (80035d0 <main+0x16c>)
 80034e2:	22c8      	movs	r2, #200	@ 0xc8
 80034e4:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 80034e6:	493d      	ldr	r1, [pc, #244]	@ (80035dc <main+0x178>)
 80034e8:	4839      	ldr	r0, [pc, #228]	@ (80035d0 <main+0x16c>)
 80034ea:	f7fe fc21 	bl	8001d30 <Modbus_init>

  float PID_pos_K[3] = {17 ,0.0028, 0.0001};
 80034ee:	4a3c      	ldr	r2, [pc, #240]	@ (80035e0 <main+0x17c>)
 80034f0:	f107 030c 	add.w	r3, r7, #12
 80034f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80034f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    float PID_velo_K[3] = {7.0 ,0.00002, 0.000001};
 80034fa:	4a3a      	ldr	r2, [pc, #232]	@ (80035e4 <main+0x180>)
 80034fc:	463b      	mov	r3, r7
 80034fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8003500:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  // Velocity 450 mm/s
//  float PID_pos_K[3] = {17 ,0.002, 0.0001};
//  float PID_velo_K[3] = {9 ,0.00002, 0.0};

  // Initialize ASRS
  Traject_init(&Traj,550, 600);				// V_max, A_max
 8003504:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80035e8 <main+0x184>
 8003508:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 80035ec <main+0x188>
 800350c:	4838      	ldr	r0, [pc, #224]	@ (80035f0 <main+0x18c>)
 800350e:	f7ff fd33 	bl	8002f78 <Traject_init>
//  Kalman_Start(&Vel_filtered);
  AMT_encoder_init(&AMT, &htim2);
 8003512:	492a      	ldr	r1, [pc, #168]	@ (80035bc <main+0x158>)
 8003514:	4837      	ldr	r0, [pc, #220]	@ (80035f4 <main+0x190>)
 8003516:	f7fe faef 	bl	8001af8 <AMT_encoder_init>
  MOTOR_init(&MT, &htim3,TIM_CHANNEL_2, TIM_CHANNEL_1);
 800351a:	2300      	movs	r3, #0
 800351c:	2204      	movs	r2, #4
 800351e:	4928      	ldr	r1, [pc, #160]	@ (80035c0 <main+0x15c>)
 8003520:	4835      	ldr	r0, [pc, #212]	@ (80035f8 <main+0x194>)
 8003522:	f7fe fef9 	bl	8002318 <MOTOR_init>
  PID_controller_init(&PID_pos,PID_pos_K[0],PID_pos_K[1],PID_pos_K[2]);
 8003526:	edd7 7a03 	vldr	s15, [r7, #12]
 800352a:	ed97 7a04 	vldr	s14, [r7, #16]
 800352e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003532:	eeb0 1a66 	vmov.f32	s2, s13
 8003536:	eef0 0a47 	vmov.f32	s1, s14
 800353a:	eeb0 0a67 	vmov.f32	s0, s15
 800353e:	482f      	ldr	r0, [pc, #188]	@ (80035fc <main+0x198>)
 8003540:	f7ff f986 	bl	8002850 <PID_controller_init>
  PID_controller_init(&PID_velo,PID_velo_K[0],PID_velo_K[1],PID_velo_K[3]);
 8003544:	edd7 7a00 	vldr	s15, [r7]
 8003548:	ed97 7a01 	vldr	s14, [r7, #4]
 800354c:	edd7 6a03 	vldr	s13, [r7, #12]
 8003550:	eeb0 1a66 	vmov.f32	s2, s13
 8003554:	eef0 0a47 	vmov.f32	s1, s14
 8003558:	eeb0 0a67 	vmov.f32	s0, s15
 800355c:	4828      	ldr	r0, [pc, #160]	@ (8003600 <main+0x19c>)
 800355e:	f7ff f977 	bl	8002850 <PID_controller_init>

    /* USER CODE BEGIN 3 */

	  // Feedback to base system 5 Hz
	  static uint64_t timestamps =0;
	  if(HAL_GetTick() > timestamps)
 8003562:	f001 f8fd 	bl	8004760 <HAL_GetTick>
 8003566:	4603      	mov	r3, r0
 8003568:	2200      	movs	r2, #0
 800356a:	461c      	mov	r4, r3
 800356c:	4615      	mov	r5, r2
 800356e:	4b25      	ldr	r3, [pc, #148]	@ (8003604 <main+0x1a0>)
 8003570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003574:	42a2      	cmp	r2, r4
 8003576:	41ab      	sbcs	r3, r5
 8003578:	d20b      	bcs.n	8003592 <main+0x12e>
	  {
		  timestamps =HAL_GetTick() + 100;		//ms
 800357a:	f001 f8f1 	bl	8004760 <HAL_GetTick>
 800357e:	4603      	mov	r3, r0
 8003580:	3364      	adds	r3, #100	@ 0x64
 8003582:	2200      	movs	r2, #0
 8003584:	4698      	mov	r8, r3
 8003586:	4691      	mov	r9, r2
 8003588:	4b1e      	ldr	r3, [pc, #120]	@ (8003604 <main+0x1a0>)
 800358a:	e9c3 8900 	strd	r8, r9, [r3]
	  	  Heartbeat();
 800358e:	f7fd fdbf 	bl	8001110 <Heartbeat>
	  }

	  // UI & Gripper
	  Vacuum();
 8003592:	f7fd fe29 	bl	80011e8 <Vacuum>
	  GripperMovement();
 8003596:	f7fd fe4b 	bl	8001230 <GripperMovement>
	  Modbus_Protocal_Worker();
 800359a:	f7fe fc55 	bl	8001e48 <Modbus_Protocal_Worker>
	  Routine();
 800359e:	f7fd fdc5 	bl	800112c <Routine>

////	  //Ps2
	  HAL_UART_Receive(&huart4,ps2.ps2RX, 10 ,10);
 80035a2:	230a      	movs	r3, #10
 80035a4:	220a      	movs	r2, #10
 80035a6:	4918      	ldr	r1, [pc, #96]	@ (8003608 <main+0x1a4>)
 80035a8:	4818      	ldr	r0, [pc, #96]	@ (800360c <main+0x1a8>)
 80035aa:	f006 f9f3 	bl	8009994 <HAL_UART_Receive>
	  if (base.BaseStatus == 1){
 80035ae:	4b18      	ldr	r3, [pc, #96]	@ (8003610 <main+0x1ac>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d1d5      	bne.n	8003562 <main+0xfe>
		  SetShelves();
 80035b6:	f7fd fe6d 	bl	8001294 <SetShelves>
  {
 80035ba:	e7d2      	b.n	8003562 <main+0xfe>
 80035bc:	2000040c 	.word	0x2000040c
 80035c0:	200004d8 	.word	0x200004d8
 80035c4:	2000073c 	.word	0x2000073c
 80035c8:	200005a4 	.word	0x200005a4
 80035cc:	20000670 	.word	0x20000670
 80035d0:	20000c24 	.word	0x20000c24
 80035d4:	200009a0 	.word	0x200009a0
 80035d8:	20000808 	.word	0x20000808
 80035dc:	2000110c 	.word	0x2000110c
 80035e0:	0800b97c 	.word	0x0800b97c
 80035e4:	0800b988 	.word	0x0800b988
 80035e8:	44160000 	.word	0x44160000
 80035ec:	44098000 	.word	0x44098000
 80035f0:	20000b34 	.word	0x20000b34
 80035f4:	20000b48 	.word	0x20000b48
 80035f8:	20000b2c 	.word	0x20000b2c
 80035fc:	200002e8 	.word	0x200002e8
 8003600:	20000c08 	.word	0x20000c08
 8003604:	200012a0 	.word	0x200012a0
 8003608:	20000b88 	.word	0x20000b88
 800360c:	200008d4 	.word	0x200008d4
 8003610:	20000304 	.word	0x20000304

08003614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b094      	sub	sp, #80	@ 0x50
 8003618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800361a:	f107 0318 	add.w	r3, r7, #24
 800361e:	2238      	movs	r2, #56	@ 0x38
 8003620:	2100      	movs	r1, #0
 8003622:	4618      	mov	r0, r3
 8003624:	f008 f858 	bl	800b6d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003628:	1d3b      	adds	r3, r7, #4
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	60da      	str	r2, [r3, #12]
 8003634:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003636:	2000      	movs	r0, #0
 8003638:	f002 ffb6 	bl	80065a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800363c:	2302      	movs	r3, #2
 800363e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003640:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003644:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003646:	2340      	movs	r3, #64	@ 0x40
 8003648:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800364a:	2302      	movs	r3, #2
 800364c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800364e:	2302      	movs	r3, #2
 8003650:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003652:	2304      	movs	r3, #4
 8003654:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003656:	2355      	movs	r3, #85	@ 0x55
 8003658:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800365a:	2302      	movs	r3, #2
 800365c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800365e:	2302      	movs	r3, #2
 8003660:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003662:	2302      	movs	r3, #2
 8003664:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003666:	f107 0318 	add.w	r3, r7, #24
 800366a:	4618      	mov	r0, r3
 800366c:	f003 f850 	bl	8006710 <HAL_RCC_OscConfig>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003676:	f000 fce7 	bl	8004048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800367a:	230f      	movs	r3, #15
 800367c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800367e:	2303      	movs	r3, #3
 8003680:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800368e:	1d3b      	adds	r3, r7, #4
 8003690:	2104      	movs	r1, #4
 8003692:	4618      	mov	r0, r3
 8003694:	f003 fb4e 	bl	8006d34 <HAL_RCC_ClockConfig>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800369e:	f000 fcd3 	bl	8004048 <Error_Handler>
  }
}
 80036a2:	bf00      	nop
 80036a4:	3750      	adds	r7, #80	@ 0x50
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
	...

080036ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08c      	sub	sp, #48	@ 0x30
 80036b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80036b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	605a      	str	r2, [r3, #4]
 80036bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80036be:	1d3b      	adds	r3, r7, #4
 80036c0:	2220      	movs	r2, #32
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f008 f807 	bl	800b6d8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80036ca:	4b32      	ldr	r3, [pc, #200]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036cc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80036d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80036d2:	4b30      	ldr	r3, [pc, #192]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036d4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80036d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80036da:	4b2e      	ldr	r3, [pc, #184]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036dc:	2200      	movs	r2, #0
 80036de:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80036e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80036ec:	4b29      	ldr	r3, [pc, #164]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036f2:	4b28      	ldr	r3, [pc, #160]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036f4:	2204      	movs	r2, #4
 80036f6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80036f8:	4b26      	ldr	r3, [pc, #152]	@ (8003794 <MX_ADC1_Init+0xe8>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80036fe:	4b25      	ldr	r3, [pc, #148]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003700:	2200      	movs	r2, #0
 8003702:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003704:	4b23      	ldr	r3, [pc, #140]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003706:	2201      	movs	r2, #1
 8003708:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800370a:	4b22      	ldr	r3, [pc, #136]	@ (8003794 <MX_ADC1_Init+0xe8>)
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003712:	4b20      	ldr	r3, [pc, #128]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003714:	2200      	movs	r2, #0
 8003716:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003718:	4b1e      	ldr	r3, [pc, #120]	@ (8003794 <MX_ADC1_Init+0xe8>)
 800371a:	2200      	movs	r2, #0
 800371c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800371e:	4b1d      	ldr	r3, [pc, #116]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003726:	4b1b      	ldr	r3, [pc, #108]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003728:	2200      	movs	r2, #0
 800372a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800372c:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <MX_ADC1_Init+0xe8>)
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003734:	4817      	ldr	r0, [pc, #92]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003736:	f001 f9f5 	bl	8004b24 <HAL_ADC_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003740:	f000 fc82 	bl	8004048 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003744:	2300      	movs	r3, #0
 8003746:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003748:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800374c:	4619      	mov	r1, r3
 800374e:	4811      	ldr	r0, [pc, #68]	@ (8003794 <MX_ADC1_Init+0xe8>)
 8003750:	f002 f80a 	bl	8005768 <HAL_ADCEx_MultiModeConfigChannel>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800375a:	f000 fc75 	bl	8004048 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <MX_ADC1_Init+0xec>)
 8003760:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003762:	2306      	movs	r3, #6
 8003764:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800376a:	237f      	movs	r3, #127	@ 0x7f
 800376c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800376e:	2304      	movs	r3, #4
 8003770:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003772:	2300      	movs	r3, #0
 8003774:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	4619      	mov	r1, r3
 800377a:	4806      	ldr	r0, [pc, #24]	@ (8003794 <MX_ADC1_Init+0xe8>)
 800377c:	f001 fb8e 	bl	8004e9c <HAL_ADC_ConfigChannel>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003786:	f000 fc5f 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800378a:	bf00      	nop
 800378c:	3730      	adds	r7, #48	@ 0x30
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	200003a0 	.word	0x200003a0
 8003798:	19200040 	.word	0x19200040

0800379c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b08c      	sub	sp, #48	@ 0x30
 80037a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80037a2:	f107 030c 	add.w	r3, r7, #12
 80037a6:	2224      	movs	r2, #36	@ 0x24
 80037a8:	2100      	movs	r1, #0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f007 ff94 	bl	800b6d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b0:	463b      	mov	r3, r7
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	605a      	str	r2, [r3, #4]
 80037b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037ba:	4b21      	ldr	r3, [pc, #132]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80037c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80037ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037d8:	2200      	movs	r2, #0
 80037da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037dc:	4b18      	ldr	r3, [pc, #96]	@ (8003840 <MX_TIM2_Init+0xa4>)
 80037de:	2200      	movs	r2, #0
 80037e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80037e2:	2303      	movs	r3, #3
 80037e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80037e6:	2300      	movs	r3, #0
 80037e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80037ea:	2301      	movs	r3, #1
 80037ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 80037f2:	2303      	movs	r3, #3
 80037f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80037f6:	2300      	movs	r3, #0
 80037f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037fa:	2301      	movs	r3, #1
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037fe:	2300      	movs	r3, #0
 8003800:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 8003802:	2303      	movs	r3, #3
 8003804:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003806:	f107 030c 	add.w	r3, r7, #12
 800380a:	4619      	mov	r1, r3
 800380c:	480c      	ldr	r0, [pc, #48]	@ (8003840 <MX_TIM2_Init+0xa4>)
 800380e:	f004 fb0b 	bl	8007e28 <HAL_TIM_Encoder_Init>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003818:	f000 fc16 	bl	8004048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800381c:	2300      	movs	r3, #0
 800381e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003820:	2300      	movs	r3, #0
 8003822:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003824:	463b      	mov	r3, r7
 8003826:	4619      	mov	r1, r3
 8003828:	4805      	ldr	r0, [pc, #20]	@ (8003840 <MX_TIM2_Init+0xa4>)
 800382a:	f005 feb3 	bl	8009594 <HAL_TIMEx_MasterConfigSynchronization>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003834:	f000 fc08 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003838:	bf00      	nop
 800383a:	3730      	adds	r7, #48	@ 0x30
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	2000040c 	.word	0x2000040c

08003844 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08e      	sub	sp, #56	@ 0x38
 8003848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800384a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	605a      	str	r2, [r3, #4]
 8003854:	609a      	str	r2, [r3, #8]
 8003856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003858:	f107 031c 	add.w	r3, r7, #28
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003864:	463b      	mov	r3, r7
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	605a      	str	r2, [r3, #4]
 800386c:	609a      	str	r2, [r3, #8]
 800386e:	60da      	str	r2, [r3, #12]
 8003870:	611a      	str	r2, [r3, #16]
 8003872:	615a      	str	r2, [r3, #20]
 8003874:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003876:	4b32      	ldr	r3, [pc, #200]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003878:	4a32      	ldr	r2, [pc, #200]	@ (8003944 <MX_TIM3_Init+0x100>)
 800387a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 800387c:	4b30      	ldr	r3, [pc, #192]	@ (8003940 <MX_TIM3_Init+0xfc>)
 800387e:	2201      	movs	r2, #1
 8003880:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003882:	4b2f      	ldr	r3, [pc, #188]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003884:	2200      	movs	r2, #0
 8003886:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42499;
 8003888:	4b2d      	ldr	r3, [pc, #180]	@ (8003940 <MX_TIM3_Init+0xfc>)
 800388a:	f24a 6203 	movw	r2, #42499	@ 0xa603
 800388e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003890:	4b2b      	ldr	r3, [pc, #172]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003892:	2200      	movs	r2, #0
 8003894:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003896:	4b2a      	ldr	r3, [pc, #168]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003898:	2200      	movs	r2, #0
 800389a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800389c:	4828      	ldr	r0, [pc, #160]	@ (8003940 <MX_TIM3_Init+0xfc>)
 800389e:	f003 feb3 	bl	8007608 <HAL_TIM_Base_Init>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80038a8:	f000 fbce 	bl	8004048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80038b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038b6:	4619      	mov	r1, r3
 80038b8:	4821      	ldr	r0, [pc, #132]	@ (8003940 <MX_TIM3_Init+0xfc>)
 80038ba:	f004 fe85 	bl	80085c8 <HAL_TIM_ConfigClockSource>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80038c4:	f000 fbc0 	bl	8004048 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80038c8:	481d      	ldr	r0, [pc, #116]	@ (8003940 <MX_TIM3_Init+0xfc>)
 80038ca:	f003 ffe9 	bl	80078a0 <HAL_TIM_PWM_Init>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80038d4:	f000 fbb8 	bl	8004048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038e0:	f107 031c 	add.w	r3, r7, #28
 80038e4:	4619      	mov	r1, r3
 80038e6:	4816      	ldr	r0, [pc, #88]	@ (8003940 <MX_TIM3_Init+0xfc>)
 80038e8:	f005 fe54 	bl	8009594 <HAL_TIMEx_MasterConfigSynchronization>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80038f2:	f000 fba9 	bl	8004048 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038f6:	2360      	movs	r3, #96	@ 0x60
 80038f8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80038fa:	2300      	movs	r3, #0
 80038fc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003902:	2300      	movs	r3, #0
 8003904:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003906:	463b      	mov	r3, r7
 8003908:	2200      	movs	r2, #0
 800390a:	4619      	mov	r1, r3
 800390c:	480c      	ldr	r0, [pc, #48]	@ (8003940 <MX_TIM3_Init+0xfc>)
 800390e:	f004 fd47 	bl	80083a0 <HAL_TIM_PWM_ConfigChannel>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003918:	f000 fb96 	bl	8004048 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800391c:	463b      	mov	r3, r7
 800391e:	2204      	movs	r2, #4
 8003920:	4619      	mov	r1, r3
 8003922:	4807      	ldr	r0, [pc, #28]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003924:	f004 fd3c 	bl	80083a0 <HAL_TIM_PWM_ConfigChannel>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800392e:	f000 fb8b 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003932:	4803      	ldr	r0, [pc, #12]	@ (8003940 <MX_TIM3_Init+0xfc>)
 8003934:	f000 fccc 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 8003938:	bf00      	nop
 800393a:	3738      	adds	r7, #56	@ 0x38
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	200004d8 	.word	0x200004d8
 8003944:	40000400 	.word	0x40000400

08003948 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800394e:	f107 0310 	add.w	r3, r7, #16
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	605a      	str	r2, [r3, #4]
 8003958:	609a      	str	r2, [r3, #8]
 800395a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800395c:	1d3b      	adds	r3, r7, #4
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	605a      	str	r2, [r3, #4]
 8003964:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003966:	4b1d      	ldr	r3, [pc, #116]	@ (80039dc <MX_TIM4_Init+0x94>)
 8003968:	4a1d      	ldr	r2, [pc, #116]	@ (80039e0 <MX_TIM4_Init+0x98>)
 800396a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 800396c:	4b1b      	ldr	r3, [pc, #108]	@ (80039dc <MX_TIM4_Init+0x94>)
 800396e:	22a9      	movs	r2, #169	@ 0xa9
 8003970:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003972:	4b1a      	ldr	r3, [pc, #104]	@ (80039dc <MX_TIM4_Init+0x94>)
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50;
 8003978:	4b18      	ldr	r3, [pc, #96]	@ (80039dc <MX_TIM4_Init+0x94>)
 800397a:	2232      	movs	r2, #50	@ 0x32
 800397c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800397e:	4b17      	ldr	r3, [pc, #92]	@ (80039dc <MX_TIM4_Init+0x94>)
 8003980:	2200      	movs	r2, #0
 8003982:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003984:	4b15      	ldr	r3, [pc, #84]	@ (80039dc <MX_TIM4_Init+0x94>)
 8003986:	2200      	movs	r2, #0
 8003988:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800398a:	4814      	ldr	r0, [pc, #80]	@ (80039dc <MX_TIM4_Init+0x94>)
 800398c:	f003 fe3c 	bl	8007608 <HAL_TIM_Base_Init>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003996:	f000 fb57 	bl	8004048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800399a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800399e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80039a0:	f107 0310 	add.w	r3, r7, #16
 80039a4:	4619      	mov	r1, r3
 80039a6:	480d      	ldr	r0, [pc, #52]	@ (80039dc <MX_TIM4_Init+0x94>)
 80039a8:	f004 fe0e 	bl	80085c8 <HAL_TIM_ConfigClockSource>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80039b2:	f000 fb49 	bl	8004048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039b6:	2300      	movs	r3, #0
 80039b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039be:	1d3b      	adds	r3, r7, #4
 80039c0:	4619      	mov	r1, r3
 80039c2:	4806      	ldr	r0, [pc, #24]	@ (80039dc <MX_TIM4_Init+0x94>)
 80039c4:	f005 fde6 	bl	8009594 <HAL_TIMEx_MasterConfigSynchronization>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80039ce:	f000 fb3b 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80039d2:	bf00      	nop
 80039d4:	3720      	adds	r7, #32
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	200005a4 	.word	0x200005a4
 80039e0:	40000800 	.word	0x40000800

080039e4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ea:	f107 0310 	add.w	r3, r7, #16
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039f8:	1d3b      	adds	r3, r7, #4
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a02:	4b1d      	ldr	r3, [pc, #116]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a04:	4a1d      	ldr	r2, [pc, #116]	@ (8003a7c <MX_TIM5_Init+0x98>)
 8003a06:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8003a08:	4b1b      	ldr	r3, [pc, #108]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a0a:	22a9      	movs	r2, #169	@ 0xa9
 8003a0c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003a14:	4b18      	ldr	r3, [pc, #96]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a16:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1c:	4b16      	ldr	r3, [pc, #88]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a22:	4b15      	ldr	r3, [pc, #84]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003a28:	4813      	ldr	r0, [pc, #76]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a2a:	f003 fded 	bl	8007608 <HAL_TIM_Base_Init>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003a34:	f000 fb08 	bl	8004048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003a3e:	f107 0310 	add.w	r3, r7, #16
 8003a42:	4619      	mov	r1, r3
 8003a44:	480c      	ldr	r0, [pc, #48]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a46:	f004 fdbf 	bl	80085c8 <HAL_TIM_ConfigClockSource>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003a50:	f000 fafa 	bl	8004048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a54:	2300      	movs	r3, #0
 8003a56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a5c:	1d3b      	adds	r3, r7, #4
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4805      	ldr	r0, [pc, #20]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a62:	f005 fd97 	bl	8009594 <HAL_TIMEx_MasterConfigSynchronization>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003a6c:	f000 faec 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003a70:	bf00      	nop
 8003a72:	3720      	adds	r7, #32
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	20000670 	.word	0x20000670
 8003a7c:	40000c00 	.word	0x40000c00

08003a80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a86:	1d3b      	adds	r3, r7, #4
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003a90:	4b14      	ldr	r3, [pc, #80]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003a92:	4a15      	ldr	r2, [pc, #84]	@ (8003ae8 <MX_TIM6_Init+0x68>)
 8003a94:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003a96:	4b13      	ldr	r3, [pc, #76]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a9c:	4b11      	ldr	r3, [pc, #68]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003aa2:	4b10      	ldr	r3, [pc, #64]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003aa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003aa8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ab0:	480c      	ldr	r0, [pc, #48]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003ab2:	f003 fda9 	bl	8007608 <HAL_TIM_Base_Init>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003abc:	f000 fac4 	bl	8004048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003ac8:	1d3b      	adds	r3, r7, #4
 8003aca:	4619      	mov	r1, r3
 8003acc:	4805      	ldr	r0, [pc, #20]	@ (8003ae4 <MX_TIM6_Init+0x64>)
 8003ace:	f005 fd61 	bl	8009594 <HAL_TIMEx_MasterConfigSynchronization>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003ad8:	f000 fab6 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	2000073c 	.word	0x2000073c
 8003ae8:	40001000 	.word	0x40001000

08003aec <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003af0:	4b14      	ldr	r3, [pc, #80]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003af2:	4a15      	ldr	r2, [pc, #84]	@ (8003b48 <MX_TIM16_Init+0x5c>)
 8003af4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8003af6:	4b13      	ldr	r3, [pc, #76]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003af8:	22a9      	movs	r2, #169	@ 0xa9
 8003afa:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003afc:	4b11      	ldr	r3, [pc, #68]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8003b02:	4b10      	ldr	r3, [pc, #64]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b04:	f240 4279 	movw	r2, #1145	@ 0x479
 8003b08:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003b10:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b16:	4b0b      	ldr	r3, [pc, #44]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003b1c:	4809      	ldr	r0, [pc, #36]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b1e:	f003 fd73 	bl	8007608 <HAL_TIM_Base_Init>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003b28:	f000 fa8e 	bl	8004048 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8003b2c:	2108      	movs	r1, #8
 8003b2e:	4805      	ldr	r0, [pc, #20]	@ (8003b44 <MX_TIM16_Init+0x58>)
 8003b30:	f004 f884 	bl	8007c3c <HAL_TIM_OnePulse_Init>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8003b3a:	f000 fa85 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003b3e:	bf00      	nop
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	20000808 	.word	0x20000808
 8003b48:	40014400 	.word	0x40014400

08003b4c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003b50:	4b23      	ldr	r3, [pc, #140]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b52:	4a24      	ldr	r2, [pc, #144]	@ (8003be4 <MX_UART4_Init+0x98>)
 8003b54:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8003b56:	4b22      	ldr	r3, [pc, #136]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003b5c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003b5e:	4b20      	ldr	r3, [pc, #128]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003b64:	4b1e      	ldr	r3, [pc, #120]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003b70:	4b1b      	ldr	r3, [pc, #108]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b72:	220c      	movs	r2, #12
 8003b74:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b76:	4b1a      	ldr	r3, [pc, #104]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b7c:	4b18      	ldr	r3, [pc, #96]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8003b82:	4b17      	ldr	r3, [pc, #92]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b88:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b90:	4b13      	ldr	r3, [pc, #76]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003b96:	4812      	ldr	r0, [pc, #72]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003b98:	f005 fde2 	bl	8009760 <HAL_UART_Init>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 8003ba2:	f000 fa51 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	480d      	ldr	r0, [pc, #52]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003baa:	f007 fcca 	bl	800b542 <HAL_UARTEx_SetTxFifoThreshold>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_UART4_Init+0x6c>
  {
    Error_Handler();
 8003bb4:	f000 fa48 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8003bb8:	f04f 6120 	mov.w	r1, #167772160	@ 0xa000000
 8003bbc:	4808      	ldr	r0, [pc, #32]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003bbe:	f007 fcfe 	bl	800b5be <HAL_UARTEx_SetRxFifoThreshold>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <MX_UART4_Init+0x80>
  {
    Error_Handler();
 8003bc8:	f000 fa3e 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8003bcc:	4804      	ldr	r0, [pc, #16]	@ (8003be0 <MX_UART4_Init+0x94>)
 8003bce:	f007 fc7f 	bl	800b4d0 <HAL_UARTEx_DisableFifoMode>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <MX_UART4_Init+0x90>
  {
    Error_Handler();
 8003bd8:	f000 fa36 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003bdc:	bf00      	nop
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	200008d4 	.word	0x200008d4
 8003be4:	40004c00 	.word	0x40004c00

08003be8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003bec:	4b23      	ldr	r3, [pc, #140]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003bee:	4a24      	ldr	r2, [pc, #144]	@ (8003c80 <MX_USART2_UART_Init+0x98>)
 8003bf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8003bf2:	4b22      	ldr	r3, [pc, #136]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003bf4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8003bf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003bfa:	4b20      	ldr	r3, [pc, #128]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003bfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c00:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c02:	4b1e      	ldr	r3, [pc, #120]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003c08:	4b1c      	ldr	r3, [pc, #112]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c10:	4b1a      	ldr	r3, [pc, #104]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c12:	220c      	movs	r2, #12
 8003c14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c16:	4b19      	ldr	r3, [pc, #100]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c1c:	4b17      	ldr	r3, [pc, #92]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c22:	4b16      	ldr	r3, [pc, #88]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c28:	4b14      	ldr	r3, [pc, #80]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c2e:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c34:	4811      	ldr	r0, [pc, #68]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c36:	f005 fd93 	bl	8009760 <HAL_UART_Init>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8003c40:	f000 fa02 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c44:	2100      	movs	r1, #0
 8003c46:	480d      	ldr	r0, [pc, #52]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c48:	f007 fc7b 	bl	800b542 <HAL_UARTEx_SetTxFifoThreshold>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8003c52:	f000 f9f9 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c56:	2100      	movs	r1, #0
 8003c58:	4808      	ldr	r0, [pc, #32]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c5a:	f007 fcb0 	bl	800b5be <HAL_UARTEx_SetRxFifoThreshold>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8003c64:	f000 f9f0 	bl	8004048 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003c68:	4804      	ldr	r0, [pc, #16]	@ (8003c7c <MX_USART2_UART_Init+0x94>)
 8003c6a:	f007 fc31 	bl	800b4d0 <HAL_UARTEx_DisableFifoMode>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8003c74:	f000 f9e8 	bl	8004048 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c78:	bf00      	nop
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	200009a0 	.word	0x200009a0
 8003c80:	40004400 	.word	0x40004400

08003c84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003c8a:	4b16      	ldr	r3, [pc, #88]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c8e:	4a15      	ldr	r2, [pc, #84]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	6493      	str	r3, [r2, #72]	@ 0x48
 8003c96:	4b13      	ldr	r3, [pc, #76]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	607b      	str	r3, [r7, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ca2:	4b10      	ldr	r3, [pc, #64]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca6:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	6493      	str	r3, [r2, #72]	@ 0x48
 8003cae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce4 <MX_DMA_Init+0x60>)
 8003cb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	200b      	movs	r0, #11
 8003cc0:	f001 ff35 	bl	8005b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003cc4:	200b      	movs	r0, #11
 8003cc6:	f001 ff4c 	bl	8005b62 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2100      	movs	r1, #0
 8003cce:	200c      	movs	r0, #12
 8003cd0:	f001 ff2d 	bl	8005b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003cd4:	200c      	movs	r0, #12
 8003cd6:	f001 ff44 	bl	8005b62 <HAL_NVIC_EnableIRQ>

}
 8003cda:	bf00      	nop
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	40021000 	.word	0x40021000

08003ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08a      	sub	sp, #40	@ 0x28
 8003cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cee:	f107 0314 	add.w	r3, r7, #20
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	605a      	str	r2, [r3, #4]
 8003cf8:	609a      	str	r2, [r3, #8]
 8003cfa:	60da      	str	r2, [r3, #12]
 8003cfc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d02:	4a4b      	ldr	r2, [pc, #300]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d04:	f043 0304 	orr.w	r3, r3, #4
 8003d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d0a:	4b49      	ldr	r3, [pc, #292]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	613b      	str	r3, [r7, #16]
 8003d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d16:	4b46      	ldr	r3, [pc, #280]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1a:	4a45      	ldr	r2, [pc, #276]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d1c:	f043 0320 	orr.w	r3, r3, #32
 8003d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d22:	4b43      	ldr	r3, [pc, #268]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d26:	f003 0320 	and.w	r3, r3, #32
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d2e:	4b40      	ldr	r3, [pc, #256]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d32:	4a3f      	ldr	r2, [pc, #252]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d46:	4b3a      	ldr	r3, [pc, #232]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d4a:	4a39      	ldr	r2, [pc, #228]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d4c:	f043 0302 	orr.w	r3, r3, #2
 8003d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d52:	4b37      	ldr	r3, [pc, #220]	@ (8003e30 <MX_GPIO_Init+0x148>)
 8003d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	607b      	str	r3, [r7, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Push_solenoid_Pin, GPIO_PIN_RESET);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d68:	f002 fbe2 	bl	8006530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Pull_solenoid_Pin|Suck_solenoid_Pin, GPIO_PIN_RESET);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2130      	movs	r1, #48	@ 0x30
 8003d70:	4830      	ldr	r0, [pc, #192]	@ (8003e34 <MX_GPIO_Init+0x14c>)
 8003d72:	f002 fbdd 	bl	8006530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003d76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003d86:	f107 0314 	add.w	r3, r7, #20
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4829      	ldr	r0, [pc, #164]	@ (8003e34 <MX_GPIO_Init+0x14c>)
 8003d8e:	f002 fa35 	bl	80061fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Base_Pin Limit_Top_Pin Reed_pull_Pin */
  GPIO_InitStruct.Pin = Limit_Base_Pin|Limit_Top_Pin|Reed_pull_Pin;
 8003d92:	23d0      	movs	r3, #208	@ 0xd0
 8003d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9e:	f107 0314 	add.w	r3, r7, #20
 8003da2:	4619      	mov	r1, r3
 8003da4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003da8:	f002 fa28 	bl	80061fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Push_solenoid_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Push_solenoid_Pin;
 8003dac:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8003db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003db2:	2301      	movs	r3, #1
 8003db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dbe:	f107 0314 	add.w	r3, r7, #20
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dc8:	f002 fa18 	bl	80061fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Pull_solenoid_Pin Suck_solenoid_Pin */
  GPIO_InitStruct.Pin = Pull_solenoid_Pin|Suck_solenoid_Pin;
 8003dcc:	2330      	movs	r3, #48	@ 0x30
 8003dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4619      	mov	r1, r3
 8003de2:	4814      	ldr	r0, [pc, #80]	@ (8003e34 <MX_GPIO_Init+0x14c>)
 8003de4:	f002 fa0a 	bl	80061fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Signal_Pin */
  GPIO_InitStruct.Pin = Emergency_Signal_Pin;
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003dec:	2300      	movs	r3, #0
 8003dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003df0:	2302      	movs	r3, #2
 8003df2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_Signal_GPIO_Port, &GPIO_InitStruct);
 8003df4:	f107 0314 	add.w	r3, r7, #20
 8003df8:	4619      	mov	r1, r3
 8003dfa:	480e      	ldr	r0, [pc, #56]	@ (8003e34 <MX_GPIO_Init+0x14c>)
 8003dfc:	f002 f9fe 	bl	80061fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Reed_push_Pin */
  GPIO_InitStruct.Pin = Reed_push_Pin;
 8003e00:	2340      	movs	r3, #64	@ 0x40
 8003e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e04:	2300      	movs	r3, #0
 8003e06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003e08:	2302      	movs	r3, #2
 8003e0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reed_push_GPIO_Port, &GPIO_InitStruct);
 8003e0c:	f107 0314 	add.w	r3, r7, #20
 8003e10:	4619      	mov	r1, r3
 8003e12:	4809      	ldr	r0, [pc, #36]	@ (8003e38 <MX_GPIO_Init+0x150>)
 8003e14:	f002 f9f2 	bl	80061fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003e18:	2200      	movs	r2, #0
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	2028      	movs	r0, #40	@ 0x28
 8003e1e:	f001 fe86 	bl	8005b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003e22:	2028      	movs	r0, #40	@ 0x28
 8003e24:	f001 fe9d 	bl	8005b62 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003e28:	bf00      	nop
 8003e2a:	3728      	adds	r7, #40	@ 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000
 8003e34:	48000800 	.word	0x48000800
 8003e38:	48000400 	.word	0x48000400

08003e3c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

volatile uint32_t interrupt_counter = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8003e3c:	b5b0      	push	{r4, r5, r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
		if(htim == &htim5)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a66      	ldr	r2, [pc, #408]	@ (8003fe0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d108      	bne.n	8003e5e <HAL_TIM_PeriodElapsedCallback+0x22>
			{
			_micros += UINT32_MAX;
 8003e4c:	4b65      	ldr	r3, [pc, #404]	@ (8003fe4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e52:	1e54      	subs	r4, r2, #1
 8003e54:	f143 0500 	adc.w	r5, r3, #0
 8003e58:	4b62      	ldr	r3, [pc, #392]	@ (8003fe4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003e5a:	e9c3 4500 	strd	r4, r5, [r3]
			}
		if(htim == &htim4)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a61      	ldr	r2, [pc, #388]	@ (8003fe8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	f040 80b7 	bne.w	8003fd6 <HAL_TIM_PeriodElapsedCallback+0x19a>
		{
			interrupt_counter++;
 8003e68:	4b60      	ldr	r3, [pc, #384]	@ (8003fec <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	4a5f      	ldr	r2, [pc, #380]	@ (8003fec <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003e70:	6013      	str	r3, [r2, #0]



			// For 10 kHz
			//-------For AMT Encoder & Base Status check----------//
			if(interrupt_counter % 2 == 0)
 8003e72:	4b5e      	ldr	r3, [pc, #376]	@ (8003fec <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d107      	bne.n	8003e8e <HAL_TIM_PeriodElapsedCallback+0x52>
			{

			    AMT_encoder_update(&AMT, &htim2, micros());
 8003e7e:	f000 f8c9 	bl	8004014 <micros>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	495a      	ldr	r1, [pc, #360]	@ (8003ff0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003e88:	485a      	ldr	r0, [pc, #360]	@ (8003ff4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003e8a:	f7fd fe4d 	bl	8001b28 <AMT_encoder_update>



			// For 5 KHz
			//----------------For PID & Traj Condition----------------//
			if(interrupt_counter % 4 == 0)
 8003e8e:	4b57      	ldr	r3, [pc, #348]	@ (8003fec <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f040 8084 	bne.w	8003fa4 <HAL_TIM_PeriodElapsedCallback+0x168>
			{
				//Modbus
				easyCase();
 8003e9c:	f7fd f91e 	bl	80010dc <easyCase>
				switch(base.Base_case){
 8003ea0:	4b55      	ldr	r3, [pc, #340]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003ea2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	2b07      	cmp	r3, #7
 8003eaa:	d829      	bhi.n	8003f00 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8003eac:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	08003ed5 	.word	0x08003ed5
 8003eb8:	08003edd 	.word	0x08003edd
 8003ebc:	08003f01 	.word	0x08003f01
 8003ec0:	08003ee9 	.word	0x08003ee9
 8003ec4:	08003f01 	.word	0x08003f01
 8003ec8:	08003f01 	.word	0x08003f01
 8003ecc:	08003f01 	.word	0x08003f01
 8003ed0:	08003ef5 	.word	0x08003ef5
					case 1:
						base.BaseStatus = 1;
 8003ed4:	4b48      	ldr	r3, [pc, #288]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	801a      	strh	r2, [r3, #0]
						break;
 8003eda:	e016      	b.n	8003f0a <HAL_TIM_PeriodElapsedCallback+0xce>
					case 2:
						base.BaseStatus = 2;
 8003edc:	4b46      	ldr	r3, [pc, #280]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003ede:	2202      	movs	r2, #2
 8003ee0:	801a      	strh	r2, [r3, #0]
						SetHome();
 8003ee2:	f7fd faf3 	bl	80014cc <SetHome>
						break;
 8003ee6:	e010      	b.n	8003f0a <HAL_TIM_PeriodElapsedCallback+0xce>
					case 4:
						base.BaseStatus = 4;
 8003ee8:	4b43      	ldr	r3, [pc, #268]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003eea:	2204      	movs	r2, #4
 8003eec:	801a      	strh	r2, [r3, #0]
						RunJog();
 8003eee:	f7fd fb1f 	bl	8001530 <RunJog>
						break;
 8003ef2:	e00a      	b.n	8003f0a <HAL_TIM_PeriodElapsedCallback+0xce>
					case 8:
						base.BaseStatus = 16;
 8003ef4:	4b40      	ldr	r3, [pc, #256]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003ef6:	2210      	movs	r2, #16
 8003ef8:	801a      	strh	r2, [r3, #0]
						RunPoint();
 8003efa:	f7fd fa55 	bl	80013a8 <RunPoint>
						break;
 8003efe:	e004      	b.n	8003f0a <HAL_TIM_PeriodElapsedCallback+0xce>
					default :
						base.BaseStatus = 0;
 8003f00:	4b3d      	ldr	r3, [pc, #244]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	801a      	strh	r2, [r3, #0]
						Holding_position();
 8003f06:	f7fd fd57 	bl	80019b8 <Holding_position>

				}

				// Reed Switch Status
				int pinCombination = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) | HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8003f0a:	2140      	movs	r1, #64	@ 0x40
 8003f0c:	483b      	ldr	r0, [pc, #236]	@ (8003ffc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003f0e:	f002 faf7 	bl	8006500 <HAL_GPIO_ReadPin>
 8003f12:	4603      	mov	r3, r0
 8003f14:	005c      	lsls	r4, r3, #1
 8003f16:	2180      	movs	r1, #128	@ 0x80
 8003f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f1c:	f002 faf0 	bl	8006500 <HAL_GPIO_ReadPin>
 8003f20:	4603      	mov	r3, r0
 8003f22:	4323      	orrs	r3, r4
 8003f24:	60fb      	str	r3, [r7, #12]
				switch(pinCombination) {
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d007      	beq.n	8003f3c <HAL_TIM_PeriodElapsedCallback+0x100>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d109      	bne.n	8003f46 <HAL_TIM_PeriodElapsedCallback+0x10a>
					case 2: // Binary 10: B is SET, A is RESET
						base.ReedStatus = 0b0001;
 8003f32:	4b31      	ldr	r3, [pc, #196]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
						break;
 8003f3a:	e008      	b.n	8003f4e <HAL_TIM_PeriodElapsedCallback+0x112>
					case 1: // Binary 01: B is RESET, A is SET
						base.ReedStatus = 0b0010;
 8003f3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f3e:	2202      	movs	r2, #2
 8003f40:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
						break;
 8003f44:	e003      	b.n	8003f4e <HAL_TIM_PeriodElapsedCallback+0x112>
					default:
						base.ReedStatus = 0b0000;
 8003f46:	4b2c      	ldr	r3, [pc, #176]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
				}

				// Coarse Step Joy
				if (ps2.mode == 1){
 8003f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8004000 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d10d      	bne.n	8003f72 <HAL_TIM_PeriodElapsedCallback+0x136>
					base.MotorHome = ps2.pwmOut;
 8003f56:	4b2a      	ldr	r3, [pc, #168]	@ (8004000 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f5a:	b21a      	sxth	r2, r3
 8003f5c:	4b26      	ldr	r3, [pc, #152]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f5e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
					if (ps2.pwmOut < 0)
 8003f62:	4b27      	ldr	r3, [pc, #156]	@ (8004000 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	da03      	bge.n	8003f72 <HAL_TIM_PeriodElapsedCallback+0x136>
					{
						base.MotorHome = 0;
 8003f6a:	4b23      	ldr	r3, [pc, #140]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
					}
				}

				// Fine Step Joy
				if (ps2.mode == 2){
 8003f72:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d114      	bne.n	8003fa4 <HAL_TIM_PeriodElapsedCallback+0x168>
					PID_controller_cascade(&PID_pos, &PID_velo, &AMT, ps2.PIDPos);
 8003f7a:	4b21      	ldr	r3, [pc, #132]	@ (8004000 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f7c:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8003f80:	eeb0 0a67 	vmov.f32	s0, s15
 8003f84:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003f86:	491f      	ldr	r1, [pc, #124]	@ (8004004 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003f88:	481f      	ldr	r0, [pc, #124]	@ (8004008 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8003f8a:	f7fe fe07 	bl	8002b9c <PID_controller_cascade>
					base.MotorHome = PID_velo.out;
 8003f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004004 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003f90:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f98:	ee17 3a90 	vmov	r3, s15
 8003f9c:	b21a      	sxth	r2, r3
 8003f9e:	4b16      	ldr	r3, [pc, #88]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003fa0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58



			// For 2 kHz
			//------------------For control PWM-------------------//
			if(interrupt_counter % 10 == 0)
 8003fa4:	4b11      	ldr	r3, [pc, #68]	@ (8003fec <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003fa6:	6819      	ldr	r1, [r3, #0]
 8003fa8:	4b18      	ldr	r3, [pc, #96]	@ (800400c <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8003faa:	fba3 2301 	umull	r2, r3, r3, r1
 8003fae:	08da      	lsrs	r2, r3, #3
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	1aca      	subs	r2, r1, r3
 8003fba:	2a00      	cmp	r2, #0
 8003fbc:	d10b      	bne.n	8003fd6 <HAL_TIM_PeriodElapsedCallback+0x19a>
			{

//				elapsedTime += 0.0005;					//Calibrated Time

				MOTOR_set_duty(&MT, base.MotorHome);
 8003fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003fc0:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8003fc4:	ee07 3a90 	vmov	s15, r3
 8003fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8003fd0:	480f      	ldr	r0, [pc, #60]	@ (8004010 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8003fd2:	f7fe f9c5 	bl	8002360 <MOTOR_set_duty>
			}
		}
	}
 8003fd6:	bf00      	nop
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	20000670 	.word	0x20000670
 8003fe4:	20001100 	.word	0x20001100
 8003fe8:	200005a4 	.word	0x200005a4
 8003fec:	2000129c 	.word	0x2000129c
 8003ff0:	2000040c 	.word	0x2000040c
 8003ff4:	20000b48 	.word	0x20000b48
 8003ff8:	20000304 	.word	0x20000304
 8003ffc:	48000400 	.word	0x48000400
 8004000:	20000b88 	.word	0x20000b88
 8004004:	20000c08 	.word	0x20000c08
 8004008:	200002e8 	.word	0x200002e8
 800400c:	cccccccd 	.word	0xcccccccd
 8004010:	20000b2c 	.word	0x20000b2c

08004014 <micros>:

uint64_t micros()
	{
 8004014:	b4b0      	push	{r4, r5, r7}
 8004016:	af00      	add	r7, sp, #0
		return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 8004018:	4b09      	ldr	r3, [pc, #36]	@ (8004040 <micros+0x2c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	2200      	movs	r2, #0
 8004020:	4618      	mov	r0, r3
 8004022:	4611      	mov	r1, r2
 8004024:	4b07      	ldr	r3, [pc, #28]	@ (8004044 <micros+0x30>)
 8004026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402a:	1884      	adds	r4, r0, r2
 800402c:	eb41 0503 	adc.w	r5, r1, r3
 8004030:	4622      	mov	r2, r4
 8004032:	462b      	mov	r3, r5
	}
 8004034:	4610      	mov	r0, r2
 8004036:	4619      	mov	r1, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	bcb0      	pop	{r4, r5, r7}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000670 	.word	0x20000670
 8004044:	20001100 	.word	0x20001100

08004048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800404c:	b672      	cpsid	i
}
 800404e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004050:	bf00      	nop
 8004052:	e7fd      	b.n	8004050 <Error_Handler+0x8>

08004054 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800405a:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <HAL_MspInit+0x44>)
 800405c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405e:	4a0e      	ldr	r2, [pc, #56]	@ (8004098 <HAL_MspInit+0x44>)
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	6613      	str	r3, [r2, #96]	@ 0x60
 8004066:	4b0c      	ldr	r3, [pc, #48]	@ (8004098 <HAL_MspInit+0x44>)
 8004068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	607b      	str	r3, [r7, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004072:	4b09      	ldr	r3, [pc, #36]	@ (8004098 <HAL_MspInit+0x44>)
 8004074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004076:	4a08      	ldr	r2, [pc, #32]	@ (8004098 <HAL_MspInit+0x44>)
 8004078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800407c:	6593      	str	r3, [r2, #88]	@ 0x58
 800407e:	4b06      	ldr	r3, [pc, #24]	@ (8004098 <HAL_MspInit+0x44>)
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800408a:	f002 fb31 	bl	80066f0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800408e:	bf00      	nop
 8004090:	3708      	adds	r7, #8
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40021000 	.word	0x40021000

0800409c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b09e      	sub	sp, #120	@ 0x78
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	605a      	str	r2, [r3, #4]
 80040ae:	609a      	str	r2, [r3, #8]
 80040b0:	60da      	str	r2, [r3, #12]
 80040b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040b4:	f107 0310 	add.w	r3, r7, #16
 80040b8:	2254      	movs	r2, #84	@ 0x54
 80040ba:	2100      	movs	r1, #0
 80040bc:	4618      	mov	r0, r3
 80040be:	f007 fb0b 	bl	800b6d8 <memset>
  if(hadc->Instance==ADC1)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040ca:	d133      	bne.n	8004134 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80040cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040d0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80040d2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80040d6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040d8:	f107 0310 	add.w	r3, r7, #16
 80040dc:	4618      	mov	r0, r3
 80040de:	f003 f845 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80040e8:	f7ff ffae 	bl	8004048 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80040ec:	4b13      	ldr	r3, [pc, #76]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 80040ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f0:	4a12      	ldr	r2, [pc, #72]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 80040f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040f8:	4b10      	ldr	r3, [pc, #64]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 80040fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004104:	4b0d      	ldr	r3, [pc, #52]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 8004106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004108:	4a0c      	ldr	r2, [pc, #48]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004110:	4b0a      	ldr	r3, [pc, #40]	@ (800413c <HAL_ADC_MspInit+0xa0>)
 8004112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Current_sensor_Pin;
 800411c:	2301      	movs	r3, #1
 800411e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004120:	2303      	movs	r3, #3
 8004122:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004124:	2300      	movs	r3, #0
 8004126:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_sensor_GPIO_Port, &GPIO_InitStruct);
 8004128:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800412c:	4619      	mov	r1, r3
 800412e:	4804      	ldr	r0, [pc, #16]	@ (8004140 <HAL_ADC_MspInit+0xa4>)
 8004130:	f002 f864 	bl	80061fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004134:	bf00      	nop
 8004136:	3778      	adds	r7, #120	@ 0x78
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40021000 	.word	0x40021000
 8004140:	48000800 	.word	0x48000800

08004144 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08a      	sub	sp, #40	@ 0x28
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800414c:	f107 0314 	add.w	r3, r7, #20
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	605a      	str	r2, [r3, #4]
 8004156:	609a      	str	r2, [r3, #8]
 8004158:	60da      	str	r2, [r3, #12]
 800415a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004164:	d128      	bne.n	80041b8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004166:	4b16      	ldr	r3, [pc, #88]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8004168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416a:	4a15      	ldr	r2, [pc, #84]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 800416c:	f043 0301 	orr.w	r3, r3, #1
 8004170:	6593      	str	r3, [r2, #88]	@ 0x58
 8004172:	4b13      	ldr	r3, [pc, #76]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8004174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	613b      	str	r3, [r7, #16]
 800417c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800417e:	4b10      	ldr	r3, [pc, #64]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8004180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004182:	4a0f      	ldr	r2, [pc, #60]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800418a:	4b0d      	ldr	r3, [pc, #52]	@ (80041c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 800418c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004196:	2303      	movs	r3, #3
 8004198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419a:	2302      	movs	r3, #2
 800419c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419e:	2300      	movs	r3, #0
 80041a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a2:	2300      	movs	r3, #0
 80041a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80041a6:	2301      	movs	r3, #1
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041aa:	f107 0314 	add.w	r3, r7, #20
 80041ae:	4619      	mov	r1, r3
 80041b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041b4:	f002 f822 	bl	80061fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80041b8:	bf00      	nop
 80041ba:	3728      	adds	r7, #40	@ 0x28
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40021000 	.word	0x40021000

080041c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b088      	sub	sp, #32
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a39      	ldr	r2, [pc, #228]	@ (80042b8 <HAL_TIM_Base_MspInit+0xf4>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d10c      	bne.n	80041f0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041d6:	4b39      	ldr	r3, [pc, #228]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 80041d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041da:	4a38      	ldr	r2, [pc, #224]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 80041dc:	f043 0302 	orr.w	r3, r3, #2
 80041e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80041e2:	4b36      	ldr	r3, [pc, #216]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 80041e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	61fb      	str	r3, [r7, #28]
 80041ec:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80041ee:	e05e      	b.n	80042ae <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM4)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a32      	ldr	r2, [pc, #200]	@ (80042c0 <HAL_TIM_Base_MspInit+0xfc>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d114      	bne.n	8004224 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80041fa:	4b30      	ldr	r3, [pc, #192]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 80041fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fe:	4a2f      	ldr	r2, [pc, #188]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004200:	f043 0304 	orr.w	r3, r3, #4
 8004204:	6593      	str	r3, [r2, #88]	@ 0x58
 8004206:	4b2d      	ldr	r3, [pc, #180]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420a:	f003 0304 	and.w	r3, r3, #4
 800420e:	61bb      	str	r3, [r7, #24]
 8004210:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004212:	2200      	movs	r2, #0
 8004214:	2100      	movs	r1, #0
 8004216:	201e      	movs	r0, #30
 8004218:	f001 fc89 	bl	8005b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800421c:	201e      	movs	r0, #30
 800421e:	f001 fca0 	bl	8005b62 <HAL_NVIC_EnableIRQ>
}
 8004222:	e044      	b.n	80042ae <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM5)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a26      	ldr	r2, [pc, #152]	@ (80042c4 <HAL_TIM_Base_MspInit+0x100>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d114      	bne.n	8004258 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800422e:	4b23      	ldr	r3, [pc, #140]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004232:	4a22      	ldr	r2, [pc, #136]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004234:	f043 0308 	orr.w	r3, r3, #8
 8004238:	6593      	str	r3, [r2, #88]	@ 0x58
 800423a:	4b20      	ldr	r3, [pc, #128]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004246:	2200      	movs	r2, #0
 8004248:	2100      	movs	r1, #0
 800424a:	2032      	movs	r0, #50	@ 0x32
 800424c:	f001 fc6f 	bl	8005b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004250:	2032      	movs	r0, #50	@ 0x32
 8004252:	f001 fc86 	bl	8005b62 <HAL_NVIC_EnableIRQ>
}
 8004256:	e02a      	b.n	80042ae <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM6)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1a      	ldr	r2, [pc, #104]	@ (80042c8 <HAL_TIM_Base_MspInit+0x104>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d10c      	bne.n	800427c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004262:	4b16      	ldr	r3, [pc, #88]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004266:	4a15      	ldr	r2, [pc, #84]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004268:	f043 0310 	orr.w	r3, r3, #16
 800426c:	6593      	str	r3, [r2, #88]	@ 0x58
 800426e:	4b13      	ldr	r3, [pc, #76]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	693b      	ldr	r3, [r7, #16]
}
 800427a:	e018      	b.n	80042ae <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM16)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a12      	ldr	r2, [pc, #72]	@ (80042cc <HAL_TIM_Base_MspInit+0x108>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d113      	bne.n	80042ae <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004286:	4b0d      	ldr	r3, [pc, #52]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800428a:	4a0c      	ldr	r2, [pc, #48]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 800428c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004290:	6613      	str	r3, [r2, #96]	@ 0x60
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <HAL_TIM_Base_MspInit+0xf8>)
 8004294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800429a:	60fb      	str	r3, [r7, #12]
 800429c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800429e:	2200      	movs	r2, #0
 80042a0:	2100      	movs	r1, #0
 80042a2:	2019      	movs	r0, #25
 80042a4:	f001 fc43 	bl	8005b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80042a8:	2019      	movs	r0, #25
 80042aa:	f001 fc5a 	bl	8005b62 <HAL_NVIC_EnableIRQ>
}
 80042ae:	bf00      	nop
 80042b0:	3720      	adds	r7, #32
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40021000 	.word	0x40021000
 80042c0:	40000800 	.word	0x40000800
 80042c4:	40000c00 	.word	0x40000c00
 80042c8:	40001000 	.word	0x40001000
 80042cc:	40014400 	.word	0x40014400

080042d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 030c 	add.w	r3, r7, #12
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a11      	ldr	r2, [pc, #68]	@ (8004334 <HAL_TIM_MspPostInit+0x64>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d11b      	bne.n	800432a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042f2:	4b11      	ldr	r3, [pc, #68]	@ (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f6:	4a10      	ldr	r2, [pc, #64]	@ (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042f8:	f043 0302 	orr.w	r3, r3, #2
 80042fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004338 <HAL_TIM_MspPostInit+0x68>)
 8004300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	60bb      	str	r3, [r7, #8]
 8004308:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800430a:	2330      	movs	r3, #48	@ 0x30
 800430c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800430e:	2302      	movs	r3, #2
 8004310:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004316:	2300      	movs	r3, #0
 8004318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800431a:	2302      	movs	r3, #2
 800431c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800431e:	f107 030c 	add.w	r3, r7, #12
 8004322:	4619      	mov	r1, r3
 8004324:	4805      	ldr	r0, [pc, #20]	@ (800433c <HAL_TIM_MspPostInit+0x6c>)
 8004326:	f001 ff69 	bl	80061fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800432a:	bf00      	nop
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40000400 	.word	0x40000400
 8004338:	40021000 	.word	0x40021000
 800433c:	48000400 	.word	0x48000400

08004340 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b0a0      	sub	sp, #128	@ 0x80
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004348:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	605a      	str	r2, [r3, #4]
 8004352:	609a      	str	r2, [r3, #8]
 8004354:	60da      	str	r2, [r3, #12]
 8004356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004358:	f107 0318 	add.w	r3, r7, #24
 800435c:	2254      	movs	r2, #84	@ 0x54
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f007 f9b9 	bl	800b6d8 <memset>
  if(huart->Instance==UART4)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a6b      	ldr	r2, [pc, #428]	@ (8004518 <HAL_UART_MspInit+0x1d8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d137      	bne.n	80043e0 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004370:	2308      	movs	r3, #8
 8004372:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004374:	2300      	movs	r3, #0
 8004376:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004378:	f107 0318 	add.w	r3, r7, #24
 800437c:	4618      	mov	r0, r3
 800437e:	f002 fef5 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004388:	f7ff fe5e 	bl	8004048 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800438c:	4b63      	ldr	r3, [pc, #396]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 800438e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004390:	4a62      	ldr	r2, [pc, #392]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 8004392:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004396:	6593      	str	r3, [r2, #88]	@ 0x58
 8004398:	4b60      	ldr	r3, [pc, #384]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 800439a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043a4:	4b5d      	ldr	r3, [pc, #372]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 80043a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a8:	4a5c      	ldr	r2, [pc, #368]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 80043aa:	f043 0304 	orr.w	r3, r3, #4
 80043ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043b0:	4b5a      	ldr	r3, [pc, #360]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 80043b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	613b      	str	r3, [r7, #16]
 80043ba:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80043bc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80043c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c2:	2302      	movs	r3, #2
 80043c4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c6:	2300      	movs	r3, #0
 80043c8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ca:	2300      	movs	r3, #0
 80043cc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80043ce:	2305      	movs	r3, #5
 80043d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80043d6:	4619      	mov	r1, r3
 80043d8:	4851      	ldr	r0, [pc, #324]	@ (8004520 <HAL_UART_MspInit+0x1e0>)
 80043da:	f001 ff0f 	bl	80061fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80043de:	e097      	b.n	8004510 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004524 <HAL_UART_MspInit+0x1e4>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	f040 8092 	bne.w	8004510 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043ec:	2302      	movs	r3, #2
 80043ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80043f0:	2300      	movs	r3, #0
 80043f2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043f4:	f107 0318 	add.w	r3, r7, #24
 80043f8:	4618      	mov	r0, r3
 80043fa:	f002 feb7 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004404:	f7ff fe20 	bl	8004048 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004408:	4b44      	ldr	r3, [pc, #272]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440c:	4a43      	ldr	r2, [pc, #268]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 800440e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004412:	6593      	str	r3, [r2, #88]	@ 0x58
 8004414:	4b41      	ldr	r3, [pc, #260]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 8004416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004420:	4b3e      	ldr	r3, [pc, #248]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 8004422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004424:	4a3d      	ldr	r2, [pc, #244]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800442c:	4b3b      	ldr	r3, [pc, #236]	@ (800451c <HAL_UART_MspInit+0x1dc>)
 800442e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004438:	230c      	movs	r3, #12
 800443a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443c:	2302      	movs	r3, #2
 800443e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004440:	2300      	movs	r3, #0
 8004442:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004444:	2300      	movs	r3, #0
 8004446:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004448:	2307      	movs	r3, #7
 800444a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800444c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004450:	4619      	mov	r1, r3
 8004452:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004456:	f001 fed1 	bl	80061fc <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800445a:	4b33      	ldr	r3, [pc, #204]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 800445c:	4a33      	ldr	r2, [pc, #204]	@ (800452c <HAL_UART_MspInit+0x1ec>)
 800445e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004460:	4b31      	ldr	r3, [pc, #196]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004462:	221b      	movs	r2, #27
 8004464:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004466:	4b30      	ldr	r3, [pc, #192]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004468:	2210      	movs	r2, #16
 800446a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800446c:	4b2e      	ldr	r3, [pc, #184]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 800446e:	2200      	movs	r2, #0
 8004470:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004472:	4b2d      	ldr	r3, [pc, #180]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004474:	2280      	movs	r2, #128	@ 0x80
 8004476:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004478:	4b2b      	ldr	r3, [pc, #172]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 800447a:	2200      	movs	r2, #0
 800447c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800447e:	4b2a      	ldr	r3, [pc, #168]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004480:	2200      	movs	r2, #0
 8004482:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004484:	4b28      	ldr	r3, [pc, #160]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004486:	2200      	movs	r2, #0
 8004488:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800448a:	4b27      	ldr	r3, [pc, #156]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 800448c:	2200      	movs	r2, #0
 800448e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004490:	4825      	ldr	r0, [pc, #148]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 8004492:	f001 fb81 	bl	8005b98 <HAL_DMA_Init>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 800449c:	f7ff fdd4 	bl	8004048 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a21      	ldr	r2, [pc, #132]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 80044a4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80044a6:	4a20      	ldr	r2, [pc, #128]	@ (8004528 <HAL_UART_MspInit+0x1e8>)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80044ac:	4b20      	ldr	r3, [pc, #128]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044ae:	4a21      	ldr	r2, [pc, #132]	@ (8004534 <HAL_UART_MspInit+0x1f4>)
 80044b0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80044b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044b4:	221a      	movs	r2, #26
 80044b6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044be:	4b1c      	ldr	r3, [pc, #112]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044c6:	2280      	movs	r2, #128	@ 0x80
 80044c8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044ca:	4b19      	ldr	r3, [pc, #100]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044d0:	4b17      	ldr	r3, [pc, #92]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80044d6:	4b16      	ldr	r3, [pc, #88]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044d8:	2200      	movs	r2, #0
 80044da:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044dc:	4b14      	ldr	r3, [pc, #80]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044de:	2200      	movs	r2, #0
 80044e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80044e2:	4813      	ldr	r0, [pc, #76]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044e4:	f001 fb58 	bl	8005b98 <HAL_DMA_Init>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 80044ee:	f7ff fdab 	bl	8004048 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a0e      	ldr	r2, [pc, #56]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80044fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004530 <HAL_UART_MspInit+0x1f0>)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004500:	2200      	movs	r2, #0
 8004502:	2100      	movs	r1, #0
 8004504:	2026      	movs	r0, #38	@ 0x26
 8004506:	f001 fb12 	bl	8005b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800450a:	2026      	movs	r0, #38	@ 0x26
 800450c:	f001 fb29 	bl	8005b62 <HAL_NVIC_EnableIRQ>
}
 8004510:	bf00      	nop
 8004512:	3780      	adds	r7, #128	@ 0x80
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40004c00 	.word	0x40004c00
 800451c:	40021000 	.word	0x40021000
 8004520:	48000800 	.word	0x48000800
 8004524:	40004400 	.word	0x40004400
 8004528:	20000a6c 	.word	0x20000a6c
 800452c:	40020008 	.word	0x40020008
 8004530:	20000acc 	.word	0x20000acc
 8004534:	4002001c 	.word	0x4002001c

08004538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <NMI_Handler+0x4>

08004540 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004544:	bf00      	nop
 8004546:	e7fd      	b.n	8004544 <HardFault_Handler+0x4>

08004548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800454c:	bf00      	nop
 800454e:	e7fd      	b.n	800454c <MemManage_Handler+0x4>

08004550 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <BusFault_Handler+0x4>

08004558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800455c:	bf00      	nop
 800455e:	e7fd      	b.n	800455c <UsageFault_Handler+0x4>

08004560 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004564:	bf00      	nop
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800456e:	b480      	push	{r7}
 8004570:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004572:	bf00      	nop
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004580:	bf00      	nop
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800458e:	f000 f8d5 	bl	800473c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800459c:	4802      	ldr	r0, [pc, #8]	@ (80045a8 <DMA1_Channel1_IRQHandler+0x10>)
 800459e:	f001 fcde 	bl	8005f5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20000a6c 	.word	0x20000a6c

080045ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80045b0:	4802      	ldr	r0, [pc, #8]	@ (80045bc <DMA1_Channel2_IRQHandler+0x10>)
 80045b2:	f001 fcd4 	bl	8005f5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80045b6:	bf00      	nop
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	20000acc 	.word	0x20000acc

080045c0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80045c4:	4802      	ldr	r0, [pc, #8]	@ (80045d0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80045c6:	f003 fd71 	bl	80080ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80045ca:	bf00      	nop
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20000808 	.word	0x20000808

080045d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80045d8:	4802      	ldr	r0, [pc, #8]	@ (80045e4 <TIM4_IRQHandler+0x10>)
 80045da:	f003 fd67 	bl	80080ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80045de:	bf00      	nop
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	200005a4 	.word	0x200005a4

080045e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80045ec:	4802      	ldr	r0, [pc, #8]	@ (80045f8 <USART2_IRQHandler+0x10>)
 80045ee:	f005 fb65 	bl	8009cbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	200009a0 	.word	0x200009a0

080045fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004600:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004604:	f001 ffac 	bl	8006560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004608:	bf00      	nop
 800460a:	bd80      	pop	{r7, pc}

0800460c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004610:	4802      	ldr	r0, [pc, #8]	@ (800461c <TIM5_IRQHandler+0x10>)
 8004612:	f003 fd4b 	bl	80080ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004616:	bf00      	nop
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	20000670 	.word	0x20000670

08004620 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004624:	4b06      	ldr	r3, [pc, #24]	@ (8004640 <SystemInit+0x20>)
 8004626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800462a:	4a05      	ldr	r2, [pc, #20]	@ (8004640 <SystemInit+0x20>)
 800462c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004630:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004634:	bf00      	nop
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	e000ed00 	.word	0xe000ed00

08004644 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004644:	480d      	ldr	r0, [pc, #52]	@ (800467c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004646:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004648:	f7ff ffea 	bl	8004620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800464c:	480c      	ldr	r0, [pc, #48]	@ (8004680 <LoopForever+0x6>)
  ldr r1, =_edata
 800464e:	490d      	ldr	r1, [pc, #52]	@ (8004684 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004650:	4a0d      	ldr	r2, [pc, #52]	@ (8004688 <LoopForever+0xe>)
  movs r3, #0
 8004652:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004654:	e002      	b.n	800465c <LoopCopyDataInit>

08004656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800465a:	3304      	adds	r3, #4

0800465c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800465c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800465e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004660:	d3f9      	bcc.n	8004656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004662:	4a0a      	ldr	r2, [pc, #40]	@ (800468c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004664:	4c0a      	ldr	r4, [pc, #40]	@ (8004690 <LoopForever+0x16>)
  movs r3, #0
 8004666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004668:	e001      	b.n	800466e <LoopFillZerobss>

0800466a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800466a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800466c:	3204      	adds	r2, #4

0800466e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800466e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004670:	d3fb      	bcc.n	800466a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004672:	f007 f83f 	bl	800b6f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004676:	f7fe fef5 	bl	8003464 <main>

0800467a <LoopForever>:

LoopForever:
    b LoopForever
 800467a:	e7fe      	b.n	800467a <LoopForever>
  ldr   r0, =_estack
 800467c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004684:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 8004688:	0800b9e4 	.word	0x0800b9e4
  ldr r2, =_sbss
 800468c:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 8004690:	200013e4 	.word	0x200013e4

08004694 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004694:	e7fe      	b.n	8004694 <ADC1_2_IRQHandler>

08004696 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b082      	sub	sp, #8
 800469a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800469c:	2300      	movs	r3, #0
 800469e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046a0:	2003      	movs	r0, #3
 80046a2:	f001 fa39 	bl	8005b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046a6:	2000      	movs	r0, #0
 80046a8:	f000 f80e 	bl	80046c8 <HAL_InitTick>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	71fb      	strb	r3, [r7, #7]
 80046b6:	e001      	b.n	80046bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80046b8:	f7ff fccc 	bl	8004054 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046bc:	79fb      	ldrb	r3, [r7, #7]

}
 80046be:	4618      	mov	r0, r3
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80046d0:	2300      	movs	r3, #0
 80046d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80046d4:	4b16      	ldr	r3, [pc, #88]	@ (8004730 <HAL_InitTick+0x68>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d022      	beq.n	8004722 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046dc:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <HAL_InitTick+0x6c>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b13      	ldr	r3, [pc, #76]	@ (8004730 <HAL_InitTick+0x68>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80046e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80046ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f0:	4618      	mov	r0, r3
 80046f2:	f001 fa44 	bl	8005b7e <HAL_SYSTICK_Config>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10f      	bne.n	800471c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b0f      	cmp	r3, #15
 8004700:	d809      	bhi.n	8004716 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004702:	2200      	movs	r2, #0
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	f04f 30ff 	mov.w	r0, #4294967295
 800470a:	f001 fa10 	bl	8005b2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800470e:	4a0a      	ldr	r2, [pc, #40]	@ (8004738 <HAL_InitTick+0x70>)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6013      	str	r3, [r2, #0]
 8004714:	e007      	b.n	8004726 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	73fb      	strb	r3, [r7, #15]
 800471a:	e004      	b.n	8004726 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
 8004720:	e001      	b.n	8004726 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004726:	7bfb      	ldrb	r3, [r7, #15]
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000248 	.word	0x20000248
 8004734:	20000240 	.word	0x20000240
 8004738:	20000244 	.word	0x20000244

0800473c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004740:	4b05      	ldr	r3, [pc, #20]	@ (8004758 <HAL_IncTick+0x1c>)
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	4b05      	ldr	r3, [pc, #20]	@ (800475c <HAL_IncTick+0x20>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4413      	add	r3, r2
 800474a:	4a03      	ldr	r2, [pc, #12]	@ (8004758 <HAL_IncTick+0x1c>)
 800474c:	6013      	str	r3, [r2, #0]
}
 800474e:	bf00      	nop
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	200012a8 	.word	0x200012a8
 800475c:	20000248 	.word	0x20000248

08004760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  return uwTick;
 8004764:	4b03      	ldr	r3, [pc, #12]	@ (8004774 <HAL_GetTick+0x14>)
 8004766:	681b      	ldr	r3, [r3, #0]
}
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	200012a8 	.word	0x200012a8

08004778 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	431a      	orrs	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	609a      	str	r2, [r3, #8]
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
 80047a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	609a      	str	r2, [r3, #8]
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	3360      	adds	r3, #96	@ 0x60
 80047f2:	461a      	mov	r2, r3
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4413      	add	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b08      	ldr	r3, [pc, #32]	@ (8004824 <LL_ADC_SetOffset+0x44>)
 8004802:	4013      	ands	r3, r2
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	4313      	orrs	r3, r2
 8004810:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004818:	bf00      	nop
 800481a:	371c      	adds	r7, #28
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	03fff000 	.word	0x03fff000

08004828 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3360      	adds	r3, #96	@ 0x60
 8004836:	461a      	mov	r2, r3
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004848:	4618      	mov	r0, r3
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	3360      	adds	r3, #96	@ 0x60
 8004864:	461a      	mov	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4413      	add	r3, r2
 800486c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	431a      	orrs	r2, r3
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800487e:	bf00      	nop
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800488a:	b480      	push	{r7}
 800488c:	b087      	sub	sp, #28
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3360      	adds	r3, #96	@ 0x60
 800489a:	461a      	mov	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	431a      	orrs	r2, r3
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80048b4:	bf00      	nop
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	3360      	adds	r3, #96	@ 0x60
 80048d0:	461a      	mov	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4413      	add	r3, r2
 80048d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	431a      	orrs	r2, r3
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80048ea:	bf00      	nop
 80048ec:	371c      	adds	r7, #28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr

080048f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
 80048fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	431a      	orrs	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	615a      	str	r2, [r3, #20]
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800491c:	b480      	push	{r7}
 800491e:	b087      	sub	sp, #28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3330      	adds	r3, #48	@ 0x30
 800492c:	461a      	mov	r2, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	0a1b      	lsrs	r3, r3, #8
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	4413      	add	r3, r2
 800493a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f003 031f 	and.w	r3, r3, #31
 8004946:	211f      	movs	r1, #31
 8004948:	fa01 f303 	lsl.w	r3, r1, r3
 800494c:	43db      	mvns	r3, r3
 800494e:	401a      	ands	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	0e9b      	lsrs	r3, r3, #26
 8004954:	f003 011f 	and.w	r1, r3, #31
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 031f 	and.w	r3, r3, #31
 800495e:	fa01 f303 	lsl.w	r3, r1, r3
 8004962:	431a      	orrs	r2, r3
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004968:	bf00      	nop
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	3314      	adds	r3, #20
 8004984:	461a      	mov	r2, r3
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	0e5b      	lsrs	r3, r3, #25
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	4413      	add	r3, r2
 8004992:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	0d1b      	lsrs	r3, r3, #20
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	2107      	movs	r1, #7
 80049a2:	fa01 f303 	lsl.w	r3, r1, r3
 80049a6:	43db      	mvns	r3, r3
 80049a8:	401a      	ands	r2, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	0d1b      	lsrs	r3, r3, #20
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	6879      	ldr	r1, [r7, #4]
 80049b4:	fa01 f303 	lsl.w	r3, r1, r3
 80049b8:	431a      	orrs	r2, r3
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049e4:	43db      	mvns	r3, r3
 80049e6:	401a      	ands	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f003 0318 	and.w	r3, r3, #24
 80049ee:	4908      	ldr	r1, [pc, #32]	@ (8004a10 <LL_ADC_SetChannelSingleDiff+0x44>)
 80049f0:	40d9      	lsrs	r1, r3
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	400b      	ands	r3, r1
 80049f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049fa:	431a      	orrs	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004a02:	bf00      	nop
 8004a04:	3714      	adds	r7, #20
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	0007ffff 	.word	0x0007ffff

08004a14 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004a24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6093      	str	r3, [r2, #8]
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a4c:	d101      	bne.n	8004a52 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e000      	b.n	8004a54 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004a70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a74:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a9c:	d101      	bne.n	8004aa2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e000      	b.n	8004aa4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <LL_ADC_IsEnabled+0x18>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e000      	b.n	8004aca <LL_ADC_IsEnabled+0x1a>
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b083      	sub	sp, #12
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d101      	bne.n	8004aee <LL_ADC_REG_IsConversionOngoing+0x18>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e000      	b.n	8004af0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	d101      	bne.n	8004b14 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004b10:	2301      	movs	r3, #1
 8004b12:	e000      	b.n	8004b16 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
	...

08004b24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b24:	b590      	push	{r4, r7, lr}
 8004b26:	b089      	sub	sp, #36	@ 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e1a9      	b.n	8004e92 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7ff faa5 	bl	800409c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff ff67 	bl	8004a38 <LL_ADC_IsDeepPowerDownEnabled>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d004      	beq.n	8004b7a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ff4d 	bl	8004a14 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff ff82 	bl	8004a88 <LL_ADC_IsInternalRegulatorEnabled>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d115      	bne.n	8004bb6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff ff66 	bl	8004a60 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b94:	4b9c      	ldr	r3, [pc, #624]	@ (8004e08 <HAL_ADC_Init+0x2e4>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	099b      	lsrs	r3, r3, #6
 8004b9a:	4a9c      	ldr	r2, [pc, #624]	@ (8004e0c <HAL_ADC_Init+0x2e8>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	099b      	lsrs	r3, r3, #6
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004ba8:	e002      	b.n	8004bb0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3b01      	subs	r3, #1
 8004bae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f9      	bne.n	8004baa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7ff ff64 	bl	8004a88 <LL_ADC_IsInternalRegulatorEnabled>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10d      	bne.n	8004be2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bca:	f043 0210 	orr.w	r2, r3, #16
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bd6:	f043 0201 	orr.w	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff ff75 	bl	8004ad6 <LL_ADC_REG_IsConversionOngoing>
 8004bec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf2:	f003 0310 	and.w	r3, r3, #16
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f040 8142 	bne.w	8004e80 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f040 813e 	bne.w	8004e80 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c08:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004c0c:	f043 0202 	orr.w	r2, r3, #2
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff ff49 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d141      	bne.n	8004ca8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c2c:	d004      	beq.n	8004c38 <HAL_ADC_Init+0x114>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a77      	ldr	r2, [pc, #476]	@ (8004e10 <HAL_ADC_Init+0x2ec>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d10f      	bne.n	8004c58 <HAL_ADC_Init+0x134>
 8004c38:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c3c:	f7ff ff38 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c40:	4604      	mov	r4, r0
 8004c42:	4873      	ldr	r0, [pc, #460]	@ (8004e10 <HAL_ADC_Init+0x2ec>)
 8004c44:	f7ff ff34 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	4323      	orrs	r3, r4
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bf0c      	ite	eq
 8004c50:	2301      	moveq	r3, #1
 8004c52:	2300      	movne	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	e012      	b.n	8004c7e <HAL_ADC_Init+0x15a>
 8004c58:	486e      	ldr	r0, [pc, #440]	@ (8004e14 <HAL_ADC_Init+0x2f0>)
 8004c5a:	f7ff ff29 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c5e:	4604      	mov	r4, r0
 8004c60:	486d      	ldr	r0, [pc, #436]	@ (8004e18 <HAL_ADC_Init+0x2f4>)
 8004c62:	f7ff ff25 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c66:	4603      	mov	r3, r0
 8004c68:	431c      	orrs	r4, r3
 8004c6a:	486c      	ldr	r0, [pc, #432]	@ (8004e1c <HAL_ADC_Init+0x2f8>)
 8004c6c:	f7ff ff20 	bl	8004ab0 <LL_ADC_IsEnabled>
 8004c70:	4603      	mov	r3, r0
 8004c72:	4323      	orrs	r3, r4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	bf0c      	ite	eq
 8004c78:	2301      	moveq	r3, #1
 8004c7a:	2300      	movne	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d012      	beq.n	8004ca8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c8a:	d004      	beq.n	8004c96 <HAL_ADC_Init+0x172>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a5f      	ldr	r2, [pc, #380]	@ (8004e10 <HAL_ADC_Init+0x2ec>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d101      	bne.n	8004c9a <HAL_ADC_Init+0x176>
 8004c96:	4a62      	ldr	r2, [pc, #392]	@ (8004e20 <HAL_ADC_Init+0x2fc>)
 8004c98:	e000      	b.n	8004c9c <HAL_ADC_Init+0x178>
 8004c9a:	4a62      	ldr	r2, [pc, #392]	@ (8004e24 <HAL_ADC_Init+0x300>)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	f7ff fd68 	bl	8004778 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	7f5b      	ldrb	r3, [r3, #29]
 8004cac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cb2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004cb8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004cbe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004cc6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d106      	bne.n	8004ce4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	045b      	lsls	r3, r3, #17
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d009      	beq.n	8004d00 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68da      	ldr	r2, [r3, #12]
 8004d06:	4b48      	ldr	r3, [pc, #288]	@ (8004e28 <HAL_ADC_Init+0x304>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6812      	ldr	r2, [r2, #0]
 8004d0e:	69b9      	ldr	r1, [r7, #24]
 8004d10:	430b      	orrs	r3, r1
 8004d12:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff fee4 	bl	8004afc <LL_ADC_INJ_IsConversionOngoing>
 8004d34:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d17f      	bne.n	8004e3c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d17c      	bne.n	8004e3c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d46:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d4e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d50:	4313      	orrs	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d5e:	f023 0302 	bic.w	r3, r3, #2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6812      	ldr	r2, [r2, #0]
 8004d66:	69b9      	ldr	r1, [r7, #24]
 8004d68:	430b      	orrs	r3, r1
 8004d6a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d017      	beq.n	8004da4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	691a      	ldr	r2, [r3, #16]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004d82:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004d8c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004d90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6911      	ldr	r1, [r2, #16]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6812      	ldr	r2, [r2, #0]
 8004d9c:	430b      	orrs	r3, r1
 8004d9e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004da2:	e013      	b.n	8004dcc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004db2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6812      	ldr	r2, [r2, #0]
 8004dc0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004dc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dc8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d12a      	bne.n	8004e2c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004de0:	f023 0304 	bic.w	r3, r3, #4
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004dec:	4311      	orrs	r1, r2
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004df2:	4311      	orrs	r1, r2
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f042 0201 	orr.w	r2, r2, #1
 8004e04:	611a      	str	r2, [r3, #16]
 8004e06:	e019      	b.n	8004e3c <HAL_ADC_Init+0x318>
 8004e08:	20000240 	.word	0x20000240
 8004e0c:	053e2d63 	.word	0x053e2d63
 8004e10:	50000100 	.word	0x50000100
 8004e14:	50000400 	.word	0x50000400
 8004e18:	50000500 	.word	0x50000500
 8004e1c:	50000600 	.word	0x50000600
 8004e20:	50000300 	.word	0x50000300
 8004e24:	50000700 	.word	0x50000700
 8004e28:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	691a      	ldr	r2, [r3, #16]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0201 	bic.w	r2, r2, #1
 8004e3a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10c      	bne.n	8004e5e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4a:	f023 010f 	bic.w	r1, r3, #15
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	1e5a      	subs	r2, r3, #1
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e5c:	e007      	b.n	8004e6e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 020f 	bic.w	r2, r2, #15
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e72:	f023 0303 	bic.w	r3, r3, #3
 8004e76:	f043 0201 	orr.w	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e7e:	e007      	b.n	8004e90 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e84:	f043 0210 	orr.w	r2, r3, #16
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e90:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3724      	adds	r7, #36	@ 0x24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd90      	pop	{r4, r7, pc}
 8004e9a:	bf00      	nop

08004e9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b0b6      	sub	sp, #216	@ 0xd8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004eac:	2300      	movs	r3, #0
 8004eae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d102      	bne.n	8004ec0 <HAL_ADC_ConfigChannel+0x24>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	f000 bc13 	b.w	80056e6 <HAL_ADC_ConfigChannel+0x84a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7ff fe02 	bl	8004ad6 <LL_ADC_REG_IsConversionOngoing>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f040 83f3 	bne.w	80056c0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6818      	ldr	r0, [r3, #0]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	6859      	ldr	r1, [r3, #4]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	f7ff fd18 	bl	800491c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7ff fdf0 	bl	8004ad6 <LL_ADC_REG_IsConversionOngoing>
 8004ef6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff fdfc 	bl	8004afc <LL_ADC_INJ_IsConversionOngoing>
 8004f04:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f08:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f040 81d9 	bne.w	80052c4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f040 81d4 	bne.w	80052c4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f24:	d10f      	bne.n	8004f46 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6818      	ldr	r0, [r3, #0]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	4619      	mov	r1, r3
 8004f32:	f7ff fd1f 	bl	8004974 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff fcd9 	bl	80048f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8004f44:	e00e      	b.n	8004f64 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6818      	ldr	r0, [r3, #0]
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	6819      	ldr	r1, [r3, #0]
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	461a      	mov	r2, r3
 8004f54:	f7ff fd0e 	bl	8004974 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff fcc9 	bl	80048f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	695a      	ldr	r2, [r3, #20]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	08db      	lsrs	r3, r3, #3
 8004f70:	f003 0303 	and.w	r3, r3, #3
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d022      	beq.n	8004fcc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6919      	ldr	r1, [r3, #16]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004f96:	f7ff fc23 	bl	80047e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6818      	ldr	r0, [r3, #0]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6919      	ldr	r1, [r3, #16]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f7ff fc6f 	bl	800488a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d102      	bne.n	8004fc2 <HAL_ADC_ConfigChannel+0x126>
 8004fbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fc0:	e000      	b.n	8004fc4 <HAL_ADC_ConfigChannel+0x128>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	f7ff fc7b 	bl	80048c0 <LL_ADC_SetOffsetSaturation>
 8004fca:	e17b      	b.n	80052c4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff fc28 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10a      	bne.n	8004ff8 <HAL_ADC_ConfigChannel+0x15c>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2100      	movs	r1, #0
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff fc1d 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	0e9b      	lsrs	r3, r3, #26
 8004ff2:	f003 021f 	and.w	r2, r3, #31
 8004ff6:	e01e      	b.n	8005036 <HAL_ADC_ConfigChannel+0x19a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff fc12 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8005004:	4603      	mov	r3, r0
 8005006:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800500e:	fa93 f3a3 	rbit	r3, r3
 8005012:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005016:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800501a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800501e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005026:	2320      	movs	r3, #32
 8005028:	e004      	b.n	8005034 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800502a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800502e:	fab3 f383 	clz	r3, r3
 8005032:	b2db      	uxtb	r3, r3
 8005034:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800503e:	2b00      	cmp	r3, #0
 8005040:	d105      	bne.n	800504e <HAL_ADC_ConfigChannel+0x1b2>
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	0e9b      	lsrs	r3, r3, #26
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	e018      	b.n	8005080 <HAL_ADC_ConfigChannel+0x1e4>
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005056:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800505a:	fa93 f3a3 	rbit	r3, r3
 800505e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005066:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800506a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005072:	2320      	movs	r3, #32
 8005074:	e004      	b.n	8005080 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005076:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800507a:	fab3 f383 	clz	r3, r3
 800507e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005080:	429a      	cmp	r2, r3
 8005082:	d106      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2200      	movs	r2, #0
 800508a:	2100      	movs	r1, #0
 800508c:	4618      	mov	r0, r3
 800508e:	f7ff fbe1 	bl	8004854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2101      	movs	r1, #1
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff fbc5 	bl	8004828 <LL_ADC_GetOffsetChannel>
 800509e:	4603      	mov	r3, r0
 80050a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <HAL_ADC_ConfigChannel+0x222>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2101      	movs	r1, #1
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7ff fbba 	bl	8004828 <LL_ADC_GetOffsetChannel>
 80050b4:	4603      	mov	r3, r0
 80050b6:	0e9b      	lsrs	r3, r3, #26
 80050b8:	f003 021f 	and.w	r2, r3, #31
 80050bc:	e01e      	b.n	80050fc <HAL_ADC_ConfigChannel+0x260>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2101      	movs	r1, #1
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7ff fbaf 	bl	8004828 <LL_ADC_GetOffsetChannel>
 80050ca:	4603      	mov	r3, r0
 80050cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80050d4:	fa93 f3a3 	rbit	r3, r3
 80050d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80050dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80050e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d101      	bne.n	80050f0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80050ec:	2320      	movs	r3, #32
 80050ee:	e004      	b.n	80050fa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80050f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80050f4:	fab3 f383 	clz	r3, r3
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005104:	2b00      	cmp	r3, #0
 8005106:	d105      	bne.n	8005114 <HAL_ADC_ConfigChannel+0x278>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	0e9b      	lsrs	r3, r3, #26
 800510e:	f003 031f 	and.w	r3, r3, #31
 8005112:	e018      	b.n	8005146 <HAL_ADC_ConfigChannel+0x2aa>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005120:	fa93 f3a3 	rbit	r3, r3
 8005124:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005128:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800512c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005130:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005134:	2b00      	cmp	r3, #0
 8005136:	d101      	bne.n	800513c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005138:	2320      	movs	r3, #32
 800513a:	e004      	b.n	8005146 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800513c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005140:	fab3 f383 	clz	r3, r3
 8005144:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005146:	429a      	cmp	r2, r3
 8005148:	d106      	bne.n	8005158 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2200      	movs	r2, #0
 8005150:	2101      	movs	r1, #1
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff fb7e 	bl	8004854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2102      	movs	r1, #2
 800515e:	4618      	mov	r0, r3
 8005160:	f7ff fb62 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8005164:	4603      	mov	r3, r0
 8005166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10a      	bne.n	8005184 <HAL_ADC_ConfigChannel+0x2e8>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2102      	movs	r1, #2
 8005174:	4618      	mov	r0, r3
 8005176:	f7ff fb57 	bl	8004828 <LL_ADC_GetOffsetChannel>
 800517a:	4603      	mov	r3, r0
 800517c:	0e9b      	lsrs	r3, r3, #26
 800517e:	f003 021f 	and.w	r2, r3, #31
 8005182:	e01e      	b.n	80051c2 <HAL_ADC_ConfigChannel+0x326>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2102      	movs	r1, #2
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff fb4c 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8005190:	4603      	mov	r3, r0
 8005192:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800519a:	fa93 f3a3 	rbit	r3, r3
 800519e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80051a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80051aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80051b2:	2320      	movs	r3, #32
 80051b4:	e004      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80051b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051ba:	fab3 f383 	clz	r3, r3
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d105      	bne.n	80051da <HAL_ADC_ConfigChannel+0x33e>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	0e9b      	lsrs	r3, r3, #26
 80051d4:	f003 031f 	and.w	r3, r3, #31
 80051d8:	e016      	b.n	8005208 <HAL_ADC_ConfigChannel+0x36c>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051e6:	fa93 f3a3 	rbit	r3, r3
 80051ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80051ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80051ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80051f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80051fa:	2320      	movs	r3, #32
 80051fc:	e004      	b.n	8005208 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80051fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005202:	fab3 f383 	clz	r3, r3
 8005206:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005208:	429a      	cmp	r2, r3
 800520a:	d106      	bne.n	800521a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2200      	movs	r2, #0
 8005212:	2102      	movs	r1, #2
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff fb1d 	bl	8004854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2103      	movs	r1, #3
 8005220:	4618      	mov	r0, r3
 8005222:	f7ff fb01 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8005226:	4603      	mov	r3, r0
 8005228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10a      	bne.n	8005246 <HAL_ADC_ConfigChannel+0x3aa>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2103      	movs	r1, #3
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff faf6 	bl	8004828 <LL_ADC_GetOffsetChannel>
 800523c:	4603      	mov	r3, r0
 800523e:	0e9b      	lsrs	r3, r3, #26
 8005240:	f003 021f 	and.w	r2, r3, #31
 8005244:	e017      	b.n	8005276 <HAL_ADC_ConfigChannel+0x3da>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2103      	movs	r1, #3
 800524c:	4618      	mov	r0, r3
 800524e:	f7ff faeb 	bl	8004828 <LL_ADC_GetOffsetChannel>
 8005252:	4603      	mov	r3, r0
 8005254:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005258:	fa93 f3a3 	rbit	r3, r3
 800525c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800525e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005260:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005268:	2320      	movs	r3, #32
 800526a:	e003      	b.n	8005274 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800526c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800526e:	fab3 f383 	clz	r3, r3
 8005272:	b2db      	uxtb	r3, r3
 8005274:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800527e:	2b00      	cmp	r3, #0
 8005280:	d105      	bne.n	800528e <HAL_ADC_ConfigChannel+0x3f2>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	0e9b      	lsrs	r3, r3, #26
 8005288:	f003 031f 	and.w	r3, r3, #31
 800528c:	e011      	b.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005296:	fa93 f3a3 	rbit	r3, r3
 800529a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800529c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800529e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80052a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80052a6:	2320      	movs	r3, #32
 80052a8:	e003      	b.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80052aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052ac:	fab3 f383 	clz	r3, r3
 80052b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d106      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2200      	movs	r2, #0
 80052bc:	2103      	movs	r1, #3
 80052be:	4618      	mov	r0, r3
 80052c0:	f7ff fac8 	bl	8004854 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7ff fbf1 	bl	8004ab0 <LL_ADC_IsEnabled>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f040 813d 	bne.w	8005550 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	6819      	ldr	r1, [r3, #0]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	461a      	mov	r2, r3
 80052e4:	f7ff fb72 	bl	80049cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	4aa2      	ldr	r2, [pc, #648]	@ (8005578 <HAL_ADC_ConfigChannel+0x6dc>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	f040 812e 	bne.w	8005550 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <HAL_ADC_ConfigChannel+0x480>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	0e9b      	lsrs	r3, r3, #26
 800530a:	3301      	adds	r3, #1
 800530c:	f003 031f 	and.w	r3, r3, #31
 8005310:	2b09      	cmp	r3, #9
 8005312:	bf94      	ite	ls
 8005314:	2301      	movls	r3, #1
 8005316:	2300      	movhi	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	e019      	b.n	8005350 <HAL_ADC_ConfigChannel+0x4b4>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005324:	fa93 f3a3 	rbit	r3, r3
 8005328:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800532a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800532c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800532e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005334:	2320      	movs	r3, #32
 8005336:	e003      	b.n	8005340 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005338:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800533a:	fab3 f383 	clz	r3, r3
 800533e:	b2db      	uxtb	r3, r3
 8005340:	3301      	adds	r3, #1
 8005342:	f003 031f 	and.w	r3, r3, #31
 8005346:	2b09      	cmp	r3, #9
 8005348:	bf94      	ite	ls
 800534a:	2301      	movls	r3, #1
 800534c:	2300      	movhi	r3, #0
 800534e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005350:	2b00      	cmp	r3, #0
 8005352:	d079      	beq.n	8005448 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800535c:	2b00      	cmp	r3, #0
 800535e:	d107      	bne.n	8005370 <HAL_ADC_ConfigChannel+0x4d4>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	0e9b      	lsrs	r3, r3, #26
 8005366:	3301      	adds	r3, #1
 8005368:	069b      	lsls	r3, r3, #26
 800536a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800536e:	e015      	b.n	800539c <HAL_ADC_ConfigChannel+0x500>
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005378:	fa93 f3a3 	rbit	r3, r3
 800537c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800537e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005380:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005388:	2320      	movs	r3, #32
 800538a:	e003      	b.n	8005394 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800538c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800538e:	fab3 f383 	clz	r3, r3
 8005392:	b2db      	uxtb	r3, r3
 8005394:	3301      	adds	r3, #1
 8005396:	069b      	lsls	r3, r3, #26
 8005398:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d109      	bne.n	80053bc <HAL_ADC_ConfigChannel+0x520>
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	0e9b      	lsrs	r3, r3, #26
 80053ae:	3301      	adds	r3, #1
 80053b0:	f003 031f 	and.w	r3, r3, #31
 80053b4:	2101      	movs	r1, #1
 80053b6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ba:	e017      	b.n	80053ec <HAL_ADC_ConfigChannel+0x550>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053c4:	fa93 f3a3 	rbit	r3, r3
 80053c8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80053ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80053ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80053d4:	2320      	movs	r3, #32
 80053d6:	e003      	b.n	80053e0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80053d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053da:	fab3 f383 	clz	r3, r3
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	3301      	adds	r3, #1
 80053e2:	f003 031f 	and.w	r3, r3, #31
 80053e6:	2101      	movs	r1, #1
 80053e8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ec:	ea42 0103 	orr.w	r1, r2, r3
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <HAL_ADC_ConfigChannel+0x576>
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	0e9b      	lsrs	r3, r3, #26
 8005402:	3301      	adds	r3, #1
 8005404:	f003 021f 	and.w	r2, r3, #31
 8005408:	4613      	mov	r3, r2
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	4413      	add	r3, r2
 800540e:	051b      	lsls	r3, r3, #20
 8005410:	e018      	b.n	8005444 <HAL_ADC_ConfigChannel+0x5a8>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541a:	fa93 f3a3 	rbit	r3, r3
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005422:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800542a:	2320      	movs	r3, #32
 800542c:	e003      	b.n	8005436 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800542e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005430:	fab3 f383 	clz	r3, r3
 8005434:	b2db      	uxtb	r3, r3
 8005436:	3301      	adds	r3, #1
 8005438:	f003 021f 	and.w	r2, r3, #31
 800543c:	4613      	mov	r3, r2
 800543e:	005b      	lsls	r3, r3, #1
 8005440:	4413      	add	r3, r2
 8005442:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005444:	430b      	orrs	r3, r1
 8005446:	e07e      	b.n	8005546 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005450:	2b00      	cmp	r3, #0
 8005452:	d107      	bne.n	8005464 <HAL_ADC_ConfigChannel+0x5c8>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	0e9b      	lsrs	r3, r3, #26
 800545a:	3301      	adds	r3, #1
 800545c:	069b      	lsls	r3, r3, #26
 800545e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005462:	e015      	b.n	8005490 <HAL_ADC_ConfigChannel+0x5f4>
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546c:	fa93 f3a3 	rbit	r3, r3
 8005470:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005474:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800547c:	2320      	movs	r3, #32
 800547e:	e003      	b.n	8005488 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005482:	fab3 f383 	clz	r3, r3
 8005486:	b2db      	uxtb	r3, r3
 8005488:	3301      	adds	r3, #1
 800548a:	069b      	lsls	r3, r3, #26
 800548c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005498:	2b00      	cmp	r3, #0
 800549a:	d109      	bne.n	80054b0 <HAL_ADC_ConfigChannel+0x614>
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	0e9b      	lsrs	r3, r3, #26
 80054a2:	3301      	adds	r3, #1
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	2101      	movs	r1, #1
 80054aa:	fa01 f303 	lsl.w	r3, r1, r3
 80054ae:	e017      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x644>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	fa93 f3a3 	rbit	r3, r3
 80054bc:	61fb      	str	r3, [r7, #28]
  return result;
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d101      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80054c8:	2320      	movs	r3, #32
 80054ca:	e003      	b.n	80054d4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	fab3 f383 	clz	r3, r3
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	3301      	adds	r3, #1
 80054d6:	f003 031f 	and.w	r3, r3, #31
 80054da:	2101      	movs	r1, #1
 80054dc:	fa01 f303 	lsl.w	r3, r1, r3
 80054e0:	ea42 0103 	orr.w	r1, r2, r3
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10d      	bne.n	800550c <HAL_ADC_ConfigChannel+0x670>
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	0e9b      	lsrs	r3, r3, #26
 80054f6:	3301      	adds	r3, #1
 80054f8:	f003 021f 	and.w	r2, r3, #31
 80054fc:	4613      	mov	r3, r2
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	4413      	add	r3, r2
 8005502:	3b1e      	subs	r3, #30
 8005504:	051b      	lsls	r3, r3, #20
 8005506:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800550a:	e01b      	b.n	8005544 <HAL_ADC_ConfigChannel+0x6a8>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	fa93 f3a3 	rbit	r3, r3
 8005518:	613b      	str	r3, [r7, #16]
  return result;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005524:	2320      	movs	r3, #32
 8005526:	e003      	b.n	8005530 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	fab3 f383 	clz	r3, r3
 800552e:	b2db      	uxtb	r3, r3
 8005530:	3301      	adds	r3, #1
 8005532:	f003 021f 	and.w	r2, r3, #31
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	3b1e      	subs	r3, #30
 800553e:	051b      	lsls	r3, r3, #20
 8005540:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005544:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800554a:	4619      	mov	r1, r3
 800554c:	f7ff fa12 	bl	8004974 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	4b09      	ldr	r3, [pc, #36]	@ (800557c <HAL_ADC_ConfigChannel+0x6e0>)
 8005556:	4013      	ands	r3, r2
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 80be 	beq.w	80056da <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005566:	d004      	beq.n	8005572 <HAL_ADC_ConfigChannel+0x6d6>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a04      	ldr	r2, [pc, #16]	@ (8005580 <HAL_ADC_ConfigChannel+0x6e4>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d10a      	bne.n	8005588 <HAL_ADC_ConfigChannel+0x6ec>
 8005572:	4b04      	ldr	r3, [pc, #16]	@ (8005584 <HAL_ADC_ConfigChannel+0x6e8>)
 8005574:	e009      	b.n	800558a <HAL_ADC_ConfigChannel+0x6ee>
 8005576:	bf00      	nop
 8005578:	407f0000 	.word	0x407f0000
 800557c:	80080000 	.word	0x80080000
 8005580:	50000100 	.word	0x50000100
 8005584:	50000300 	.word	0x50000300
 8005588:	4b59      	ldr	r3, [pc, #356]	@ (80056f0 <HAL_ADC_ConfigChannel+0x854>)
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff f91a 	bl	80047c4 <LL_ADC_GetCommonPathInternalCh>
 8005590:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a56      	ldr	r2, [pc, #344]	@ (80056f4 <HAL_ADC_ConfigChannel+0x858>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d004      	beq.n	80055a8 <HAL_ADC_ConfigChannel+0x70c>
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a55      	ldr	r2, [pc, #340]	@ (80056f8 <HAL_ADC_ConfigChannel+0x85c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d13a      	bne.n	800561e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80055a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d134      	bne.n	800561e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055bc:	d005      	beq.n	80055ca <HAL_ADC_ConfigChannel+0x72e>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a4e      	ldr	r2, [pc, #312]	@ (80056fc <HAL_ADC_ConfigChannel+0x860>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	f040 8085 	bne.w	80056d4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055d2:	d004      	beq.n	80055de <HAL_ADC_ConfigChannel+0x742>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a49      	ldr	r2, [pc, #292]	@ (8005700 <HAL_ADC_ConfigChannel+0x864>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d101      	bne.n	80055e2 <HAL_ADC_ConfigChannel+0x746>
 80055de:	4a49      	ldr	r2, [pc, #292]	@ (8005704 <HAL_ADC_ConfigChannel+0x868>)
 80055e0:	e000      	b.n	80055e4 <HAL_ADC_ConfigChannel+0x748>
 80055e2:	4a43      	ldr	r2, [pc, #268]	@ (80056f0 <HAL_ADC_ConfigChannel+0x854>)
 80055e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055ec:	4619      	mov	r1, r3
 80055ee:	4610      	mov	r0, r2
 80055f0:	f7ff f8d5 	bl	800479e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055f4:	4b44      	ldr	r3, [pc, #272]	@ (8005708 <HAL_ADC_ConfigChannel+0x86c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	099b      	lsrs	r3, r3, #6
 80055fa:	4a44      	ldr	r2, [pc, #272]	@ (800570c <HAL_ADC_ConfigChannel+0x870>)
 80055fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005600:	099b      	lsrs	r3, r3, #6
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	4613      	mov	r3, r2
 8005606:	005b      	lsls	r3, r3, #1
 8005608:	4413      	add	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800560e:	e002      	b.n	8005616 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	3b01      	subs	r3, #1
 8005614:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1f9      	bne.n	8005610 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800561c:	e05a      	b.n	80056d4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a3b      	ldr	r2, [pc, #236]	@ (8005710 <HAL_ADC_ConfigChannel+0x874>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d125      	bne.n	8005674 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005628:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800562c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d11f      	bne.n	8005674 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a31      	ldr	r2, [pc, #196]	@ (8005700 <HAL_ADC_ConfigChannel+0x864>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d104      	bne.n	8005648 <HAL_ADC_ConfigChannel+0x7ac>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a34      	ldr	r2, [pc, #208]	@ (8005714 <HAL_ADC_ConfigChannel+0x878>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d047      	beq.n	80056d8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005650:	d004      	beq.n	800565c <HAL_ADC_ConfigChannel+0x7c0>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a2a      	ldr	r2, [pc, #168]	@ (8005700 <HAL_ADC_ConfigChannel+0x864>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d101      	bne.n	8005660 <HAL_ADC_ConfigChannel+0x7c4>
 800565c:	4a29      	ldr	r2, [pc, #164]	@ (8005704 <HAL_ADC_ConfigChannel+0x868>)
 800565e:	e000      	b.n	8005662 <HAL_ADC_ConfigChannel+0x7c6>
 8005660:	4a23      	ldr	r2, [pc, #140]	@ (80056f0 <HAL_ADC_ConfigChannel+0x854>)
 8005662:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005666:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800566a:	4619      	mov	r1, r3
 800566c:	4610      	mov	r0, r2
 800566e:	f7ff f896 	bl	800479e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005672:	e031      	b.n	80056d8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a27      	ldr	r2, [pc, #156]	@ (8005718 <HAL_ADC_ConfigChannel+0x87c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d12d      	bne.n	80056da <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800567e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d127      	bne.n	80056da <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a1c      	ldr	r2, [pc, #112]	@ (8005700 <HAL_ADC_ConfigChannel+0x864>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d022      	beq.n	80056da <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800569c:	d004      	beq.n	80056a8 <HAL_ADC_ConfigChannel+0x80c>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a17      	ldr	r2, [pc, #92]	@ (8005700 <HAL_ADC_ConfigChannel+0x864>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d101      	bne.n	80056ac <HAL_ADC_ConfigChannel+0x810>
 80056a8:	4a16      	ldr	r2, [pc, #88]	@ (8005704 <HAL_ADC_ConfigChannel+0x868>)
 80056aa:	e000      	b.n	80056ae <HAL_ADC_ConfigChannel+0x812>
 80056ac:	4a10      	ldr	r2, [pc, #64]	@ (80056f0 <HAL_ADC_ConfigChannel+0x854>)
 80056ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056b6:	4619      	mov	r1, r3
 80056b8:	4610      	mov	r0, r2
 80056ba:	f7ff f870 	bl	800479e <LL_ADC_SetCommonPathInternalCh>
 80056be:	e00c      	b.n	80056da <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c4:	f043 0220 	orr.w	r2, r3, #32
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80056d2:	e002      	b.n	80056da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056d4:	bf00      	nop
 80056d6:	e000      	b.n	80056da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80056e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	37d8      	adds	r7, #216	@ 0xd8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	50000700 	.word	0x50000700
 80056f4:	c3210000 	.word	0xc3210000
 80056f8:	90c00010 	.word	0x90c00010
 80056fc:	50000600 	.word	0x50000600
 8005700:	50000100 	.word	0x50000100
 8005704:	50000300 	.word	0x50000300
 8005708:	20000240 	.word	0x20000240
 800570c:	053e2d63 	.word	0x053e2d63
 8005710:	c7520000 	.word	0xc7520000
 8005714:	50000500 	.word	0x50000500
 8005718:	cb840000 	.word	0xcb840000

0800571c <LL_ADC_IsEnabled>:
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f003 0301 	and.w	r3, r3, #1
 800572c:	2b01      	cmp	r3, #1
 800572e:	d101      	bne.n	8005734 <LL_ADC_IsEnabled+0x18>
 8005730:	2301      	movs	r3, #1
 8005732:	e000      	b.n	8005736 <LL_ADC_IsEnabled+0x1a>
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <LL_ADC_REG_IsConversionOngoing>:
{
 8005742:	b480      	push	{r7}
 8005744:	b083      	sub	sp, #12
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b04      	cmp	r3, #4
 8005754:	d101      	bne.n	800575a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005768:	b590      	push	{r4, r7, lr}
 800576a:	b0a1      	sub	sp, #132	@ 0x84
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800577e:	2b01      	cmp	r3, #1
 8005780:	d101      	bne.n	8005786 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005782:	2302      	movs	r3, #2
 8005784:	e0e7      	b.n	8005956 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800578e:	2300      	movs	r3, #0
 8005790:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005792:	2300      	movs	r3, #0
 8005794:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800579e:	d102      	bne.n	80057a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80057a0:	4b6f      	ldr	r3, [pc, #444]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80057a2:	60bb      	str	r3, [r7, #8]
 80057a4:	e009      	b.n	80057ba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a6e      	ldr	r2, [pc, #440]	@ (8005964 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d102      	bne.n	80057b6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80057b0:	4b6d      	ldr	r3, [pc, #436]	@ (8005968 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	e001      	b.n	80057ba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80057b6:	2300      	movs	r3, #0
 80057b8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10b      	bne.n	80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c4:	f043 0220 	orr.w	r2, r3, #32
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0be      	b.n	8005956 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4618      	mov	r0, r3
 80057dc:	f7ff ffb1 	bl	8005742 <LL_ADC_REG_IsConversionOngoing>
 80057e0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff ffab 	bl	8005742 <LL_ADC_REG_IsConversionOngoing>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f040 80a0 	bne.w	8005934 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80057f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f040 809c 	bne.w	8005934 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005804:	d004      	beq.n	8005810 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a55      	ldr	r2, [pc, #340]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d101      	bne.n	8005814 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005810:	4b56      	ldr	r3, [pc, #344]	@ (800596c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005812:	e000      	b.n	8005816 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005814:	4b56      	ldr	r3, [pc, #344]	@ (8005970 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005816:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d04b      	beq.n	80058b8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	6859      	ldr	r1, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005832:	035b      	lsls	r3, r3, #13
 8005834:	430b      	orrs	r3, r1
 8005836:	431a      	orrs	r2, r3
 8005838:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800583a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005844:	d004      	beq.n	8005850 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a45      	ldr	r2, [pc, #276]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d10f      	bne.n	8005870 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005850:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005854:	f7ff ff62 	bl	800571c <LL_ADC_IsEnabled>
 8005858:	4604      	mov	r4, r0
 800585a:	4841      	ldr	r0, [pc, #260]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800585c:	f7ff ff5e 	bl	800571c <LL_ADC_IsEnabled>
 8005860:	4603      	mov	r3, r0
 8005862:	4323      	orrs	r3, r4
 8005864:	2b00      	cmp	r3, #0
 8005866:	bf0c      	ite	eq
 8005868:	2301      	moveq	r3, #1
 800586a:	2300      	movne	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	e012      	b.n	8005896 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005870:	483c      	ldr	r0, [pc, #240]	@ (8005964 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005872:	f7ff ff53 	bl	800571c <LL_ADC_IsEnabled>
 8005876:	4604      	mov	r4, r0
 8005878:	483b      	ldr	r0, [pc, #236]	@ (8005968 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800587a:	f7ff ff4f 	bl	800571c <LL_ADC_IsEnabled>
 800587e:	4603      	mov	r3, r0
 8005880:	431c      	orrs	r4, r3
 8005882:	483c      	ldr	r0, [pc, #240]	@ (8005974 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005884:	f7ff ff4a 	bl	800571c <LL_ADC_IsEnabled>
 8005888:	4603      	mov	r3, r0
 800588a:	4323      	orrs	r3, r4
 800588c:	2b00      	cmp	r3, #0
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d056      	beq.n	8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800589a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80058a2:	f023 030f 	bic.w	r3, r3, #15
 80058a6:	683a      	ldr	r2, [r7, #0]
 80058a8:	6811      	ldr	r1, [r2, #0]
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	6892      	ldr	r2, [r2, #8]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	431a      	orrs	r2, r3
 80058b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058b4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058b6:	e047      	b.n	8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80058b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058c2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058cc:	d004      	beq.n	80058d8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a23      	ldr	r2, [pc, #140]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d10f      	bne.n	80058f8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80058d8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80058dc:	f7ff ff1e 	bl	800571c <LL_ADC_IsEnabled>
 80058e0:	4604      	mov	r4, r0
 80058e2:	481f      	ldr	r0, [pc, #124]	@ (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058e4:	f7ff ff1a 	bl	800571c <LL_ADC_IsEnabled>
 80058e8:	4603      	mov	r3, r0
 80058ea:	4323      	orrs	r3, r4
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	bf0c      	ite	eq
 80058f0:	2301      	moveq	r3, #1
 80058f2:	2300      	movne	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	e012      	b.n	800591e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80058f8:	481a      	ldr	r0, [pc, #104]	@ (8005964 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80058fa:	f7ff ff0f 	bl	800571c <LL_ADC_IsEnabled>
 80058fe:	4604      	mov	r4, r0
 8005900:	4819      	ldr	r0, [pc, #100]	@ (8005968 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005902:	f7ff ff0b 	bl	800571c <LL_ADC_IsEnabled>
 8005906:	4603      	mov	r3, r0
 8005908:	431c      	orrs	r4, r3
 800590a:	481a      	ldr	r0, [pc, #104]	@ (8005974 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800590c:	f7ff ff06 	bl	800571c <LL_ADC_IsEnabled>
 8005910:	4603      	mov	r3, r0
 8005912:	4323      	orrs	r3, r4
 8005914:	2b00      	cmp	r3, #0
 8005916:	bf0c      	ite	eq
 8005918:	2301      	moveq	r3, #1
 800591a:	2300      	movne	r3, #0
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d012      	beq.n	8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800592a:	f023 030f 	bic.w	r3, r3, #15
 800592e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005930:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005932:	e009      	b.n	8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005938:	f043 0220 	orr.w	r2, r3, #32
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005946:	e000      	b.n	800594a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005948:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005952:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005956:	4618      	mov	r0, r3
 8005958:	3784      	adds	r7, #132	@ 0x84
 800595a:	46bd      	mov	sp, r7
 800595c:	bd90      	pop	{r4, r7, pc}
 800595e:	bf00      	nop
 8005960:	50000100 	.word	0x50000100
 8005964:	50000400 	.word	0x50000400
 8005968:	50000500 	.word	0x50000500
 800596c:	50000300 	.word	0x50000300
 8005970:	50000700 	.word	0x50000700
 8005974:	50000600 	.word	0x50000600

08005978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f003 0307 	and.w	r3, r3, #7
 8005986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005988:	4b0c      	ldr	r3, [pc, #48]	@ (80059bc <__NVIC_SetPriorityGrouping+0x44>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005994:	4013      	ands	r3, r2
 8005996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80059a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80059a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059aa:	4a04      	ldr	r2, [pc, #16]	@ (80059bc <__NVIC_SetPriorityGrouping+0x44>)
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	60d3      	str	r3, [r2, #12]
}
 80059b0:	bf00      	nop
 80059b2:	3714      	adds	r7, #20
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	e000ed00 	.word	0xe000ed00

080059c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059c4:	4b04      	ldr	r3, [pc, #16]	@ (80059d8 <__NVIC_GetPriorityGrouping+0x18>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	0a1b      	lsrs	r3, r3, #8
 80059ca:	f003 0307 	and.w	r3, r3, #7
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr
 80059d8:	e000ed00 	.word	0xe000ed00

080059dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	4603      	mov	r3, r0
 80059e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	db0b      	blt.n	8005a06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059ee:	79fb      	ldrb	r3, [r7, #7]
 80059f0:	f003 021f 	and.w	r2, r3, #31
 80059f4:	4907      	ldr	r1, [pc, #28]	@ (8005a14 <__NVIC_EnableIRQ+0x38>)
 80059f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059fa:	095b      	lsrs	r3, r3, #5
 80059fc:	2001      	movs	r0, #1
 80059fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a06:	bf00      	nop
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	e000e100 	.word	0xe000e100

08005a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	6039      	str	r1, [r7, #0]
 8005a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	db0a      	blt.n	8005a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	490c      	ldr	r1, [pc, #48]	@ (8005a64 <__NVIC_SetPriority+0x4c>)
 8005a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a36:	0112      	lsls	r2, r2, #4
 8005a38:	b2d2      	uxtb	r2, r2
 8005a3a:	440b      	add	r3, r1
 8005a3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a40:	e00a      	b.n	8005a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	b2da      	uxtb	r2, r3
 8005a46:	4908      	ldr	r1, [pc, #32]	@ (8005a68 <__NVIC_SetPriority+0x50>)
 8005a48:	79fb      	ldrb	r3, [r7, #7]
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	3b04      	subs	r3, #4
 8005a50:	0112      	lsls	r2, r2, #4
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	440b      	add	r3, r1
 8005a56:	761a      	strb	r2, [r3, #24]
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr
 8005a64:	e000e100 	.word	0xe000e100
 8005a68:	e000ed00 	.word	0xe000ed00

08005a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b089      	sub	sp, #36	@ 0x24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 0307 	and.w	r3, r3, #7
 8005a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f1c3 0307 	rsb	r3, r3, #7
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	bf28      	it	cs
 8005a8a:	2304      	movcs	r3, #4
 8005a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	3304      	adds	r3, #4
 8005a92:	2b06      	cmp	r3, #6
 8005a94:	d902      	bls.n	8005a9c <NVIC_EncodePriority+0x30>
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	3b03      	subs	r3, #3
 8005a9a:	e000      	b.n	8005a9e <NVIC_EncodePriority+0x32>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	43da      	mvns	r2, r3
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	401a      	ands	r2, r3
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	fa01 f303 	lsl.w	r3, r1, r3
 8005abe:	43d9      	mvns	r1, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ac4:	4313      	orrs	r3, r2
         );
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3724      	adds	r7, #36	@ 0x24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
	...

08005ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ae4:	d301      	bcc.n	8005aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e00f      	b.n	8005b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005aea:	4a0a      	ldr	r2, [pc, #40]	@ (8005b14 <SysTick_Config+0x40>)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005af2:	210f      	movs	r1, #15
 8005af4:	f04f 30ff 	mov.w	r0, #4294967295
 8005af8:	f7ff ff8e 	bl	8005a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005afc:	4b05      	ldr	r3, [pc, #20]	@ (8005b14 <SysTick_Config+0x40>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b02:	4b04      	ldr	r3, [pc, #16]	@ (8005b14 <SysTick_Config+0x40>)
 8005b04:	2207      	movs	r2, #7
 8005b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	e000e010 	.word	0xe000e010

08005b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7ff ff29 	bl	8005978 <__NVIC_SetPriorityGrouping>
}
 8005b26:	bf00      	nop
 8005b28:	3708      	adds	r7, #8
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b086      	sub	sp, #24
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	4603      	mov	r3, r0
 8005b36:	60b9      	str	r1, [r7, #8]
 8005b38:	607a      	str	r2, [r7, #4]
 8005b3a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b3c:	f7ff ff40 	bl	80059c0 <__NVIC_GetPriorityGrouping>
 8005b40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	6978      	ldr	r0, [r7, #20]
 8005b48:	f7ff ff90 	bl	8005a6c <NVIC_EncodePriority>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b52:	4611      	mov	r1, r2
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff5f 	bl	8005a18 <__NVIC_SetPriority>
}
 8005b5a:	bf00      	nop
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b082      	sub	sp, #8
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	4603      	mov	r3, r0
 8005b6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7ff ff33 	bl	80059dc <__NVIC_EnableIRQ>
}
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7ff ffa4 	bl	8005ad4 <SysTick_Config>
 8005b8c:	4603      	mov	r3, r0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e08d      	b.n	8005cc6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	4b47      	ldr	r3, [pc, #284]	@ (8005cd0 <HAL_DMA_Init+0x138>)
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d80f      	bhi.n	8005bd6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	4b45      	ldr	r3, [pc, #276]	@ (8005cd4 <HAL_DMA_Init+0x13c>)
 8005bbe:	4413      	add	r3, r2
 8005bc0:	4a45      	ldr	r2, [pc, #276]	@ (8005cd8 <HAL_DMA_Init+0x140>)
 8005bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc6:	091b      	lsrs	r3, r3, #4
 8005bc8:	009a      	lsls	r2, r3, #2
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a42      	ldr	r2, [pc, #264]	@ (8005cdc <HAL_DMA_Init+0x144>)
 8005bd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8005bd4:	e00e      	b.n	8005bf4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	4b40      	ldr	r3, [pc, #256]	@ (8005ce0 <HAL_DMA_Init+0x148>)
 8005bde:	4413      	add	r3, r2
 8005be0:	4a3d      	ldr	r2, [pc, #244]	@ (8005cd8 <HAL_DMA_Init+0x140>)
 8005be2:	fba2 2303 	umull	r2, r3, r2, r3
 8005be6:	091b      	lsrs	r3, r3, #4
 8005be8:	009a      	lsls	r2, r3, #2
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a3c      	ldr	r2, [pc, #240]	@ (8005ce4 <HAL_DMA_Init+0x14c>)
 8005bf2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c0e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 fa76 	bl	8006138 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c54:	d102      	bne.n	8005c5c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005c70:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d010      	beq.n	8005c9c <HAL_DMA_Init+0x104>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d80c      	bhi.n	8005c9c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 fa96 	bl	80061b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005c98:	605a      	str	r2, [r3, #4]
 8005c9a:	e008      	b.n	8005cae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	40020407 	.word	0x40020407
 8005cd4:	bffdfff8 	.word	0xbffdfff8
 8005cd8:	cccccccd 	.word	0xcccccccd
 8005cdc:	40020000 	.word	0x40020000
 8005ce0:	bffdfbf8 	.word	0xbffdfbf8
 8005ce4:	40020400 	.word	0x40020400

08005ce8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_DMA_Start_IT+0x20>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e066      	b.n	8005dd6 <HAL_DMA_Start_IT+0xee>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d155      	bne.n	8005dc8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 0201 	bic.w	r2, r2, #1
 8005d38:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	68b9      	ldr	r1, [r7, #8]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f9bb 	bl	80060bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 020e 	orr.w	r2, r2, #14
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	e00f      	b.n	8005d80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0204 	bic.w	r2, r2, #4
 8005d6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 020a 	orr.w	r2, r2, #10
 8005d7e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d007      	beq.n	8005d9e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d9c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d007      	beq.n	8005db6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005db4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
 8005dc6:	e005      	b.n	8005dd4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005dd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b085      	sub	sp, #20
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005de6:	2300      	movs	r3, #0
 8005de8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d005      	beq.n	8005e02 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2204      	movs	r2, #4
 8005dfa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	73fb      	strb	r3, [r7, #15]
 8005e00:	e037      	b.n	8005e72 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 020e 	bic.w	r2, r2, #14
 8005e10:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e20:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0201 	bic.w	r2, r2, #1
 8005e30:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e36:	f003 021f 	and.w	r2, r3, #31
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e3e:	2101      	movs	r1, #1
 8005e40:	fa01 f202 	lsl.w	r2, r1, r2
 8005e44:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005e4e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00c      	beq.n	8005e72 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e66:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e70:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3714      	adds	r7, #20
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d00d      	beq.n	8005ec4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2204      	movs	r2, #4
 8005eac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	73fb      	strb	r3, [r7, #15]
 8005ec2:	e047      	b.n	8005f54 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 020e 	bic.w	r2, r2, #14
 8005ed2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0201 	bic.w	r2, r2, #1
 8005ee2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ef2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ef8:	f003 021f 	and.w	r2, r3, #31
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f00:	2101      	movs	r1, #1
 8005f02:	fa01 f202 	lsl.w	r2, r1, r2
 8005f06:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005f10:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00c      	beq.n	8005f34 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f28:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f32:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d003      	beq.n	8005f54 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	4798      	blx	r3
    }
  }
  return status;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	2204      	movs	r2, #4
 8005f80:	409a      	lsls	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4013      	ands	r3, r2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d026      	beq.n	8005fd8 <HAL_DMA_IRQHandler+0x7a>
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d021      	beq.n	8005fd8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0320 	and.w	r3, r3, #32
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d107      	bne.n	8005fb2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0204 	bic.w	r2, r2, #4
 8005fb0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fb6:	f003 021f 	and.w	r2, r3, #31
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbe:	2104      	movs	r1, #4
 8005fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8005fc4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d071      	beq.n	80060b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005fd6:	e06c      	b.n	80060b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fdc:	f003 031f 	and.w	r3, r3, #31
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	409a      	lsls	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d02e      	beq.n	800604a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d029      	beq.n	800604a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0320 	and.w	r3, r3, #32
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10b      	bne.n	800601c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 020a 	bic.w	r2, r2, #10
 8006012:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006020:	f003 021f 	and.w	r2, r3, #31
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	2102      	movs	r1, #2
 800602a:	fa01 f202 	lsl.w	r2, r1, r2
 800602e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603c:	2b00      	cmp	r3, #0
 800603e:	d038      	beq.n	80060b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006048:	e033      	b.n	80060b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800604e:	f003 031f 	and.w	r3, r3, #31
 8006052:	2208      	movs	r2, #8
 8006054:	409a      	lsls	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	4013      	ands	r3, r2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d02a      	beq.n	80060b4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b00      	cmp	r3, #0
 8006066:	d025      	beq.n	80060b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 020e 	bic.w	r2, r2, #14
 8006076:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607c:	f003 021f 	and.w	r2, r3, #31
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006084:	2101      	movs	r1, #1
 8006086:	fa01 f202 	lsl.w	r2, r1, r2
 800608a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d004      	beq.n	80060b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80060b2:	bf00      	nop
 80060b4:	bf00      	nop
}
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d004      	beq.n	80060e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060e4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ea:	f003 021f 	and.w	r2, r3, #31
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f2:	2101      	movs	r1, #1
 80060f4:	fa01 f202 	lsl.w	r2, r1, r2
 80060f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	683a      	ldr	r2, [r7, #0]
 8006100:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	2b10      	cmp	r3, #16
 8006108:	d108      	bne.n	800611c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800611a:	e007      	b.n	800612c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	60da      	str	r2, [r3, #12]
}
 800612c:	bf00      	nop
 800612e:	3714      	adds	r7, #20
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	461a      	mov	r2, r3
 8006146:	4b16      	ldr	r3, [pc, #88]	@ (80061a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006148:	429a      	cmp	r2, r3
 800614a:	d802      	bhi.n	8006152 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800614c:	4b15      	ldr	r3, [pc, #84]	@ (80061a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	e001      	b.n	8006156 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006152:	4b15      	ldr	r3, [pc, #84]	@ (80061a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006154:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	3b08      	subs	r3, #8
 8006162:	4a12      	ldr	r2, [pc, #72]	@ (80061ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006164:	fba2 2303 	umull	r2, r3, r2, r3
 8006168:	091b      	lsrs	r3, r3, #4
 800616a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006170:	089b      	lsrs	r3, r3, #2
 8006172:	009a      	lsls	r2, r3, #2
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	461a      	mov	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a0b      	ldr	r2, [pc, #44]	@ (80061b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006182:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f003 031f 	and.w	r3, r3, #31
 800618a:	2201      	movs	r2, #1
 800618c:	409a      	lsls	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006192:	bf00      	nop
 8006194:	371c      	adds	r7, #28
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	40020407 	.word	0x40020407
 80061a4:	40020800 	.word	0x40020800
 80061a8:	40020820 	.word	0x40020820
 80061ac:	cccccccd 	.word	0xcccccccd
 80061b0:	40020880 	.word	0x40020880

080061b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	4b0b      	ldr	r3, [pc, #44]	@ (80061f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	461a      	mov	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a08      	ldr	r2, [pc, #32]	@ (80061f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80061d6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	3b01      	subs	r3, #1
 80061dc:	f003 031f 	and.w	r3, r3, #31
 80061e0:	2201      	movs	r2, #1
 80061e2:	409a      	lsls	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80061e8:	bf00      	nop
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	1000823f 	.word	0x1000823f
 80061f8:	40020940 	.word	0x40020940

080061fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006206:	2300      	movs	r3, #0
 8006208:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800620a:	e15a      	b.n	80064c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	2101      	movs	r1, #1
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	fa01 f303 	lsl.w	r3, r1, r3
 8006218:	4013      	ands	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b00      	cmp	r3, #0
 8006220:	f000 814c 	beq.w	80064bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f003 0303 	and.w	r3, r3, #3
 800622c:	2b01      	cmp	r3, #1
 800622e:	d005      	beq.n	800623c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006238:	2b02      	cmp	r3, #2
 800623a:	d130      	bne.n	800629e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	005b      	lsls	r3, r3, #1
 8006246:	2203      	movs	r2, #3
 8006248:	fa02 f303 	lsl.w	r3, r2, r3
 800624c:	43db      	mvns	r3, r3
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	4013      	ands	r3, r2
 8006252:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	68da      	ldr	r2, [r3, #12]
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	005b      	lsls	r3, r3, #1
 800625c:	fa02 f303 	lsl.w	r3, r2, r3
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006272:	2201      	movs	r2, #1
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	fa02 f303 	lsl.w	r3, r2, r3
 800627a:	43db      	mvns	r3, r3
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4013      	ands	r3, r2
 8006280:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	091b      	lsrs	r3, r3, #4
 8006288:	f003 0201 	and.w	r2, r3, #1
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	fa02 f303 	lsl.w	r3, r2, r3
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b03      	cmp	r3, #3
 80062a8:	d017      	beq.n	80062da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	2203      	movs	r2, #3
 80062b6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ba:	43db      	mvns	r3, r3
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	4013      	ands	r3, r2
 80062c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	689a      	ldr	r2, [r3, #8]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	fa02 f303 	lsl.w	r3, r2, r3
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d123      	bne.n	800632e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	08da      	lsrs	r2, r3, #3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	3208      	adds	r2, #8
 80062ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	f003 0307 	and.w	r3, r3, #7
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	220f      	movs	r2, #15
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4013      	ands	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	691a      	ldr	r2, [r3, #16]
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f003 0307 	and.w	r3, r3, #7
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	08da      	lsrs	r2, r3, #3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	3208      	adds	r2, #8
 8006328:	6939      	ldr	r1, [r7, #16]
 800632a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	005b      	lsls	r3, r3, #1
 8006338:	2203      	movs	r2, #3
 800633a:	fa02 f303 	lsl.w	r3, r2, r3
 800633e:	43db      	mvns	r3, r3
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4013      	ands	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f003 0203 	and.w	r2, r3, #3
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	fa02 f303 	lsl.w	r3, r2, r3
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 80a6 	beq.w	80064bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006370:	4b5b      	ldr	r3, [pc, #364]	@ (80064e0 <HAL_GPIO_Init+0x2e4>)
 8006372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006374:	4a5a      	ldr	r2, [pc, #360]	@ (80064e0 <HAL_GPIO_Init+0x2e4>)
 8006376:	f043 0301 	orr.w	r3, r3, #1
 800637a:	6613      	str	r3, [r2, #96]	@ 0x60
 800637c:	4b58      	ldr	r3, [pc, #352]	@ (80064e0 <HAL_GPIO_Init+0x2e4>)
 800637e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006380:	f003 0301 	and.w	r3, r3, #1
 8006384:	60bb      	str	r3, [r7, #8]
 8006386:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006388:	4a56      	ldr	r2, [pc, #344]	@ (80064e4 <HAL_GPIO_Init+0x2e8>)
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	089b      	lsrs	r3, r3, #2
 800638e:	3302      	adds	r3, #2
 8006390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006394:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f003 0303 	and.w	r3, r3, #3
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	220f      	movs	r2, #15
 80063a0:	fa02 f303 	lsl.w	r3, r2, r3
 80063a4:	43db      	mvns	r3, r3
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	4013      	ands	r3, r2
 80063aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80063b2:	d01f      	beq.n	80063f4 <HAL_GPIO_Init+0x1f8>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a4c      	ldr	r2, [pc, #304]	@ (80064e8 <HAL_GPIO_Init+0x2ec>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d019      	beq.n	80063f0 <HAL_GPIO_Init+0x1f4>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a4b      	ldr	r2, [pc, #300]	@ (80064ec <HAL_GPIO_Init+0x2f0>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d013      	beq.n	80063ec <HAL_GPIO_Init+0x1f0>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a4a      	ldr	r2, [pc, #296]	@ (80064f0 <HAL_GPIO_Init+0x2f4>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d00d      	beq.n	80063e8 <HAL_GPIO_Init+0x1ec>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a49      	ldr	r2, [pc, #292]	@ (80064f4 <HAL_GPIO_Init+0x2f8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d007      	beq.n	80063e4 <HAL_GPIO_Init+0x1e8>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a48      	ldr	r2, [pc, #288]	@ (80064f8 <HAL_GPIO_Init+0x2fc>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d101      	bne.n	80063e0 <HAL_GPIO_Init+0x1e4>
 80063dc:	2305      	movs	r3, #5
 80063de:	e00a      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063e0:	2306      	movs	r3, #6
 80063e2:	e008      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063e4:	2304      	movs	r3, #4
 80063e6:	e006      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063e8:	2303      	movs	r3, #3
 80063ea:	e004      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e002      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e000      	b.n	80063f6 <HAL_GPIO_Init+0x1fa>
 80063f4:	2300      	movs	r3, #0
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	f002 0203 	and.w	r2, r2, #3
 80063fc:	0092      	lsls	r2, r2, #2
 80063fe:	4093      	lsls	r3, r2
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	4313      	orrs	r3, r2
 8006404:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006406:	4937      	ldr	r1, [pc, #220]	@ (80064e4 <HAL_GPIO_Init+0x2e8>)
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	089b      	lsrs	r3, r3, #2
 800640c:	3302      	adds	r3, #2
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006414:	4b39      	ldr	r3, [pc, #228]	@ (80064fc <HAL_GPIO_Init+0x300>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	43db      	mvns	r3, r3
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4013      	ands	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d003      	beq.n	8006438 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	4313      	orrs	r3, r2
 8006436:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006438:	4a30      	ldr	r2, [pc, #192]	@ (80064fc <HAL_GPIO_Init+0x300>)
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800643e:	4b2f      	ldr	r3, [pc, #188]	@ (80064fc <HAL_GPIO_Init+0x300>)
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	43db      	mvns	r3, r3
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4013      	ands	r3, r2
 800644c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4313      	orrs	r3, r2
 8006460:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006462:	4a26      	ldr	r2, [pc, #152]	@ (80064fc <HAL_GPIO_Init+0x300>)
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006468:	4b24      	ldr	r3, [pc, #144]	@ (80064fc <HAL_GPIO_Init+0x300>)
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	43db      	mvns	r3, r3
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	4013      	ands	r3, r2
 8006476:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d003      	beq.n	800648c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	4313      	orrs	r3, r2
 800648a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800648c:	4a1b      	ldr	r2, [pc, #108]	@ (80064fc <HAL_GPIO_Init+0x300>)
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006492:	4b1a      	ldr	r3, [pc, #104]	@ (80064fc <HAL_GPIO_Init+0x300>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	43db      	mvns	r3, r3
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4013      	ands	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d003      	beq.n	80064b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80064b6:	4a11      	ldr	r2, [pc, #68]	@ (80064fc <HAL_GPIO_Init+0x300>)
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	3301      	adds	r3, #1
 80064c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	fa22 f303 	lsr.w	r3, r2, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f47f ae9d 	bne.w	800620c <HAL_GPIO_Init+0x10>
  }
}
 80064d2:	bf00      	nop
 80064d4:	bf00      	nop
 80064d6:	371c      	adds	r7, #28
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	40021000 	.word	0x40021000
 80064e4:	40010000 	.word	0x40010000
 80064e8:	48000400 	.word	0x48000400
 80064ec:	48000800 	.word	0x48000800
 80064f0:	48000c00 	.word	0x48000c00
 80064f4:	48001000 	.word	0x48001000
 80064f8:	48001400 	.word	0x48001400
 80064fc:	40010400 	.word	0x40010400

08006500 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	460b      	mov	r3, r1
 800650a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	691a      	ldr	r2, [r3, #16]
 8006510:	887b      	ldrh	r3, [r7, #2]
 8006512:	4013      	ands	r3, r2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006518:	2301      	movs	r3, #1
 800651a:	73fb      	strb	r3, [r7, #15]
 800651c:	e001      	b.n	8006522 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800651e:	2300      	movs	r3, #0
 8006520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006522:	7bfb      	ldrb	r3, [r7, #15]
}
 8006524:	4618      	mov	r0, r3
 8006526:	3714      	adds	r7, #20
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	460b      	mov	r3, r1
 800653a:	807b      	strh	r3, [r7, #2]
 800653c:	4613      	mov	r3, r2
 800653e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006540:	787b      	ldrb	r3, [r7, #1]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006546:	887a      	ldrh	r2, [r7, #2]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800654c:	e002      	b.n	8006554 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800654e:	887a      	ldrh	r2, [r7, #2]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
 8006566:	4603      	mov	r3, r0
 8006568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800656a:	4b08      	ldr	r3, [pc, #32]	@ (800658c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800656c:	695a      	ldr	r2, [r3, #20]
 800656e:	88fb      	ldrh	r3, [r7, #6]
 8006570:	4013      	ands	r3, r2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d006      	beq.n	8006584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006576:	4a05      	ldr	r2, [pc, #20]	@ (800658c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800657c:	88fb      	ldrh	r3, [r7, #6]
 800657e:	4618      	mov	r0, r3
 8006580:	f000 f806 	bl	8006590 <HAL_GPIO_EXTI_Callback>
  }
}
 8006584:	bf00      	nop
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	40010400 	.word	0x40010400

08006590 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	4603      	mov	r3, r0
 8006598:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
	...

080065a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d141      	bne.n	800663a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80065b6:	4b4b      	ldr	r3, [pc, #300]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065c2:	d131      	bne.n	8006628 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80065c4:	4b47      	ldr	r3, [pc, #284]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065ca:	4a46      	ldr	r2, [pc, #280]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80065d4:	4b43      	ldr	r3, [pc, #268]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80065dc:	4a41      	ldr	r2, [pc, #260]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80065de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80065e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80065e4:	4b40      	ldr	r3, [pc, #256]	@ (80066e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2232      	movs	r2, #50	@ 0x32
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	4a3f      	ldr	r2, [pc, #252]	@ (80066ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80065f0:	fba2 2303 	umull	r2, r3, r2, r3
 80065f4:	0c9b      	lsrs	r3, r3, #18
 80065f6:	3301      	adds	r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065fa:	e002      	b.n	8006602 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	3b01      	subs	r3, #1
 8006600:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006602:	4b38      	ldr	r3, [pc, #224]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006604:	695b      	ldr	r3, [r3, #20]
 8006606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800660a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660e:	d102      	bne.n	8006616 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1f2      	bne.n	80065fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006616:	4b33      	ldr	r3, [pc, #204]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800661e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006622:	d158      	bne.n	80066d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e057      	b.n	80066d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006628:	4b2e      	ldr	r3, [pc, #184]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800662a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800662e:	4a2d      	ldr	r2, [pc, #180]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006638:	e04d      	b.n	80066d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006640:	d141      	bne.n	80066c6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006642:	4b28      	ldr	r3, [pc, #160]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800664a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800664e:	d131      	bne.n	80066b4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006650:	4b24      	ldr	r3, [pc, #144]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006656:	4a23      	ldr	r2, [pc, #140]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800665c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006660:	4b20      	ldr	r3, [pc, #128]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006668:	4a1e      	ldr	r2, [pc, #120]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800666a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800666e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006670:	4b1d      	ldr	r3, [pc, #116]	@ (80066e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2232      	movs	r2, #50	@ 0x32
 8006676:	fb02 f303 	mul.w	r3, r2, r3
 800667a:	4a1c      	ldr	r2, [pc, #112]	@ (80066ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800667c:	fba2 2303 	umull	r2, r3, r2, r3
 8006680:	0c9b      	lsrs	r3, r3, #18
 8006682:	3301      	adds	r3, #1
 8006684:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006686:	e002      	b.n	800668e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	3b01      	subs	r3, #1
 800668c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800668e:	4b15      	ldr	r3, [pc, #84]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800669a:	d102      	bne.n	80066a2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1f2      	bne.n	8006688 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80066a2:	4b10      	ldr	r3, [pc, #64]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ae:	d112      	bne.n	80066d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e011      	b.n	80066d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80066b4:	4b0b      	ldr	r3, [pc, #44]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ba:	4a0a      	ldr	r2, [pc, #40]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80066c4:	e007      	b.n	80066d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80066c6:	4b07      	ldr	r3, [pc, #28]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80066ce:	4a05      	ldr	r2, [pc, #20]	@ (80066e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80066d4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr
 80066e4:	40007000 	.word	0x40007000
 80066e8:	20000240 	.word	0x20000240
 80066ec:	431bde83 	.word	0x431bde83

080066f0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80066f0:	b480      	push	{r7}
 80066f2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80066f4:	4b05      	ldr	r3, [pc, #20]	@ (800670c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	4a04      	ldr	r2, [pc, #16]	@ (800670c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80066fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066fe:	6093      	str	r3, [r2, #8]
}
 8006700:	bf00      	nop
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	40007000 	.word	0x40007000

08006710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b088      	sub	sp, #32
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e2fe      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d075      	beq.n	800681a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800672e:	4b97      	ldr	r3, [pc, #604]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 030c 	and.w	r3, r3, #12
 8006736:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006738:	4b94      	ldr	r3, [pc, #592]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f003 0303 	and.w	r3, r3, #3
 8006740:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	2b0c      	cmp	r3, #12
 8006746:	d102      	bne.n	800674e <HAL_RCC_OscConfig+0x3e>
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	2b03      	cmp	r3, #3
 800674c:	d002      	beq.n	8006754 <HAL_RCC_OscConfig+0x44>
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	2b08      	cmp	r3, #8
 8006752:	d10b      	bne.n	800676c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006754:	4b8d      	ldr	r3, [pc, #564]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d05b      	beq.n	8006818 <HAL_RCC_OscConfig+0x108>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d157      	bne.n	8006818 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e2d9      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006774:	d106      	bne.n	8006784 <HAL_RCC_OscConfig+0x74>
 8006776:	4b85      	ldr	r3, [pc, #532]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a84      	ldr	r2, [pc, #528]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800677c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006780:	6013      	str	r3, [r2, #0]
 8006782:	e01d      	b.n	80067c0 <HAL_RCC_OscConfig+0xb0>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800678c:	d10c      	bne.n	80067a8 <HAL_RCC_OscConfig+0x98>
 800678e:	4b7f      	ldr	r3, [pc, #508]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a7e      	ldr	r2, [pc, #504]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	4b7c      	ldr	r3, [pc, #496]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a7b      	ldr	r2, [pc, #492]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	e00b      	b.n	80067c0 <HAL_RCC_OscConfig+0xb0>
 80067a8:	4b78      	ldr	r3, [pc, #480]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a77      	ldr	r2, [pc, #476]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	4b75      	ldr	r3, [pc, #468]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a74      	ldr	r2, [pc, #464]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d013      	beq.n	80067f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c8:	f7fd ffca 	bl	8004760 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067d0:	f7fd ffc6 	bl	8004760 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b64      	cmp	r3, #100	@ 0x64
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e29e      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067e2:	4b6a      	ldr	r3, [pc, #424]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0f0      	beq.n	80067d0 <HAL_RCC_OscConfig+0xc0>
 80067ee:	e014      	b.n	800681a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067f0:	f7fd ffb6 	bl	8004760 <HAL_GetTick>
 80067f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80067f6:	e008      	b.n	800680a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f8:	f7fd ffb2 	bl	8004760 <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b64      	cmp	r3, #100	@ 0x64
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e28a      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800680a:	4b60      	ldr	r3, [pc, #384]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1f0      	bne.n	80067f8 <HAL_RCC_OscConfig+0xe8>
 8006816:	e000      	b.n	800681a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d075      	beq.n	8006912 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006826:	4b59      	ldr	r3, [pc, #356]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f003 030c 	and.w	r3, r3, #12
 800682e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006830:	4b56      	ldr	r3, [pc, #344]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f003 0303 	and.w	r3, r3, #3
 8006838:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	2b0c      	cmp	r3, #12
 800683e:	d102      	bne.n	8006846 <HAL_RCC_OscConfig+0x136>
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	2b02      	cmp	r3, #2
 8006844:	d002      	beq.n	800684c <HAL_RCC_OscConfig+0x13c>
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	2b04      	cmp	r3, #4
 800684a:	d11f      	bne.n	800688c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800684c:	4b4f      	ldr	r3, [pc, #316]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006854:	2b00      	cmp	r3, #0
 8006856:	d005      	beq.n	8006864 <HAL_RCC_OscConfig+0x154>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e25d      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006864:	4b49      	ldr	r3, [pc, #292]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	061b      	lsls	r3, r3, #24
 8006872:	4946      	ldr	r1, [pc, #280]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006874:	4313      	orrs	r3, r2
 8006876:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006878:	4b45      	ldr	r3, [pc, #276]	@ (8006990 <HAL_RCC_OscConfig+0x280>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4618      	mov	r0, r3
 800687e:	f7fd ff23 	bl	80046c8 <HAL_InitTick>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d043      	beq.n	8006910 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e249      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d023      	beq.n	80068dc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006894:	4b3d      	ldr	r3, [pc, #244]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a3c      	ldr	r2, [pc, #240]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800689a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800689e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a0:	f7fd ff5e 	bl	8004760 <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068a8:	f7fd ff5a 	bl	8004760 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e232      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068ba:	4b34      	ldr	r3, [pc, #208]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d0f0      	beq.n	80068a8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c6:	4b31      	ldr	r3, [pc, #196]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	061b      	lsls	r3, r3, #24
 80068d4:	492d      	ldr	r1, [pc, #180]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	604b      	str	r3, [r1, #4]
 80068da:	e01a      	b.n	8006912 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068dc:	4b2b      	ldr	r3, [pc, #172]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a2a      	ldr	r2, [pc, #168]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 80068e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e8:	f7fd ff3a 	bl	8004760 <HAL_GetTick>
 80068ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068f0:	f7fd ff36 	bl	8004760 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e20e      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006902:	4b22      	ldr	r3, [pc, #136]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1f0      	bne.n	80068f0 <HAL_RCC_OscConfig+0x1e0>
 800690e:	e000      	b.n	8006912 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006910:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0308 	and.w	r3, r3, #8
 800691a:	2b00      	cmp	r3, #0
 800691c:	d041      	beq.n	80069a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d01c      	beq.n	8006960 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006926:	4b19      	ldr	r3, [pc, #100]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006928:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800692c:	4a17      	ldr	r2, [pc, #92]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 800692e:	f043 0301 	orr.w	r3, r3, #1
 8006932:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006936:	f7fd ff13 	bl	8004760 <HAL_GetTick>
 800693a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800693c:	e008      	b.n	8006950 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800693e:	f7fd ff0f 	bl	8004760 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	2b02      	cmp	r3, #2
 800694a:	d901      	bls.n	8006950 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e1e7      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006950:	4b0e      	ldr	r3, [pc, #56]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006956:	f003 0302 	and.w	r3, r3, #2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d0ef      	beq.n	800693e <HAL_RCC_OscConfig+0x22e>
 800695e:	e020      	b.n	80069a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006960:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006966:	4a09      	ldr	r2, [pc, #36]	@ (800698c <HAL_RCC_OscConfig+0x27c>)
 8006968:	f023 0301 	bic.w	r3, r3, #1
 800696c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006970:	f7fd fef6 	bl	8004760 <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006976:	e00d      	b.n	8006994 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006978:	f7fd fef2 	bl	8004760 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b02      	cmp	r3, #2
 8006984:	d906      	bls.n	8006994 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e1ca      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
 800698a:	bf00      	nop
 800698c:	40021000 	.word	0x40021000
 8006990:	20000244 	.word	0x20000244
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006994:	4b8c      	ldr	r3, [pc, #560]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1ea      	bne.n	8006978 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0304 	and.w	r3, r3, #4
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f000 80a6 	beq.w	8006afc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069b0:	2300      	movs	r3, #0
 80069b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80069b4:	4b84      	ldr	r3, [pc, #528]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 80069b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <HAL_RCC_OscConfig+0x2b4>
 80069c0:	2301      	movs	r3, #1
 80069c2:	e000      	b.n	80069c6 <HAL_RCC_OscConfig+0x2b6>
 80069c4:	2300      	movs	r3, #0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00d      	beq.n	80069e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069ca:	4b7f      	ldr	r3, [pc, #508]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 80069cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ce:	4a7e      	ldr	r2, [pc, #504]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 80069d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80069d6:	4b7c      	ldr	r3, [pc, #496]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 80069d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069de:	60fb      	str	r3, [r7, #12]
 80069e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80069e2:	2301      	movs	r3, #1
 80069e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069e6:	4b79      	ldr	r3, [pc, #484]	@ (8006bcc <HAL_RCC_OscConfig+0x4bc>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d118      	bne.n	8006a24 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069f2:	4b76      	ldr	r3, [pc, #472]	@ (8006bcc <HAL_RCC_OscConfig+0x4bc>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a75      	ldr	r2, [pc, #468]	@ (8006bcc <HAL_RCC_OscConfig+0x4bc>)
 80069f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069fe:	f7fd feaf 	bl	8004760 <HAL_GetTick>
 8006a02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a04:	e008      	b.n	8006a18 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a06:	f7fd feab 	bl	8004760 <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d901      	bls.n	8006a18 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e183      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a18:	4b6c      	ldr	r3, [pc, #432]	@ (8006bcc <HAL_RCC_OscConfig+0x4bc>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d0f0      	beq.n	8006a06 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d108      	bne.n	8006a3e <HAL_RCC_OscConfig+0x32e>
 8006a2c:	4b66      	ldr	r3, [pc, #408]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a32:	4a65      	ldr	r2, [pc, #404]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a34:	f043 0301 	orr.w	r3, r3, #1
 8006a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a3c:	e024      	b.n	8006a88 <HAL_RCC_OscConfig+0x378>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	2b05      	cmp	r3, #5
 8006a44:	d110      	bne.n	8006a68 <HAL_RCC_OscConfig+0x358>
 8006a46:	4b60      	ldr	r3, [pc, #384]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a4c:	4a5e      	ldr	r2, [pc, #376]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a4e:	f043 0304 	orr.w	r3, r3, #4
 8006a52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a56:	4b5c      	ldr	r3, [pc, #368]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a66:	e00f      	b.n	8006a88 <HAL_RCC_OscConfig+0x378>
 8006a68:	4b57      	ldr	r3, [pc, #348]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a6e:	4a56      	ldr	r2, [pc, #344]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a70:	f023 0301 	bic.w	r3, r3, #1
 8006a74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a78:	4b53      	ldr	r3, [pc, #332]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a7e:	4a52      	ldr	r2, [pc, #328]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006a80:	f023 0304 	bic.w	r3, r3, #4
 8006a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d016      	beq.n	8006abe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a90:	f7fd fe66 	bl	8004760 <HAL_GetTick>
 8006a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a96:	e00a      	b.n	8006aae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a98:	f7fd fe62 	bl	8004760 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e138      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006aae:	4b46      	ldr	r3, [pc, #280]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d0ed      	beq.n	8006a98 <HAL_RCC_OscConfig+0x388>
 8006abc:	e015      	b.n	8006aea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006abe:	f7fd fe4f 	bl	8004760 <HAL_GetTick>
 8006ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ac4:	e00a      	b.n	8006adc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ac6:	f7fd fe4b 	bl	8004760 <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d901      	bls.n	8006adc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e121      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006adc:	4b3a      	ldr	r3, [pc, #232]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ae2:	f003 0302 	and.w	r3, r3, #2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1ed      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006aea:	7ffb      	ldrb	r3, [r7, #31]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d105      	bne.n	8006afc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006af0:	4b35      	ldr	r3, [pc, #212]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006af4:	4a34      	ldr	r2, [pc, #208]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006afa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0320 	and.w	r3, r3, #32
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d03c      	beq.n	8006b82 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d01c      	beq.n	8006b4a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006b10:	4b2d      	ldr	r3, [pc, #180]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b16:	4a2c      	ldr	r2, [pc, #176]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b18:	f043 0301 	orr.w	r3, r3, #1
 8006b1c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b20:	f7fd fe1e 	bl	8004760 <HAL_GetTick>
 8006b24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b26:	e008      	b.n	8006b3a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b28:	f7fd fe1a 	bl	8004760 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d901      	bls.n	8006b3a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e0f2      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b3a:	4b23      	ldr	r3, [pc, #140]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d0ef      	beq.n	8006b28 <HAL_RCC_OscConfig+0x418>
 8006b48:	e01b      	b.n	8006b82 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b50:	4a1d      	ldr	r2, [pc, #116]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b52:	f023 0301 	bic.w	r3, r3, #1
 8006b56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b5a:	f7fd fe01 	bl	8004760 <HAL_GetTick>
 8006b5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b60:	e008      	b.n	8006b74 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b62:	f7fd fdfd 	bl	8004760 <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	2b02      	cmp	r3, #2
 8006b6e:	d901      	bls.n	8006b74 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e0d5      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b74:	4b14      	ldr	r3, [pc, #80]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1ef      	bne.n	8006b62 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f000 80c9 	beq.w	8006d1e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f003 030c 	and.w	r3, r3, #12
 8006b94:	2b0c      	cmp	r3, #12
 8006b96:	f000 8083 	beq.w	8006ca0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d15e      	bne.n	8006c60 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ba2:	4b09      	ldr	r3, [pc, #36]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a08      	ldr	r2, [pc, #32]	@ (8006bc8 <HAL_RCC_OscConfig+0x4b8>)
 8006ba8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bae:	f7fd fdd7 	bl	8004760 <HAL_GetTick>
 8006bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bb4:	e00c      	b.n	8006bd0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bb6:	f7fd fdd3 	bl	8004760 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d905      	bls.n	8006bd0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e0ab      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
 8006bc8:	40021000 	.word	0x40021000
 8006bcc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bd0:	4b55      	ldr	r3, [pc, #340]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1ec      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006bdc:	4b52      	ldr	r3, [pc, #328]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006bde:	68da      	ldr	r2, [r3, #12]
 8006be0:	4b52      	ldr	r3, [pc, #328]	@ (8006d2c <HAL_RCC_OscConfig+0x61c>)
 8006be2:	4013      	ands	r3, r2
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6a11      	ldr	r1, [r2, #32]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bec:	3a01      	subs	r2, #1
 8006bee:	0112      	lsls	r2, r2, #4
 8006bf0:	4311      	orrs	r1, r2
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006bf6:	0212      	lsls	r2, r2, #8
 8006bf8:	4311      	orrs	r1, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006bfe:	0852      	lsrs	r2, r2, #1
 8006c00:	3a01      	subs	r2, #1
 8006c02:	0552      	lsls	r2, r2, #21
 8006c04:	4311      	orrs	r1, r2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006c0a:	0852      	lsrs	r2, r2, #1
 8006c0c:	3a01      	subs	r2, #1
 8006c0e:	0652      	lsls	r2, r2, #25
 8006c10:	4311      	orrs	r1, r2
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006c16:	06d2      	lsls	r2, r2, #27
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	4943      	ldr	r1, [pc, #268]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c20:	4b41      	ldr	r3, [pc, #260]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a40      	ldr	r2, [pc, #256]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c2a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c2c:	4b3e      	ldr	r3, [pc, #248]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	4a3d      	ldr	r2, [pc, #244]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c36:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c38:	f7fd fd92 	bl	8004760 <HAL_GetTick>
 8006c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c3e:	e008      	b.n	8006c52 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c40:	f7fd fd8e 	bl	8004760 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d901      	bls.n	8006c52 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e066      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c52:	4b35      	ldr	r3, [pc, #212]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d0f0      	beq.n	8006c40 <HAL_RCC_OscConfig+0x530>
 8006c5e:	e05e      	b.n	8006d1e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c60:	4b31      	ldr	r3, [pc, #196]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a30      	ldr	r2, [pc, #192]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c6c:	f7fd fd78 	bl	8004760 <HAL_GetTick>
 8006c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c72:	e008      	b.n	8006c86 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c74:	f7fd fd74 	bl	8004760 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d901      	bls.n	8006c86 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e04c      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c86:	4b28      	ldr	r3, [pc, #160]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1f0      	bne.n	8006c74 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006c92:	4b25      	ldr	r3, [pc, #148]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	4924      	ldr	r1, [pc, #144]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006c98:	4b25      	ldr	r3, [pc, #148]	@ (8006d30 <HAL_RCC_OscConfig+0x620>)
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	60cb      	str	r3, [r1, #12]
 8006c9e:	e03e      	b.n	8006d1e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	69db      	ldr	r3, [r3, #28]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e039      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006cac:	4b1e      	ldr	r3, [pc, #120]	@ (8006d28 <HAL_RCC_OscConfig+0x618>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	f003 0203 	and.w	r2, r3, #3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a1b      	ldr	r3, [r3, #32]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d12c      	bne.n	8006d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d123      	bne.n	8006d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d11b      	bne.n	8006d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d113      	bne.n	8006d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cfc:	085b      	lsrs	r3, r3, #1
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d109      	bne.n	8006d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d10:	085b      	lsrs	r3, r3, #1
 8006d12:	3b01      	subs	r3, #1
 8006d14:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d001      	beq.n	8006d1e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e000      	b.n	8006d20 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3720      	adds	r7, #32
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	40021000 	.word	0x40021000
 8006d2c:	019f800c 	.word	0x019f800c
 8006d30:	feeefffc 	.word	0xfeeefffc

08006d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e11e      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d4c:	4b91      	ldr	r3, [pc, #580]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 030f 	and.w	r3, r3, #15
 8006d54:	683a      	ldr	r2, [r7, #0]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d910      	bls.n	8006d7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d5a:	4b8e      	ldr	r3, [pc, #568]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f023 020f 	bic.w	r2, r3, #15
 8006d62:	498c      	ldr	r1, [pc, #560]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d6a:	4b8a      	ldr	r3, [pc, #552]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 030f 	and.w	r3, r3, #15
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d001      	beq.n	8006d7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e106      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d073      	beq.n	8006e70 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	2b03      	cmp	r3, #3
 8006d8e:	d129      	bne.n	8006de4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d90:	4b81      	ldr	r3, [pc, #516]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d101      	bne.n	8006da0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e0f4      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006da0:	f000 f99e 	bl	80070e0 <RCC_GetSysClockFreqFromPLLSource>
 8006da4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	4a7c      	ldr	r2, [pc, #496]	@ (8006f9c <HAL_RCC_ClockConfig+0x268>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d93f      	bls.n	8006e2e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006dae:	4b7a      	ldr	r3, [pc, #488]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d009      	beq.n	8006dce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d033      	beq.n	8006e2e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d12f      	bne.n	8006e2e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006dce:	4b72      	ldr	r3, [pc, #456]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dd6:	4a70      	ldr	r2, [pc, #448]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ddc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006dde:	2380      	movs	r3, #128	@ 0x80
 8006de0:	617b      	str	r3, [r7, #20]
 8006de2:	e024      	b.n	8006e2e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d107      	bne.n	8006dfc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dec:	4b6a      	ldr	r3, [pc, #424]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d109      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e0c6      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006dfc:	4b66      	ldr	r3, [pc, #408]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e0be      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006e0c:	f000 f8ce 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 8006e10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	4a61      	ldr	r2, [pc, #388]	@ (8006f9c <HAL_RCC_ClockConfig+0x268>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d909      	bls.n	8006e2e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e22:	4a5d      	ldr	r2, [pc, #372]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e28:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006e2a:	2380      	movs	r3, #128	@ 0x80
 8006e2c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f023 0203 	bic.w	r2, r3, #3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	4957      	ldr	r1, [pc, #348]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e40:	f7fd fc8e 	bl	8004760 <HAL_GetTick>
 8006e44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e46:	e00a      	b.n	8006e5e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e48:	f7fd fc8a 	bl	8004760 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d901      	bls.n	8006e5e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	e095      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e5e:	4b4e      	ldr	r3, [pc, #312]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f003 020c 	and.w	r2, r3, #12
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d1eb      	bne.n	8006e48 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d023      	beq.n	8006ec4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 0304 	and.w	r3, r3, #4
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d005      	beq.n	8006e94 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e88:	4b43      	ldr	r3, [pc, #268]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	4a42      	ldr	r2, [pc, #264]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006e8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006e92:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0308 	and.w	r3, r3, #8
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d007      	beq.n	8006eb0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006ea0:	4b3d      	ldr	r3, [pc, #244]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006eaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006eae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006eb0:	4b39      	ldr	r3, [pc, #228]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	4936      	ldr	r1, [pc, #216]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	608b      	str	r3, [r1, #8]
 8006ec2:	e008      	b.n	8006ed6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	2b80      	cmp	r3, #128	@ 0x80
 8006ec8:	d105      	bne.n	8006ed6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006eca:	4b33      	ldr	r3, [pc, #204]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	4a32      	ldr	r2, [pc, #200]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006ed0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ed4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 030f 	and.w	r3, r3, #15
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d21d      	bcs.n	8006f20 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f023 020f 	bic.w	r2, r3, #15
 8006eec:	4929      	ldr	r1, [pc, #164]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006ef4:	f7fd fc34 	bl	8004760 <HAL_GetTick>
 8006ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006efa:	e00a      	b.n	8006f12 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006efc:	f7fd fc30 	bl	8004760 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d901      	bls.n	8006f12 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e03b      	b.n	8006f8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f12:	4b20      	ldr	r3, [pc, #128]	@ (8006f94 <HAL_RCC_ClockConfig+0x260>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 030f 	and.w	r3, r3, #15
 8006f1a:	683a      	ldr	r2, [r7, #0]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d1ed      	bne.n	8006efc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 0304 	and.w	r3, r3, #4
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d008      	beq.n	8006f3e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	4917      	ldr	r1, [pc, #92]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0308 	and.w	r3, r3, #8
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d009      	beq.n	8006f5e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f4a:	4b13      	ldr	r3, [pc, #76]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	00db      	lsls	r3, r3, #3
 8006f58:	490f      	ldr	r1, [pc, #60]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f5e:	f000 f825 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 8006f62:	4602      	mov	r2, r0
 8006f64:	4b0c      	ldr	r3, [pc, #48]	@ (8006f98 <HAL_RCC_ClockConfig+0x264>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	091b      	lsrs	r3, r3, #4
 8006f6a:	f003 030f 	and.w	r3, r3, #15
 8006f6e:	490c      	ldr	r1, [pc, #48]	@ (8006fa0 <HAL_RCC_ClockConfig+0x26c>)
 8006f70:	5ccb      	ldrb	r3, [r1, r3]
 8006f72:	f003 031f 	and.w	r3, r3, #31
 8006f76:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8006fa4 <HAL_RCC_ClockConfig+0x270>)
 8006f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa8 <HAL_RCC_ClockConfig+0x274>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7fd fba0 	bl	80046c8 <HAL_InitTick>
 8006f88:	4603      	mov	r3, r0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3718      	adds	r7, #24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	40022000 	.word	0x40022000
 8006f98:	40021000 	.word	0x40021000
 8006f9c:	04c4b400 	.word	0x04c4b400
 8006fa0:	0800b994 	.word	0x0800b994
 8006fa4:	20000240 	.word	0x20000240
 8006fa8:	20000244 	.word	0x20000244

08006fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b087      	sub	sp, #28
 8006fb0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f003 030c 	and.w	r3, r3, #12
 8006fba:	2b04      	cmp	r3, #4
 8006fbc:	d102      	bne.n	8006fc4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8007068 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006fc0:	613b      	str	r3, [r7, #16]
 8006fc2:	e047      	b.n	8007054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006fc4:	4b27      	ldr	r3, [pc, #156]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 030c 	and.w	r3, r3, #12
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d102      	bne.n	8006fd6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006fd0:	4b26      	ldr	r3, [pc, #152]	@ (800706c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006fd2:	613b      	str	r3, [r7, #16]
 8006fd4:	e03e      	b.n	8007054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006fd6:	4b23      	ldr	r3, [pc, #140]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f003 030c 	and.w	r3, r3, #12
 8006fde:	2b0c      	cmp	r3, #12
 8006fe0:	d136      	bne.n	8007050 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fe2:	4b20      	ldr	r3, [pc, #128]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	f003 0303 	and.w	r3, r3, #3
 8006fea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fec:	4b1d      	ldr	r3, [pc, #116]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	091b      	lsrs	r3, r3, #4
 8006ff2:	f003 030f 	and.w	r3, r3, #15
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2b03      	cmp	r3, #3
 8006ffe:	d10c      	bne.n	800701a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007000:	4a1a      	ldr	r2, [pc, #104]	@ (800706c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	fbb2 f3f3 	udiv	r3, r2, r3
 8007008:	4a16      	ldr	r2, [pc, #88]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 800700a:	68d2      	ldr	r2, [r2, #12]
 800700c:	0a12      	lsrs	r2, r2, #8
 800700e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007012:	fb02 f303 	mul.w	r3, r2, r3
 8007016:	617b      	str	r3, [r7, #20]
      break;
 8007018:	e00c      	b.n	8007034 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800701a:	4a13      	ldr	r2, [pc, #76]	@ (8007068 <HAL_RCC_GetSysClockFreq+0xbc>)
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007022:	4a10      	ldr	r2, [pc, #64]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007024:	68d2      	ldr	r2, [r2, #12]
 8007026:	0a12      	lsrs	r2, r2, #8
 8007028:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800702c:	fb02 f303 	mul.w	r3, r2, r3
 8007030:	617b      	str	r3, [r7, #20]
      break;
 8007032:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007034:	4b0b      	ldr	r3, [pc, #44]	@ (8007064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	0e5b      	lsrs	r3, r3, #25
 800703a:	f003 0303 	and.w	r3, r3, #3
 800703e:	3301      	adds	r3, #1
 8007040:	005b      	lsls	r3, r3, #1
 8007042:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	fbb2 f3f3 	udiv	r3, r2, r3
 800704c:	613b      	str	r3, [r7, #16]
 800704e:	e001      	b.n	8007054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007054:	693b      	ldr	r3, [r7, #16]
}
 8007056:	4618      	mov	r0, r3
 8007058:	371c      	adds	r7, #28
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	40021000 	.word	0x40021000
 8007068:	00f42400 	.word	0x00f42400
 800706c:	016e3600 	.word	0x016e3600

08007070 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007074:	4b03      	ldr	r3, [pc, #12]	@ (8007084 <HAL_RCC_GetHCLKFreq+0x14>)
 8007076:	681b      	ldr	r3, [r3, #0]
}
 8007078:	4618      	mov	r0, r3
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	20000240 	.word	0x20000240

08007088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800708c:	f7ff fff0 	bl	8007070 <HAL_RCC_GetHCLKFreq>
 8007090:	4602      	mov	r2, r0
 8007092:	4b06      	ldr	r3, [pc, #24]	@ (80070ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	0a1b      	lsrs	r3, r3, #8
 8007098:	f003 0307 	and.w	r3, r3, #7
 800709c:	4904      	ldr	r1, [pc, #16]	@ (80070b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800709e:	5ccb      	ldrb	r3, [r1, r3]
 80070a0:	f003 031f 	and.w	r3, r3, #31
 80070a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	40021000 	.word	0x40021000
 80070b0:	0800b9a4 	.word	0x0800b9a4

080070b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80070b8:	f7ff ffda 	bl	8007070 <HAL_RCC_GetHCLKFreq>
 80070bc:	4602      	mov	r2, r0
 80070be:	4b06      	ldr	r3, [pc, #24]	@ (80070d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	0adb      	lsrs	r3, r3, #11
 80070c4:	f003 0307 	and.w	r3, r3, #7
 80070c8:	4904      	ldr	r1, [pc, #16]	@ (80070dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80070ca:	5ccb      	ldrb	r3, [r1, r3]
 80070cc:	f003 031f 	and.w	r3, r3, #31
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	40021000 	.word	0x40021000
 80070dc:	0800b9a4 	.word	0x0800b9a4

080070e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80070e6:	4b1e      	ldr	r3, [pc, #120]	@ (8007160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80070f0:	4b1b      	ldr	r3, [pc, #108]	@ (8007160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	091b      	lsrs	r3, r3, #4
 80070f6:	f003 030f 	and.w	r3, r3, #15
 80070fa:	3301      	adds	r3, #1
 80070fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	2b03      	cmp	r3, #3
 8007102:	d10c      	bne.n	800711e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007104:	4a17      	ldr	r2, [pc, #92]	@ (8007164 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	fbb2 f3f3 	udiv	r3, r2, r3
 800710c:	4a14      	ldr	r2, [pc, #80]	@ (8007160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800710e:	68d2      	ldr	r2, [r2, #12]
 8007110:	0a12      	lsrs	r2, r2, #8
 8007112:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007116:	fb02 f303 	mul.w	r3, r2, r3
 800711a:	617b      	str	r3, [r7, #20]
    break;
 800711c:	e00c      	b.n	8007138 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800711e:	4a12      	ldr	r2, [pc, #72]	@ (8007168 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	fbb2 f3f3 	udiv	r3, r2, r3
 8007126:	4a0e      	ldr	r2, [pc, #56]	@ (8007160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007128:	68d2      	ldr	r2, [r2, #12]
 800712a:	0a12      	lsrs	r2, r2, #8
 800712c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007130:	fb02 f303 	mul.w	r3, r2, r3
 8007134:	617b      	str	r3, [r7, #20]
    break;
 8007136:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007138:	4b09      	ldr	r3, [pc, #36]	@ (8007160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	0e5b      	lsrs	r3, r3, #25
 800713e:	f003 0303 	and.w	r3, r3, #3
 8007142:	3301      	adds	r3, #1
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007150:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007152:	687b      	ldr	r3, [r7, #4]
}
 8007154:	4618      	mov	r0, r3
 8007156:	371c      	adds	r7, #28
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr
 8007160:	40021000 	.word	0x40021000
 8007164:	016e3600 	.word	0x016e3600
 8007168:	00f42400 	.word	0x00f42400

0800716c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007174:	2300      	movs	r3, #0
 8007176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007178:	2300      	movs	r3, #0
 800717a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 8098 	beq.w	80072ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800718a:	2300      	movs	r3, #0
 800718c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800718e:	4b43      	ldr	r3, [pc, #268]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10d      	bne.n	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800719a:	4b40      	ldr	r3, [pc, #256]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800719c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800719e:	4a3f      	ldr	r2, [pc, #252]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80071a6:	4b3d      	ldr	r3, [pc, #244]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071ae:	60bb      	str	r3, [r7, #8]
 80071b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071b2:	2301      	movs	r3, #1
 80071b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80071b6:	4b3a      	ldr	r3, [pc, #232]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a39      	ldr	r2, [pc, #228]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80071bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80071c2:	f7fd facd 	bl	8004760 <HAL_GetTick>
 80071c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071c8:	e009      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ca:	f7fd fac9 	bl	8004760 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d902      	bls.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	74fb      	strb	r3, [r7, #19]
        break;
 80071dc:	e005      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071de:	4b30      	ldr	r3, [pc, #192]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0ef      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80071ea:	7cfb      	ldrb	r3, [r7, #19]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d159      	bne.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80071f0:	4b2a      	ldr	r3, [pc, #168]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80071f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01e      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	429a      	cmp	r2, r3
 800720a:	d019      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800720c:	4b23      	ldr	r3, [pc, #140]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800720e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007216:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007218:	4b20      	ldr	r3, [pc, #128]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800721a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800721e:	4a1f      	ldr	r2, [pc, #124]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007228:	4b1c      	ldr	r3, [pc, #112]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800722a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800722e:	4a1b      	ldr	r2, [pc, #108]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007238:	4a18      	ldr	r2, [pc, #96]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b00      	cmp	r3, #0
 8007248:	d016      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800724a:	f7fd fa89 	bl	8004760 <HAL_GetTick>
 800724e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007250:	e00b      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007252:	f7fd fa85 	bl	8004760 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007260:	4293      	cmp	r3, r2
 8007262:	d902      	bls.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	74fb      	strb	r3, [r7, #19]
            break;
 8007268:	e006      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800726a:	4b0c      	ldr	r3, [pc, #48]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800726c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0ec      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007278:	7cfb      	ldrb	r3, [r7, #19]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800727e:	4b07      	ldr	r3, [pc, #28]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007284:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800728c:	4903      	ldr	r1, [pc, #12]	@ (800729c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800728e:	4313      	orrs	r3, r2
 8007290:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007294:	e008      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007296:	7cfb      	ldrb	r3, [r7, #19]
 8007298:	74bb      	strb	r3, [r7, #18]
 800729a:	e005      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800729c:	40021000 	.word	0x40021000
 80072a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072a4:	7cfb      	ldrb	r3, [r7, #19]
 80072a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80072a8:	7c7b      	ldrb	r3, [r7, #17]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d105      	bne.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072ae:	4ba7      	ldr	r3, [pc, #668]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b2:	4aa6      	ldr	r2, [pc, #664]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072c6:	4ba1      	ldr	r3, [pc, #644]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072cc:	f023 0203 	bic.w	r2, r3, #3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	499d      	ldr	r1, [pc, #628]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0302 	and.w	r3, r3, #2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00a      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072e8:	4b98      	ldr	r3, [pc, #608]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ee:	f023 020c 	bic.w	r2, r3, #12
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	4995      	ldr	r1, [pc, #596]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 0304 	and.w	r3, r3, #4
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800730a:	4b90      	ldr	r3, [pc, #576]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800730c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007310:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	498c      	ldr	r1, [pc, #560]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800731a:	4313      	orrs	r3, r2
 800731c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 0308 	and.w	r3, r3, #8
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800732c:	4b87      	ldr	r3, [pc, #540]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800732e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007332:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	4984      	ldr	r1, [pc, #528]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800733c:	4313      	orrs	r3, r2
 800733e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0310 	and.w	r3, r3, #16
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00a      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800734e:	4b7f      	ldr	r3, [pc, #508]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	695b      	ldr	r3, [r3, #20]
 800735c:	497b      	ldr	r1, [pc, #492]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800735e:	4313      	orrs	r3, r2
 8007360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0320 	and.w	r3, r3, #32
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00a      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007370:	4b76      	ldr	r3, [pc, #472]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007376:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	4973      	ldr	r1, [pc, #460]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007380:	4313      	orrs	r3, r2
 8007382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d00a      	beq.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007392:	4b6e      	ldr	r3, [pc, #440]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007398:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	69db      	ldr	r3, [r3, #28]
 80073a0:	496a      	ldr	r1, [pc, #424]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00a      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80073b4:	4b65      	ldr	r3, [pc, #404]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a1b      	ldr	r3, [r3, #32]
 80073c2:	4962      	ldr	r1, [pc, #392]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073c4:	4313      	orrs	r3, r2
 80073c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d00a      	beq.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80073d6:	4b5d      	ldr	r3, [pc, #372]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e4:	4959      	ldr	r1, [pc, #356]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073e6:	4313      	orrs	r3, r2
 80073e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d00a      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80073f8:	4b54      	ldr	r3, [pc, #336]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073fe:	f023 0203 	bic.w	r2, r3, #3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007406:	4951      	ldr	r1, [pc, #324]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007408:	4313      	orrs	r3, r2
 800740a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00a      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800741a:	4b4c      	ldr	r3, [pc, #304]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800741c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007420:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007428:	4948      	ldr	r1, [pc, #288]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800742a:	4313      	orrs	r3, r2
 800742c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007438:	2b00      	cmp	r3, #0
 800743a:	d015      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800743c:	4b43      	ldr	r3, [pc, #268]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800743e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007442:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744a:	4940      	ldr	r1, [pc, #256]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800744c:	4313      	orrs	r3, r2
 800744e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800745a:	d105      	bne.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800745c:	4b3b      	ldr	r3, [pc, #236]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	4a3a      	ldr	r2, [pc, #232]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007466:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007470:	2b00      	cmp	r3, #0
 8007472:	d015      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007474:	4b35      	ldr	r3, [pc, #212]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800747a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007482:	4932      	ldr	r1, [pc, #200]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007484:	4313      	orrs	r3, r2
 8007486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800748e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007492:	d105      	bne.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007494:	4b2d      	ldr	r3, [pc, #180]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	4a2c      	ldr	r2, [pc, #176]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800749a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800749e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d015      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074ac:	4b27      	ldr	r3, [pc, #156]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	4924      	ldr	r1, [pc, #144]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074bc:	4313      	orrs	r3, r2
 80074be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074ca:	d105      	bne.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074cc:	4b1f      	ldr	r3, [pc, #124]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	4a1e      	ldr	r2, [pc, #120]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d015      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074e4:	4b19      	ldr	r3, [pc, #100]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f2:	4916      	ldr	r1, [pc, #88]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007502:	d105      	bne.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007504:	4b11      	ldr	r3, [pc, #68]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	4a10      	ldr	r2, [pc, #64]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800750a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800750e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007518:	2b00      	cmp	r3, #0
 800751a:	d019      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800751c:	4b0b      	ldr	r3, [pc, #44]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007522:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800752a:	4908      	ldr	r1, [pc, #32]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800752c:	4313      	orrs	r3, r2
 800752e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007536:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800753a:	d109      	bne.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800753c:	4b03      	ldr	r3, [pc, #12]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	4a02      	ldr	r2, [pc, #8]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007546:	60d3      	str	r3, [r2, #12]
 8007548:	e002      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800754a:	bf00      	nop
 800754c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d015      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800755c:	4b29      	ldr	r3, [pc, #164]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800755e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007562:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800756a:	4926      	ldr	r1, [pc, #152]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800756c:	4313      	orrs	r3, r2
 800756e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800757a:	d105      	bne.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800757c:	4b21      	ldr	r3, [pc, #132]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	4a20      	ldr	r2, [pc, #128]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007586:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d015      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007594:	4b1b      	ldr	r3, [pc, #108]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075a2:	4918      	ldr	r1, [pc, #96]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075b2:	d105      	bne.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075b4:	4b13      	ldr	r3, [pc, #76]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	4a12      	ldr	r2, [pc, #72]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d015      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80075cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075da:	490a      	ldr	r1, [pc, #40]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075dc:	4313      	orrs	r3, r2
 80075de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80075ea:	d105      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ec:	4b05      	ldr	r3, [pc, #20]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	4a04      	ldr	r2, [pc, #16]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80075f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80075f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3718      	adds	r7, #24
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	40021000 	.word	0x40021000

08007608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e054      	b.n	80076c4 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007620:	b2db      	uxtb	r3, r3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d111      	bne.n	800764a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f001 ff3a 	bl	80094a8 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007638:	2b00      	cmp	r3, #0
 800763a:	d102      	bne.n	8007642 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a23      	ldr	r2, [pc, #140]	@ (80076cc <HAL_TIM_Base_Init+0xc4>)
 8007640:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2202      	movs	r2, #2
 800764e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	3304      	adds	r3, #4
 800765a:	4619      	mov	r1, r3
 800765c:	4610      	mov	r0, r2
 800765e:	f001 fa83 	bl	8008b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2201      	movs	r2, #1
 8007696:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3708      	adds	r7, #8
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	080041c5 	.word	0x080041c5

080076d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d001      	beq.n	80076e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e04c      	b.n	8007782 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a26      	ldr	r2, [pc, #152]	@ (8007790 <HAL_TIM_Base_Start+0xc0>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d022      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007702:	d01d      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a22      	ldr	r2, [pc, #136]	@ (8007794 <HAL_TIM_Base_Start+0xc4>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d018      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a21      	ldr	r2, [pc, #132]	@ (8007798 <HAL_TIM_Base_Start+0xc8>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d013      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a1f      	ldr	r2, [pc, #124]	@ (800779c <HAL_TIM_Base_Start+0xcc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d00e      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a1e      	ldr	r2, [pc, #120]	@ (80077a0 <HAL_TIM_Base_Start+0xd0>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d009      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a1c      	ldr	r2, [pc, #112]	@ (80077a4 <HAL_TIM_Base_Start+0xd4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d004      	beq.n	8007740 <HAL_TIM_Base_Start+0x70>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a1b      	ldr	r2, [pc, #108]	@ (80077a8 <HAL_TIM_Base_Start+0xd8>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d115      	bne.n	800776c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689a      	ldr	r2, [r3, #8]
 8007746:	4b19      	ldr	r3, [pc, #100]	@ (80077ac <HAL_TIM_Base_Start+0xdc>)
 8007748:	4013      	ands	r3, r2
 800774a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b06      	cmp	r3, #6
 8007750:	d015      	beq.n	800777e <HAL_TIM_Base_Start+0xae>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007758:	d011      	beq.n	800777e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f042 0201 	orr.w	r2, r2, #1
 8007768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800776a:	e008      	b.n	800777e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f042 0201 	orr.w	r2, r2, #1
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	e000      	b.n	8007780 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800777e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	40012c00 	.word	0x40012c00
 8007794:	40000400 	.word	0x40000400
 8007798:	40000800 	.word	0x40000800
 800779c:	40000c00 	.word	0x40000c00
 80077a0:	40013400 	.word	0x40013400
 80077a4:	40014000 	.word	0x40014000
 80077a8:	40015000 	.word	0x40015000
 80077ac:	00010007 	.word	0x00010007

080077b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d001      	beq.n	80077c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e054      	b.n	8007872 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68da      	ldr	r2, [r3, #12]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f042 0201 	orr.w	r2, r2, #1
 80077de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a26      	ldr	r2, [pc, #152]	@ (8007880 <HAL_TIM_Base_Start_IT+0xd0>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d022      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077f2:	d01d      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a22      	ldr	r2, [pc, #136]	@ (8007884 <HAL_TIM_Base_Start_IT+0xd4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d018      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a21      	ldr	r2, [pc, #132]	@ (8007888 <HAL_TIM_Base_Start_IT+0xd8>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d013      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a1f      	ldr	r2, [pc, #124]	@ (800788c <HAL_TIM_Base_Start_IT+0xdc>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d00e      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a1e      	ldr	r2, [pc, #120]	@ (8007890 <HAL_TIM_Base_Start_IT+0xe0>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d009      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a1c      	ldr	r2, [pc, #112]	@ (8007894 <HAL_TIM_Base_Start_IT+0xe4>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d004      	beq.n	8007830 <HAL_TIM_Base_Start_IT+0x80>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a1b      	ldr	r2, [pc, #108]	@ (8007898 <HAL_TIM_Base_Start_IT+0xe8>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d115      	bne.n	800785c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689a      	ldr	r2, [r3, #8]
 8007836:	4b19      	ldr	r3, [pc, #100]	@ (800789c <HAL_TIM_Base_Start_IT+0xec>)
 8007838:	4013      	ands	r3, r2
 800783a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2b06      	cmp	r3, #6
 8007840:	d015      	beq.n	800786e <HAL_TIM_Base_Start_IT+0xbe>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007848:	d011      	beq.n	800786e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f042 0201 	orr.w	r2, r2, #1
 8007858:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800785a:	e008      	b.n	800786e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0201 	orr.w	r2, r2, #1
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	e000      	b.n	8007870 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007870:	2300      	movs	r3, #0
}
 8007872:	4618      	mov	r0, r3
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40012c00 	.word	0x40012c00
 8007884:	40000400 	.word	0x40000400
 8007888:	40000800 	.word	0x40000800
 800788c:	40000c00 	.word	0x40000c00
 8007890:	40013400 	.word	0x40013400
 8007894:	40014000 	.word	0x40014000
 8007898:	40015000 	.word	0x40015000
 800789c:	00010007 	.word	0x00010007

080078a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e054      	b.n	800795c <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d111      	bne.n	80078e2 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f001 fdee 	bl	80094a8 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d102      	bne.n	80078da <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a23      	ldr	r2, [pc, #140]	@ (8007964 <HAL_TIM_PWM_Init+0xc4>)
 80078d8:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2202      	movs	r2, #2
 80078e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	3304      	adds	r3, #4
 80078f2:	4619      	mov	r1, r3
 80078f4:	4610      	mov	r0, r2
 80078f6:	f001 f937 	bl	8008b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	08007969 	.word	0x08007969

08007968 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d109      	bne.n	80079a4 <HAL_TIM_PWM_Start_IT+0x28>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	bf14      	ite	ne
 800799c:	2301      	movne	r3, #1
 800799e:	2300      	moveq	r3, #0
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	e03c      	b.n	8007a1e <HAL_TIM_PWM_Start_IT+0xa2>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	d109      	bne.n	80079be <HAL_TIM_PWM_Start_IT+0x42>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	bf14      	ite	ne
 80079b6:	2301      	movne	r3, #1
 80079b8:	2300      	moveq	r3, #0
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	e02f      	b.n	8007a1e <HAL_TIM_PWM_Start_IT+0xa2>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b08      	cmp	r3, #8
 80079c2:	d109      	bne.n	80079d8 <HAL_TIM_PWM_Start_IT+0x5c>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	bf14      	ite	ne
 80079d0:	2301      	movne	r3, #1
 80079d2:	2300      	moveq	r3, #0
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	e022      	b.n	8007a1e <HAL_TIM_PWM_Start_IT+0xa2>
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	2b0c      	cmp	r3, #12
 80079dc:	d109      	bne.n	80079f2 <HAL_TIM_PWM_Start_IT+0x76>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	bf14      	ite	ne
 80079ea:	2301      	movne	r3, #1
 80079ec:	2300      	moveq	r3, #0
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	e015      	b.n	8007a1e <HAL_TIM_PWM_Start_IT+0xa2>
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	2b10      	cmp	r3, #16
 80079f6:	d109      	bne.n	8007a0c <HAL_TIM_PWM_Start_IT+0x90>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	bf14      	ite	ne
 8007a04:	2301      	movne	r3, #1
 8007a06:	2300      	moveq	r3, #0
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	e008      	b.n	8007a1e <HAL_TIM_PWM_Start_IT+0xa2>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	bf14      	ite	ne
 8007a18:	2301      	movne	r3, #1
 8007a1a:	2300      	moveq	r3, #0
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e0f1      	b.n	8007c0a <HAL_TIM_PWM_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d104      	bne.n	8007a36 <HAL_TIM_PWM_Start_IT+0xba>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a34:	e023      	b.n	8007a7e <HAL_TIM_PWM_Start_IT+0x102>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b04      	cmp	r3, #4
 8007a3a:	d104      	bne.n	8007a46 <HAL_TIM_PWM_Start_IT+0xca>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a44:	e01b      	b.n	8007a7e <HAL_TIM_PWM_Start_IT+0x102>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b08      	cmp	r3, #8
 8007a4a:	d104      	bne.n	8007a56 <HAL_TIM_PWM_Start_IT+0xda>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a54:	e013      	b.n	8007a7e <HAL_TIM_PWM_Start_IT+0x102>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b0c      	cmp	r3, #12
 8007a5a:	d104      	bne.n	8007a66 <HAL_TIM_PWM_Start_IT+0xea>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a64:	e00b      	b.n	8007a7e <HAL_TIM_PWM_Start_IT+0x102>
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	2b10      	cmp	r3, #16
 8007a6a:	d104      	bne.n	8007a76 <HAL_TIM_PWM_Start_IT+0xfa>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a74:	e003      	b.n	8007a7e <HAL_TIM_PWM_Start_IT+0x102>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2202      	movs	r2, #2
 8007a7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b0c      	cmp	r3, #12
 8007a82:	d841      	bhi.n	8007b08 <HAL_TIM_PWM_Start_IT+0x18c>
 8007a84:	a201      	add	r2, pc, #4	@ (adr r2, 8007a8c <HAL_TIM_PWM_Start_IT+0x110>)
 8007a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8a:	bf00      	nop
 8007a8c:	08007ac1 	.word	0x08007ac1
 8007a90:	08007b09 	.word	0x08007b09
 8007a94:	08007b09 	.word	0x08007b09
 8007a98:	08007b09 	.word	0x08007b09
 8007a9c:	08007ad3 	.word	0x08007ad3
 8007aa0:	08007b09 	.word	0x08007b09
 8007aa4:	08007b09 	.word	0x08007b09
 8007aa8:	08007b09 	.word	0x08007b09
 8007aac:	08007ae5 	.word	0x08007ae5
 8007ab0:	08007b09 	.word	0x08007b09
 8007ab4:	08007b09 	.word	0x08007b09
 8007ab8:	08007b09 	.word	0x08007b09
 8007abc:	08007af7 	.word	0x08007af7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68da      	ldr	r2, [r3, #12]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0202 	orr.w	r2, r2, #2
 8007ace:	60da      	str	r2, [r3, #12]
      break;
 8007ad0:	e01d      	b.n	8007b0e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f042 0204 	orr.w	r2, r2, #4
 8007ae0:	60da      	str	r2, [r3, #12]
      break;
 8007ae2:	e014      	b.n	8007b0e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68da      	ldr	r2, [r3, #12]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f042 0208 	orr.w	r2, r2, #8
 8007af2:	60da      	str	r2, [r3, #12]
      break;
 8007af4:	e00b      	b.n	8007b0e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68da      	ldr	r2, [r3, #12]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f042 0210 	orr.w	r2, r2, #16
 8007b04:	60da      	str	r2, [r3, #12]
      break;
 8007b06:	e002      	b.n	8007b0e <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b0c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007b0e:	7bfb      	ldrb	r3, [r7, #15]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d179      	bne.n	8007c08 <HAL_TIM_PWM_Start_IT+0x28c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	6839      	ldr	r1, [r7, #0]
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f001 fc9d 	bl	800945c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a3b      	ldr	r2, [pc, #236]	@ (8007c14 <HAL_TIM_PWM_Start_IT+0x298>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d018      	beq.n	8007b5e <HAL_TIM_PWM_Start_IT+0x1e2>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a39      	ldr	r2, [pc, #228]	@ (8007c18 <HAL_TIM_PWM_Start_IT+0x29c>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d013      	beq.n	8007b5e <HAL_TIM_PWM_Start_IT+0x1e2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a38      	ldr	r2, [pc, #224]	@ (8007c1c <HAL_TIM_PWM_Start_IT+0x2a0>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d00e      	beq.n	8007b5e <HAL_TIM_PWM_Start_IT+0x1e2>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a36      	ldr	r2, [pc, #216]	@ (8007c20 <HAL_TIM_PWM_Start_IT+0x2a4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d009      	beq.n	8007b5e <HAL_TIM_PWM_Start_IT+0x1e2>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a35      	ldr	r2, [pc, #212]	@ (8007c24 <HAL_TIM_PWM_Start_IT+0x2a8>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d004      	beq.n	8007b5e <HAL_TIM_PWM_Start_IT+0x1e2>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a33      	ldr	r2, [pc, #204]	@ (8007c28 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d101      	bne.n	8007b62 <HAL_TIM_PWM_Start_IT+0x1e6>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e000      	b.n	8007b64 <HAL_TIM_PWM_Start_IT+0x1e8>
 8007b62:	2300      	movs	r3, #0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <HAL_TIM_PWM_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b76:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a25      	ldr	r2, [pc, #148]	@ (8007c14 <HAL_TIM_PWM_Start_IT+0x298>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d022      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b8a:	d01d      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a26      	ldr	r2, [pc, #152]	@ (8007c2c <HAL_TIM_PWM_Start_IT+0x2b0>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d018      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a25      	ldr	r2, [pc, #148]	@ (8007c30 <HAL_TIM_PWM_Start_IT+0x2b4>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d013      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a23      	ldr	r2, [pc, #140]	@ (8007c34 <HAL_TIM_PWM_Start_IT+0x2b8>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00e      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a1a      	ldr	r2, [pc, #104]	@ (8007c18 <HAL_TIM_PWM_Start_IT+0x29c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d009      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a18      	ldr	r2, [pc, #96]	@ (8007c1c <HAL_TIM_PWM_Start_IT+0x2a0>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d004      	beq.n	8007bc8 <HAL_TIM_PWM_Start_IT+0x24c>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a19      	ldr	r2, [pc, #100]	@ (8007c28 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d115      	bne.n	8007bf4 <HAL_TIM_PWM_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689a      	ldr	r2, [r3, #8]
 8007bce:	4b1a      	ldr	r3, [pc, #104]	@ (8007c38 <HAL_TIM_PWM_Start_IT+0x2bc>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	2b06      	cmp	r3, #6
 8007bd8:	d015      	beq.n	8007c06 <HAL_TIM_PWM_Start_IT+0x28a>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007be0:	d011      	beq.n	8007c06 <HAL_TIM_PWM_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f042 0201 	orr.w	r2, r2, #1
 8007bf0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bf2:	e008      	b.n	8007c06 <HAL_TIM_PWM_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f042 0201 	orr.w	r2, r2, #1
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	e000      	b.n	8007c08 <HAL_TIM_PWM_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c06:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	40012c00 	.word	0x40012c00
 8007c18:	40013400 	.word	0x40013400
 8007c1c:	40014000 	.word	0x40014000
 8007c20:	40014400 	.word	0x40014400
 8007c24:	40014800 	.word	0x40014800
 8007c28:	40015000 	.word	0x40015000
 8007c2c:	40000400 	.word	0x40000400
 8007c30:	40000800 	.word	0x40000800
 8007c34:	40000c00 	.word	0x40000c00
 8007c38:	00010007 	.word	0x00010007

08007c3c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d101      	bne.n	8007c50 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e04c      	b.n	8007cea <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d111      	bne.n	8007c80 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f001 fc1f 	bl	80094a8 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d102      	bne.n	8007c78 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf4 <HAL_TIM_OnePulse_Init+0xb8>)
 8007c76:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2202      	movs	r2, #2
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	3304      	adds	r3, #4
 8007c90:	4619      	mov	r1, r3
 8007c92:	4610      	mov	r0, r2
 8007c94:	f000 ff68 	bl	8008b68 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0208 	bic.w	r2, r2, #8
 8007ca6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6819      	ldr	r1, [r3, #0]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	08007cf9 	.word	0x08007cf9

08007cf8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d34:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d108      	bne.n	8007d4e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d3c:	7bbb      	ldrb	r3, [r7, #14]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d105      	bne.n	8007d4e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d42:	7b7b      	ldrb	r3, [r7, #13]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d102      	bne.n	8007d4e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d48:	7b3b      	ldrb	r3, [r7, #12]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d001      	beq.n	8007d52 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e059      	b.n	8007e06 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2202      	movs	r2, #2
 8007d56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68da      	ldr	r2, [r3, #12]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f042 0202 	orr.w	r2, r2, #2
 8007d80:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68da      	ldr	r2, [r3, #12]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f042 0204 	orr.w	r2, r2, #4
 8007d90:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2201      	movs	r2, #1
 8007d98:	2100      	movs	r1, #0
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f001 fb5e 	bl	800945c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2201      	movs	r2, #1
 8007da6:	2104      	movs	r1, #4
 8007da8:	4618      	mov	r0, r3
 8007daa:	f001 fb57 	bl	800945c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a17      	ldr	r2, [pc, #92]	@ (8007e10 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d018      	beq.n	8007dea <HAL_TIM_OnePulse_Start_IT+0xde>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a15      	ldr	r2, [pc, #84]	@ (8007e14 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d013      	beq.n	8007dea <HAL_TIM_OnePulse_Start_IT+0xde>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a14      	ldr	r2, [pc, #80]	@ (8007e18 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00e      	beq.n	8007dea <HAL_TIM_OnePulse_Start_IT+0xde>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a12      	ldr	r2, [pc, #72]	@ (8007e1c <HAL_TIM_OnePulse_Start_IT+0x110>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d009      	beq.n	8007dea <HAL_TIM_OnePulse_Start_IT+0xde>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a11      	ldr	r2, [pc, #68]	@ (8007e20 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d004      	beq.n	8007dea <HAL_TIM_OnePulse_Start_IT+0xde>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a0f      	ldr	r2, [pc, #60]	@ (8007e24 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d101      	bne.n	8007dee <HAL_TIM_OnePulse_Start_IT+0xe2>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e000      	b.n	8007df0 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8007dee:	2300      	movs	r3, #0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d007      	beq.n	8007e04 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	40012c00 	.word	0x40012c00
 8007e14:	40013400 	.word	0x40013400
 8007e18:	40014000 	.word	0x40014000
 8007e1c:	40014400 	.word	0x40014400
 8007e20:	40014800 	.word	0x40014800
 8007e24:	40015000 	.word	0x40015000

08007e28 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b086      	sub	sp, #24
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e0a2      	b.n	8007f82 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d111      	bne.n	8007e6c <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f001 fb29 	bl	80094a8 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d102      	bne.n	8007e64 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a4a      	ldr	r2, [pc, #296]	@ (8007f8c <HAL_TIM_Encoder_Init+0x164>)
 8007e62:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2202      	movs	r2, #2
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	6812      	ldr	r2, [r2, #0]
 8007e7e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007e82:	f023 0307 	bic.w	r3, r3, #7
 8007e86:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	3304      	adds	r3, #4
 8007e90:	4619      	mov	r1, r3
 8007e92:	4610      	mov	r0, r2
 8007e94:	f000 fe68 	bl	8008b68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6a1b      	ldr	r3, [r3, #32]
 8007eae:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	697a      	ldr	r2, [r7, #20]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ec0:	f023 0303 	bic.w	r3, r3, #3
 8007ec4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	689a      	ldr	r2, [r3, #8]
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	021b      	lsls	r3, r3, #8
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007ede:	f023 030c 	bic.w	r3, r3, #12
 8007ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	4313      	orrs	r3, r2
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	011a      	lsls	r2, r3, #4
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	031b      	lsls	r3, r3, #12
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007f1c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007f24:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	685a      	ldr	r2, [r3, #4]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	011b      	lsls	r3, r3, #4
 8007f30:	4313      	orrs	r3, r2
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3718      	adds	r7, #24
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	08004145 	.word	0x08004145

08007f90 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007fa0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007fa8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fb0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fb8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d110      	bne.n	8007fe2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fc0:	7bfb      	ldrb	r3, [r7, #15]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d102      	bne.n	8007fcc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fc6:	7b7b      	ldrb	r3, [r7, #13]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d001      	beq.n	8007fd0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e069      	b.n	80080a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fe0:	e031      	b.n	8008046 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	2b04      	cmp	r3, #4
 8007fe6:	d110      	bne.n	800800a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d102      	bne.n	8007ff4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fee:	7b3b      	ldrb	r3, [r7, #12]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d001      	beq.n	8007ff8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e055      	b.n	80080a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2202      	movs	r2, #2
 8008004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008008:	e01d      	b.n	8008046 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d108      	bne.n	8008022 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008010:	7bbb      	ldrb	r3, [r7, #14]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d105      	bne.n	8008022 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008016:	7b7b      	ldrb	r3, [r7, #13]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d102      	bne.n	8008022 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800801c:	7b3b      	ldrb	r3, [r7, #12]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d001      	beq.n	8008026 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e03e      	b.n	80080a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2202      	movs	r2, #2
 800802a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2202      	movs	r2, #2
 8008032:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2202      	movs	r2, #2
 800803a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2202      	movs	r2, #2
 8008042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d003      	beq.n	8008054 <HAL_TIM_Encoder_Start+0xc4>
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	2b04      	cmp	r3, #4
 8008050:	d008      	beq.n	8008064 <HAL_TIM_Encoder_Start+0xd4>
 8008052:	e00f      	b.n	8008074 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2201      	movs	r2, #1
 800805a:	2100      	movs	r1, #0
 800805c:	4618      	mov	r0, r3
 800805e:	f001 f9fd 	bl	800945c <TIM_CCxChannelCmd>
      break;
 8008062:	e016      	b.n	8008092 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2201      	movs	r2, #1
 800806a:	2104      	movs	r1, #4
 800806c:	4618      	mov	r0, r3
 800806e:	f001 f9f5 	bl	800945c <TIM_CCxChannelCmd>
      break;
 8008072:	e00e      	b.n	8008092 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2201      	movs	r2, #1
 800807a:	2100      	movs	r1, #0
 800807c:	4618      	mov	r0, r3
 800807e:	f001 f9ed 	bl	800945c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2201      	movs	r2, #1
 8008088:	2104      	movs	r1, #4
 800808a:	4618      	mov	r0, r3
 800808c:	f001 f9e6 	bl	800945c <TIM_CCxChannelCmd>
      break;
 8008090:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f042 0201 	orr.w	r2, r2, #1
 80080a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80080a2:	2300      	movs	r3, #0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f003 0302 	and.w	r3, r3, #2
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d026      	beq.n	800811c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d021      	beq.n	800811c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f06f 0202 	mvn.w	r2, #2
 80080e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	f003 0303 	and.w	r3, r3, #3
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d005      	beq.n	8008102 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	4798      	blx	r3
 8008100:	e009      	b.n	8008116 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	2b00      	cmp	r3, #0
 8008124:	d026      	beq.n	8008174 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	2b00      	cmp	r3, #0
 800812e:	d021      	beq.n	8008174 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f06f 0204 	mvn.w	r2, #4
 8008138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2202      	movs	r2, #2
 800813e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800814a:	2b00      	cmp	r3, #0
 800814c:	d005      	beq.n	800815a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	4798      	blx	r3
 8008158:	e009      	b.n	800816e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	f003 0308 	and.w	r3, r3, #8
 800817a:	2b00      	cmp	r3, #0
 800817c:	d026      	beq.n	80081cc <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f003 0308 	and.w	r3, r3, #8
 8008184:	2b00      	cmp	r3, #0
 8008186:	d021      	beq.n	80081cc <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f06f 0208 	mvn.w	r2, #8
 8008190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2204      	movs	r2, #4
 8008196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	69db      	ldr	r3, [r3, #28]
 800819e:	f003 0303 	and.w	r3, r3, #3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d005      	beq.n	80081b2 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	4798      	blx	r3
 80081b0:	e009      	b.n	80081c6 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 0310 	and.w	r3, r3, #16
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d026      	beq.n	8008224 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f003 0310 	and.w	r3, r3, #16
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d021      	beq.n	8008224 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f06f 0210 	mvn.w	r2, #16
 80081e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2208      	movs	r2, #8
 80081ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d005      	beq.n	800820a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	4798      	blx	r3
 8008208:	e009      	b.n	800821e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00e      	beq.n	800824c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b00      	cmp	r3, #0
 8008236:	d009      	beq.n	800824c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0201 	mvn.w	r2, #1
 8008240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008252:	2b00      	cmp	r3, #0
 8008254:	d104      	bne.n	8008260 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00e      	beq.n	800827e <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008266:	2b00      	cmp	r3, #0
 8008268:	d009      	beq.n	800827e <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00e      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800828e:	2b00      	cmp	r3, #0
 8008290:	d009      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800829a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00e      	beq.n	80082ce <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d009      	beq.n	80082ce <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80082c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	f003 0320 	and.w	r3, r3, #32
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00e      	beq.n	80082f6 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d009      	beq.n	80082f6 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f06f 0220 	mvn.w	r2, #32
 80082ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00e      	beq.n	800831e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d009      	beq.n	800831e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d00e      	beq.n	8008346 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d009      	beq.n	8008346 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800833a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00e      	beq.n	800836e <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008356:	2b00      	cmp	r3, #0
 8008358:	d009      	beq.n	800836e <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00e      	beq.n	8008396 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800837e:	2b00      	cmp	r3, #0
 8008380:	d009      	beq.n	8008396 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800838a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008396:	bf00      	nop
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d101      	bne.n	80083be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083ba:	2302      	movs	r3, #2
 80083bc:	e0ff      	b.n	80085be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2201      	movs	r2, #1
 80083c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b14      	cmp	r3, #20
 80083ca:	f200 80f0 	bhi.w	80085ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80083ce:	a201      	add	r2, pc, #4	@ (adr r2, 80083d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d4:	08008429 	.word	0x08008429
 80083d8:	080085af 	.word	0x080085af
 80083dc:	080085af 	.word	0x080085af
 80083e0:	080085af 	.word	0x080085af
 80083e4:	08008469 	.word	0x08008469
 80083e8:	080085af 	.word	0x080085af
 80083ec:	080085af 	.word	0x080085af
 80083f0:	080085af 	.word	0x080085af
 80083f4:	080084ab 	.word	0x080084ab
 80083f8:	080085af 	.word	0x080085af
 80083fc:	080085af 	.word	0x080085af
 8008400:	080085af 	.word	0x080085af
 8008404:	080084eb 	.word	0x080084eb
 8008408:	080085af 	.word	0x080085af
 800840c:	080085af 	.word	0x080085af
 8008410:	080085af 	.word	0x080085af
 8008414:	0800852d 	.word	0x0800852d
 8008418:	080085af 	.word	0x080085af
 800841c:	080085af 	.word	0x080085af
 8008420:	080085af 	.word	0x080085af
 8008424:	0800856d 	.word	0x0800856d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68b9      	ldr	r1, [r7, #8]
 800842e:	4618      	mov	r0, r3
 8008430:	f000 fc4e 	bl	8008cd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	699a      	ldr	r2, [r3, #24]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f042 0208 	orr.w	r2, r2, #8
 8008442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	699a      	ldr	r2, [r3, #24]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f022 0204 	bic.w	r2, r2, #4
 8008452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6999      	ldr	r1, [r3, #24]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	691a      	ldr	r2, [r3, #16]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	430a      	orrs	r2, r1
 8008464:	619a      	str	r2, [r3, #24]
      break;
 8008466:	e0a5      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68b9      	ldr	r1, [r7, #8]
 800846e:	4618      	mov	r0, r3
 8008470:	f000 fcc8 	bl	8008e04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	699a      	ldr	r2, [r3, #24]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	699a      	ldr	r2, [r3, #24]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	6999      	ldr	r1, [r3, #24]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	021a      	lsls	r2, r3, #8
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	430a      	orrs	r2, r1
 80084a6:	619a      	str	r2, [r3, #24]
      break;
 80084a8:	e084      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 fd3b 	bl	8008f2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	69da      	ldr	r2, [r3, #28]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f042 0208 	orr.w	r2, r2, #8
 80084c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	69da      	ldr	r2, [r3, #28]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f022 0204 	bic.w	r2, r2, #4
 80084d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69d9      	ldr	r1, [r3, #28]
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	691a      	ldr	r2, [r3, #16]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	61da      	str	r2, [r3, #28]
      break;
 80084e8:	e064      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68b9      	ldr	r1, [r7, #8]
 80084f0:	4618      	mov	r0, r3
 80084f2:	f000 fdad 	bl	8009050 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69da      	ldr	r2, [r3, #28]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69da      	ldr	r2, [r3, #28]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69d9      	ldr	r1, [r3, #28]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	021a      	lsls	r2, r3, #8
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	430a      	orrs	r2, r1
 8008528:	61da      	str	r2, [r3, #28]
      break;
 800852a:	e043      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68b9      	ldr	r1, [r7, #8]
 8008532:	4618      	mov	r0, r3
 8008534:	f000 fe20 	bl	8009178 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f042 0208 	orr.w	r2, r2, #8
 8008546:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f022 0204 	bic.w	r2, r2, #4
 8008556:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	691a      	ldr	r2, [r3, #16]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	430a      	orrs	r2, r1
 8008568:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800856a:	e023      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68b9      	ldr	r1, [r7, #8]
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fe6a 	bl	800924c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008586:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008596:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	021a      	lsls	r2, r3, #8
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	430a      	orrs	r2, r1
 80085aa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80085ac:	e002      	b.n	80085b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	75fb      	strb	r3, [r7, #23]
      break;
 80085b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3718      	adds	r7, #24
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop

080085c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085d2:	2300      	movs	r3, #0
 80085d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d101      	bne.n	80085e4 <HAL_TIM_ConfigClockSource+0x1c>
 80085e0:	2302      	movs	r3, #2
 80085e2:	e0f6      	b.n	80087d2 <HAL_TIM_ConfigClockSource+0x20a>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2202      	movs	r2, #2
 80085f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008602:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800860e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a6f      	ldr	r2, [pc, #444]	@ (80087dc <HAL_TIM_ConfigClockSource+0x214>)
 800861e:	4293      	cmp	r3, r2
 8008620:	f000 80c1 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008624:	4a6d      	ldr	r2, [pc, #436]	@ (80087dc <HAL_TIM_ConfigClockSource+0x214>)
 8008626:	4293      	cmp	r3, r2
 8008628:	f200 80c6 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800862c:	4a6c      	ldr	r2, [pc, #432]	@ (80087e0 <HAL_TIM_ConfigClockSource+0x218>)
 800862e:	4293      	cmp	r3, r2
 8008630:	f000 80b9 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008634:	4a6a      	ldr	r2, [pc, #424]	@ (80087e0 <HAL_TIM_ConfigClockSource+0x218>)
 8008636:	4293      	cmp	r3, r2
 8008638:	f200 80be 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800863c:	4a69      	ldr	r2, [pc, #420]	@ (80087e4 <HAL_TIM_ConfigClockSource+0x21c>)
 800863e:	4293      	cmp	r3, r2
 8008640:	f000 80b1 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008644:	4a67      	ldr	r2, [pc, #412]	@ (80087e4 <HAL_TIM_ConfigClockSource+0x21c>)
 8008646:	4293      	cmp	r3, r2
 8008648:	f200 80b6 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800864c:	4a66      	ldr	r2, [pc, #408]	@ (80087e8 <HAL_TIM_ConfigClockSource+0x220>)
 800864e:	4293      	cmp	r3, r2
 8008650:	f000 80a9 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008654:	4a64      	ldr	r2, [pc, #400]	@ (80087e8 <HAL_TIM_ConfigClockSource+0x220>)
 8008656:	4293      	cmp	r3, r2
 8008658:	f200 80ae 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800865c:	4a63      	ldr	r2, [pc, #396]	@ (80087ec <HAL_TIM_ConfigClockSource+0x224>)
 800865e:	4293      	cmp	r3, r2
 8008660:	f000 80a1 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008664:	4a61      	ldr	r2, [pc, #388]	@ (80087ec <HAL_TIM_ConfigClockSource+0x224>)
 8008666:	4293      	cmp	r3, r2
 8008668:	f200 80a6 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800866c:	4a60      	ldr	r2, [pc, #384]	@ (80087f0 <HAL_TIM_ConfigClockSource+0x228>)
 800866e:	4293      	cmp	r3, r2
 8008670:	f000 8099 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008674:	4a5e      	ldr	r2, [pc, #376]	@ (80087f0 <HAL_TIM_ConfigClockSource+0x228>)
 8008676:	4293      	cmp	r3, r2
 8008678:	f200 809e 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800867c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008680:	f000 8091 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008684:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008688:	f200 8096 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800868c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008690:	f000 8089 	beq.w	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 8008694:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008698:	f200 808e 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800869c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086a0:	d03e      	beq.n	8008720 <HAL_TIM_ConfigClockSource+0x158>
 80086a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086a6:	f200 8087 	bhi.w	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086ae:	f000 8086 	beq.w	80087be <HAL_TIM_ConfigClockSource+0x1f6>
 80086b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086b6:	d87f      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086b8:	2b70      	cmp	r3, #112	@ 0x70
 80086ba:	d01a      	beq.n	80086f2 <HAL_TIM_ConfigClockSource+0x12a>
 80086bc:	2b70      	cmp	r3, #112	@ 0x70
 80086be:	d87b      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086c0:	2b60      	cmp	r3, #96	@ 0x60
 80086c2:	d050      	beq.n	8008766 <HAL_TIM_ConfigClockSource+0x19e>
 80086c4:	2b60      	cmp	r3, #96	@ 0x60
 80086c6:	d877      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086c8:	2b50      	cmp	r3, #80	@ 0x50
 80086ca:	d03c      	beq.n	8008746 <HAL_TIM_ConfigClockSource+0x17e>
 80086cc:	2b50      	cmp	r3, #80	@ 0x50
 80086ce:	d873      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086d0:	2b40      	cmp	r3, #64	@ 0x40
 80086d2:	d058      	beq.n	8008786 <HAL_TIM_ConfigClockSource+0x1be>
 80086d4:	2b40      	cmp	r3, #64	@ 0x40
 80086d6:	d86f      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086d8:	2b30      	cmp	r3, #48	@ 0x30
 80086da:	d064      	beq.n	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 80086dc:	2b30      	cmp	r3, #48	@ 0x30
 80086de:	d86b      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086e0:	2b20      	cmp	r3, #32
 80086e2:	d060      	beq.n	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	d867      	bhi.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d05c      	beq.n	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 80086ec:	2b10      	cmp	r3, #16
 80086ee:	d05a      	beq.n	80087a6 <HAL_TIM_ConfigClockSource+0x1de>
 80086f0:	e062      	b.n	80087b8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008702:	f000 fe8b 	bl	800941c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008714:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	609a      	str	r2, [r3, #8]
      break;
 800871e:	e04f      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008730:	f000 fe74 	bl	800941c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	689a      	ldr	r2, [r3, #8]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008742:	609a      	str	r2, [r3, #8]
      break;
 8008744:	e03c      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008752:	461a      	mov	r2, r3
 8008754:	f000 fde6 	bl	8009324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	2150      	movs	r1, #80	@ 0x50
 800875e:	4618      	mov	r0, r3
 8008760:	f000 fe3f 	bl	80093e2 <TIM_ITRx_SetConfig>
      break;
 8008764:	e02c      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008772:	461a      	mov	r2, r3
 8008774:	f000 fe05 	bl	8009382 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2160      	movs	r1, #96	@ 0x60
 800877e:	4618      	mov	r0, r3
 8008780:	f000 fe2f 	bl	80093e2 <TIM_ITRx_SetConfig>
      break;
 8008784:	e01c      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008792:	461a      	mov	r2, r3
 8008794:	f000 fdc6 	bl	8009324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2140      	movs	r1, #64	@ 0x40
 800879e:	4618      	mov	r0, r3
 80087a0:	f000 fe1f 	bl	80093e2 <TIM_ITRx_SetConfig>
      break;
 80087a4:	e00c      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4619      	mov	r1, r3
 80087b0:	4610      	mov	r0, r2
 80087b2:	f000 fe16 	bl	80093e2 <TIM_ITRx_SetConfig>
      break;
 80087b6:	e003      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	73fb      	strb	r3, [r7, #15]
      break;
 80087bc:	e000      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80087be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	00100070 	.word	0x00100070
 80087e0:	00100060 	.word	0x00100060
 80087e4:	00100050 	.word	0x00100050
 80087e8:	00100040 	.word	0x00100040
 80087ec:	00100030 	.word	0x00100030
 80087f0:	00100020 	.word	0x00100020

080087f4 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008838:	bf00      	nop
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr

08008858 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008874:	bf00      	nop
 8008876:	370c      	adds	r7, #12
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b087      	sub	sp, #28
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	60f8      	str	r0, [r7, #12]
 80088b0:	460b      	mov	r3, r1
 80088b2:	607a      	str	r2, [r7, #4]
 80088b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80088b6:	2300      	movs	r3, #0
 80088b8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d101      	bne.n	80088c4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	e14a      	b.n	8008b5a <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	f040 80dd 	bne.w	8008a8c <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 80088d2:	7afb      	ldrb	r3, [r7, #11]
 80088d4:	2b1f      	cmp	r3, #31
 80088d6:	f200 80d6 	bhi.w	8008a86 <HAL_TIM_RegisterCallback+0x1de>
 80088da:	a201      	add	r2, pc, #4	@ (adr r2, 80088e0 <HAL_TIM_RegisterCallback+0x38>)
 80088dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e0:	08008961 	.word	0x08008961
 80088e4:	08008969 	.word	0x08008969
 80088e8:	08008971 	.word	0x08008971
 80088ec:	08008979 	.word	0x08008979
 80088f0:	08008981 	.word	0x08008981
 80088f4:	08008989 	.word	0x08008989
 80088f8:	08008991 	.word	0x08008991
 80088fc:	08008999 	.word	0x08008999
 8008900:	080089a1 	.word	0x080089a1
 8008904:	080089a9 	.word	0x080089a9
 8008908:	080089b1 	.word	0x080089b1
 800890c:	080089b9 	.word	0x080089b9
 8008910:	080089c1 	.word	0x080089c1
 8008914:	080089c9 	.word	0x080089c9
 8008918:	080089d3 	.word	0x080089d3
 800891c:	080089dd 	.word	0x080089dd
 8008920:	080089e7 	.word	0x080089e7
 8008924:	080089f1 	.word	0x080089f1
 8008928:	080089fb 	.word	0x080089fb
 800892c:	08008a05 	.word	0x08008a05
 8008930:	08008a0f 	.word	0x08008a0f
 8008934:	08008a19 	.word	0x08008a19
 8008938:	08008a23 	.word	0x08008a23
 800893c:	08008a2d 	.word	0x08008a2d
 8008940:	08008a37 	.word	0x08008a37
 8008944:	08008a41 	.word	0x08008a41
 8008948:	08008a4b 	.word	0x08008a4b
 800894c:	08008a55 	.word	0x08008a55
 8008950:	08008a5f 	.word	0x08008a5f
 8008954:	08008a69 	.word	0x08008a69
 8008958:	08008a73 	.word	0x08008a73
 800895c:	08008a7d 	.word	0x08008a7d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008966:	e0f7      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800896e:	e0f3      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008976:	e0ef      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800897e:	e0eb      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008986:	e0e7      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800898e:	e0e3      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008996:	e0df      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800899e:	e0db      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	687a      	ldr	r2, [r7, #4]
 80089a4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80089a6:	e0d7      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80089ae:	e0d3      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80089b6:	e0cf      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80089be:	e0cb      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80089c6:	e0c7      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80089d0:	e0c2      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	687a      	ldr	r2, [r7, #4]
 80089d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 80089da:	e0bd      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 80089e4:	e0b8      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 80089ee:	e0b3      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 80089f8:	e0ae      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008a02:	e0a9      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008a0c:	e0a4      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008a16:	e09f      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008a20:	e09a      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008a2a:	e095      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008a34:	e090      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008a3e:	e08b      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008a48:	e086      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008a52:	e081      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008a5c:	e07c      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008a66:	e077      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8008a70:	e072      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008a7a:	e06d      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008a84:	e068      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	75fb      	strb	r3, [r7, #23]
        break;
 8008a8a:	e065      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d15d      	bne.n	8008b54 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8008a98:	7afb      	ldrb	r3, [r7, #11]
 8008a9a:	2b0d      	cmp	r3, #13
 8008a9c:	d857      	bhi.n	8008b4e <HAL_TIM_RegisterCallback+0x2a6>
 8008a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa4 <HAL_TIM_RegisterCallback+0x1fc>)
 8008aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa4:	08008add 	.word	0x08008add
 8008aa8:	08008ae5 	.word	0x08008ae5
 8008aac:	08008aed 	.word	0x08008aed
 8008ab0:	08008af5 	.word	0x08008af5
 8008ab4:	08008afd 	.word	0x08008afd
 8008ab8:	08008b05 	.word	0x08008b05
 8008abc:	08008b0d 	.word	0x08008b0d
 8008ac0:	08008b15 	.word	0x08008b15
 8008ac4:	08008b1d 	.word	0x08008b1d
 8008ac8:	08008b25 	.word	0x08008b25
 8008acc:	08008b2d 	.word	0x08008b2d
 8008ad0:	08008b35 	.word	0x08008b35
 8008ad4:	08008b3d 	.word	0x08008b3d
 8008ad8:	08008b45 	.word	0x08008b45
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008ae2:	e039      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008aea:	e035      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008af2:	e031      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008afa:	e02d      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008b02:	e029      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008b0a:	e025      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008b12:	e021      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008b1a:	e01d      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008b22:	e019      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008b2a:	e015      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008b32:	e011      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008b3a:	e00d      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008b42:	e009      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008b4c:	e004      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	75fb      	strb	r3, [r7, #23]
        break;
 8008b52:	e001      	b.n	8008b58 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	371c      	adds	r7, #28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop

08008b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b085      	sub	sp, #20
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a4c      	ldr	r2, [pc, #304]	@ (8008cac <TIM_Base_SetConfig+0x144>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d017      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b86:	d013      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a49      	ldr	r2, [pc, #292]	@ (8008cb0 <TIM_Base_SetConfig+0x148>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d00f      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a48      	ldr	r2, [pc, #288]	@ (8008cb4 <TIM_Base_SetConfig+0x14c>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d00b      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4a47      	ldr	r2, [pc, #284]	@ (8008cb8 <TIM_Base_SetConfig+0x150>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d007      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4a46      	ldr	r2, [pc, #280]	@ (8008cbc <TIM_Base_SetConfig+0x154>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d003      	beq.n	8008bb0 <TIM_Base_SetConfig+0x48>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4a45      	ldr	r2, [pc, #276]	@ (8008cc0 <TIM_Base_SetConfig+0x158>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d108      	bne.n	8008bc2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a39      	ldr	r2, [pc, #228]	@ (8008cac <TIM_Base_SetConfig+0x144>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d023      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bd0:	d01f      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a36      	ldr	r2, [pc, #216]	@ (8008cb0 <TIM_Base_SetConfig+0x148>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d01b      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a35      	ldr	r2, [pc, #212]	@ (8008cb4 <TIM_Base_SetConfig+0x14c>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d017      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a34      	ldr	r2, [pc, #208]	@ (8008cb8 <TIM_Base_SetConfig+0x150>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d013      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a33      	ldr	r2, [pc, #204]	@ (8008cbc <TIM_Base_SetConfig+0x154>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d00f      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a33      	ldr	r2, [pc, #204]	@ (8008cc4 <TIM_Base_SetConfig+0x15c>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d00b      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a32      	ldr	r2, [pc, #200]	@ (8008cc8 <TIM_Base_SetConfig+0x160>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d007      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a31      	ldr	r2, [pc, #196]	@ (8008ccc <TIM_Base_SetConfig+0x164>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d003      	beq.n	8008c12 <TIM_Base_SetConfig+0xaa>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8008cc0 <TIM_Base_SetConfig+0x158>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d108      	bne.n	8008c24 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	689a      	ldr	r2, [r3, #8]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a18      	ldr	r2, [pc, #96]	@ (8008cac <TIM_Base_SetConfig+0x144>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d013      	beq.n	8008c78 <TIM_Base_SetConfig+0x110>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a1a      	ldr	r2, [pc, #104]	@ (8008cbc <TIM_Base_SetConfig+0x154>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d00f      	beq.n	8008c78 <TIM_Base_SetConfig+0x110>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8008cc4 <TIM_Base_SetConfig+0x15c>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d00b      	beq.n	8008c78 <TIM_Base_SetConfig+0x110>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a19      	ldr	r2, [pc, #100]	@ (8008cc8 <TIM_Base_SetConfig+0x160>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d007      	beq.n	8008c78 <TIM_Base_SetConfig+0x110>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4a18      	ldr	r2, [pc, #96]	@ (8008ccc <TIM_Base_SetConfig+0x164>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d003      	beq.n	8008c78 <TIM_Base_SetConfig+0x110>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a13      	ldr	r2, [pc, #76]	@ (8008cc0 <TIM_Base_SetConfig+0x158>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d103      	bne.n	8008c80 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	691a      	ldr	r2, [r3, #16]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d105      	bne.n	8008c9e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	691b      	ldr	r3, [r3, #16]
 8008c96:	f023 0201 	bic.w	r2, r3, #1
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	611a      	str	r2, [r3, #16]
  }
}
 8008c9e:	bf00      	nop
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr
 8008caa:	bf00      	nop
 8008cac:	40012c00 	.word	0x40012c00
 8008cb0:	40000400 	.word	0x40000400
 8008cb4:	40000800 	.word	0x40000800
 8008cb8:	40000c00 	.word	0x40000c00
 8008cbc:	40013400 	.word	0x40013400
 8008cc0:	40015000 	.word	0x40015000
 8008cc4:	40014000 	.word	0x40014000
 8008cc8:	40014400 	.word	0x40014400
 8008ccc:	40014800 	.word	0x40014800

08008cd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	f023 0201 	bic.w	r2, r3, #1
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	699b      	ldr	r3, [r3, #24]
 8008cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f023 0303 	bic.w	r3, r3, #3
 8008d0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	f023 0302 	bic.w	r3, r3, #2
 8008d1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a30      	ldr	r2, [pc, #192]	@ (8008dec <TIM_OC1_SetConfig+0x11c>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d013      	beq.n	8008d58 <TIM_OC1_SetConfig+0x88>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a2f      	ldr	r2, [pc, #188]	@ (8008df0 <TIM_OC1_SetConfig+0x120>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d00f      	beq.n	8008d58 <TIM_OC1_SetConfig+0x88>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a2e      	ldr	r2, [pc, #184]	@ (8008df4 <TIM_OC1_SetConfig+0x124>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d00b      	beq.n	8008d58 <TIM_OC1_SetConfig+0x88>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a2d      	ldr	r2, [pc, #180]	@ (8008df8 <TIM_OC1_SetConfig+0x128>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d007      	beq.n	8008d58 <TIM_OC1_SetConfig+0x88>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a2c      	ldr	r2, [pc, #176]	@ (8008dfc <TIM_OC1_SetConfig+0x12c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d003      	beq.n	8008d58 <TIM_OC1_SetConfig+0x88>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a2b      	ldr	r2, [pc, #172]	@ (8008e00 <TIM_OC1_SetConfig+0x130>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d10c      	bne.n	8008d72 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	f023 0308 	bic.w	r3, r3, #8
 8008d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	68db      	ldr	r3, [r3, #12]
 8008d64:	697a      	ldr	r2, [r7, #20]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	f023 0304 	bic.w	r3, r3, #4
 8008d70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a1d      	ldr	r2, [pc, #116]	@ (8008dec <TIM_OC1_SetConfig+0x11c>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d013      	beq.n	8008da2 <TIM_OC1_SetConfig+0xd2>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a1c      	ldr	r2, [pc, #112]	@ (8008df0 <TIM_OC1_SetConfig+0x120>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d00f      	beq.n	8008da2 <TIM_OC1_SetConfig+0xd2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a1b      	ldr	r2, [pc, #108]	@ (8008df4 <TIM_OC1_SetConfig+0x124>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d00b      	beq.n	8008da2 <TIM_OC1_SetConfig+0xd2>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a1a      	ldr	r2, [pc, #104]	@ (8008df8 <TIM_OC1_SetConfig+0x128>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d007      	beq.n	8008da2 <TIM_OC1_SetConfig+0xd2>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a19      	ldr	r2, [pc, #100]	@ (8008dfc <TIM_OC1_SetConfig+0x12c>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d003      	beq.n	8008da2 <TIM_OC1_SetConfig+0xd2>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a18      	ldr	r2, [pc, #96]	@ (8008e00 <TIM_OC1_SetConfig+0x130>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d111      	bne.n	8008dc6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008da8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008db0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	693a      	ldr	r2, [r7, #16]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	697a      	ldr	r2, [r7, #20]
 8008dde:	621a      	str	r2, [r3, #32]
}
 8008de0:	bf00      	nop
 8008de2:	371c      	adds	r7, #28
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr
 8008dec:	40012c00 	.word	0x40012c00
 8008df0:	40013400 	.word	0x40013400
 8008df4:	40014000 	.word	0x40014000
 8008df8:	40014400 	.word	0x40014400
 8008dfc:	40014800 	.word	0x40014800
 8008e00:	40015000 	.word	0x40015000

08008e04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b087      	sub	sp, #28
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a1b      	ldr	r3, [r3, #32]
 8008e18:	f023 0210 	bic.w	r2, r3, #16
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	021b      	lsls	r3, r3, #8
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f023 0320 	bic.w	r3, r3, #32
 8008e52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a2c      	ldr	r2, [pc, #176]	@ (8008f14 <TIM_OC2_SetConfig+0x110>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d007      	beq.n	8008e78 <TIM_OC2_SetConfig+0x74>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	4a2b      	ldr	r2, [pc, #172]	@ (8008f18 <TIM_OC2_SetConfig+0x114>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d003      	beq.n	8008e78 <TIM_OC2_SetConfig+0x74>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4a2a      	ldr	r2, [pc, #168]	@ (8008f1c <TIM_OC2_SetConfig+0x118>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d10d      	bne.n	8008e94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	011b      	lsls	r3, r3, #4
 8008e86:	697a      	ldr	r2, [r7, #20]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a1f      	ldr	r2, [pc, #124]	@ (8008f14 <TIM_OC2_SetConfig+0x110>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d013      	beq.n	8008ec4 <TIM_OC2_SetConfig+0xc0>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8008f18 <TIM_OC2_SetConfig+0x114>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d00f      	beq.n	8008ec4 <TIM_OC2_SetConfig+0xc0>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8008f20 <TIM_OC2_SetConfig+0x11c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d00b      	beq.n	8008ec4 <TIM_OC2_SetConfig+0xc0>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a1d      	ldr	r2, [pc, #116]	@ (8008f24 <TIM_OC2_SetConfig+0x120>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d007      	beq.n	8008ec4 <TIM_OC2_SetConfig+0xc0>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8008f28 <TIM_OC2_SetConfig+0x124>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d003      	beq.n	8008ec4 <TIM_OC2_SetConfig+0xc0>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a17      	ldr	r2, [pc, #92]	@ (8008f1c <TIM_OC2_SetConfig+0x118>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d113      	bne.n	8008eec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008eca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	695b      	ldr	r3, [r3, #20]
 8008ed8:	009b      	lsls	r3, r3, #2
 8008eda:	693a      	ldr	r2, [r7, #16]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	699b      	ldr	r3, [r3, #24]
 8008ee4:	009b      	lsls	r3, r3, #2
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	697a      	ldr	r2, [r7, #20]
 8008f04:	621a      	str	r2, [r3, #32]
}
 8008f06:	bf00      	nop
 8008f08:	371c      	adds	r7, #28
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	40012c00 	.word	0x40012c00
 8008f18:	40013400 	.word	0x40013400
 8008f1c:	40015000 	.word	0x40015000
 8008f20:	40014000 	.word	0x40014000
 8008f24:	40014400 	.word	0x40014400
 8008f28:	40014800 	.word	0x40014800

08008f2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6a1b      	ldr	r3, [r3, #32]
 8008f40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f023 0303 	bic.w	r3, r3, #3
 8008f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	021b      	lsls	r3, r3, #8
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a2b      	ldr	r2, [pc, #172]	@ (8009038 <TIM_OC3_SetConfig+0x10c>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d007      	beq.n	8008f9e <TIM_OC3_SetConfig+0x72>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4a2a      	ldr	r2, [pc, #168]	@ (800903c <TIM_OC3_SetConfig+0x110>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d003      	beq.n	8008f9e <TIM_OC3_SetConfig+0x72>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a29      	ldr	r2, [pc, #164]	@ (8009040 <TIM_OC3_SetConfig+0x114>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d10d      	bne.n	8008fba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008fa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	697a      	ldr	r2, [r7, #20]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008fb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8009038 <TIM_OC3_SetConfig+0x10c>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d013      	beq.n	8008fea <TIM_OC3_SetConfig+0xbe>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800903c <TIM_OC3_SetConfig+0x110>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d00f      	beq.n	8008fea <TIM_OC3_SetConfig+0xbe>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8009044 <TIM_OC3_SetConfig+0x118>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d00b      	beq.n	8008fea <TIM_OC3_SetConfig+0xbe>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8009048 <TIM_OC3_SetConfig+0x11c>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d007      	beq.n	8008fea <TIM_OC3_SetConfig+0xbe>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800904c <TIM_OC3_SetConfig+0x120>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d003      	beq.n	8008fea <TIM_OC3_SetConfig+0xbe>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a16      	ldr	r2, [pc, #88]	@ (8009040 <TIM_OC3_SetConfig+0x114>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d113      	bne.n	8009012 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ff0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008ff8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	695b      	ldr	r3, [r3, #20]
 8008ffe:	011b      	lsls	r3, r3, #4
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	4313      	orrs	r3, r2
 8009004:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	011b      	lsls	r3, r3, #4
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	4313      	orrs	r3, r2
 8009010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	697a      	ldr	r2, [r7, #20]
 800902a:	621a      	str	r2, [r3, #32]
}
 800902c:	bf00      	nop
 800902e:	371c      	adds	r7, #28
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr
 8009038:	40012c00 	.word	0x40012c00
 800903c:	40013400 	.word	0x40013400
 8009040:	40015000 	.word	0x40015000
 8009044:	40014000 	.word	0x40014000
 8009048:	40014400 	.word	0x40014400
 800904c:	40014800 	.word	0x40014800

08009050 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a1b      	ldr	r3, [r3, #32]
 800905e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6a1b      	ldr	r3, [r3, #32]
 8009064:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	69db      	ldr	r3, [r3, #28]
 8009076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800907e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800908a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	021b      	lsls	r3, r3, #8
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	4313      	orrs	r3, r2
 8009096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800909e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	031b      	lsls	r3, r3, #12
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009160 <TIM_OC4_SetConfig+0x110>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d007      	beq.n	80090c4 <TIM_OC4_SetConfig+0x74>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a2b      	ldr	r2, [pc, #172]	@ (8009164 <TIM_OC4_SetConfig+0x114>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d003      	beq.n	80090c4 <TIM_OC4_SetConfig+0x74>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a2a      	ldr	r2, [pc, #168]	@ (8009168 <TIM_OC4_SetConfig+0x118>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d10d      	bne.n	80090e0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80090ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	031b      	lsls	r3, r3, #12
 80090d2:	697a      	ldr	r2, [r7, #20]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80090de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a1f      	ldr	r2, [pc, #124]	@ (8009160 <TIM_OC4_SetConfig+0x110>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d013      	beq.n	8009110 <TIM_OC4_SetConfig+0xc0>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009164 <TIM_OC4_SetConfig+0x114>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d00f      	beq.n	8009110 <TIM_OC4_SetConfig+0xc0>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a1e      	ldr	r2, [pc, #120]	@ (800916c <TIM_OC4_SetConfig+0x11c>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d00b      	beq.n	8009110 <TIM_OC4_SetConfig+0xc0>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a1d      	ldr	r2, [pc, #116]	@ (8009170 <TIM_OC4_SetConfig+0x120>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d007      	beq.n	8009110 <TIM_OC4_SetConfig+0xc0>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a1c      	ldr	r2, [pc, #112]	@ (8009174 <TIM_OC4_SetConfig+0x124>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d003      	beq.n	8009110 <TIM_OC4_SetConfig+0xc0>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a17      	ldr	r2, [pc, #92]	@ (8009168 <TIM_OC4_SetConfig+0x118>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d113      	bne.n	8009138 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009116:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800911e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	019b      	lsls	r3, r3, #6
 8009126:	693a      	ldr	r2, [r7, #16]
 8009128:	4313      	orrs	r3, r2
 800912a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	699b      	ldr	r3, [r3, #24]
 8009130:	019b      	lsls	r3, r3, #6
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	4313      	orrs	r3, r2
 8009136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	685a      	ldr	r2, [r3, #4]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	621a      	str	r2, [r3, #32]
}
 8009152:	bf00      	nop
 8009154:	371c      	adds	r7, #28
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	40012c00 	.word	0x40012c00
 8009164:	40013400 	.word	0x40013400
 8009168:	40015000 	.word	0x40015000
 800916c:	40014000 	.word	0x40014000
 8009170:	40014400 	.word	0x40014400
 8009174:	40014800 	.word	0x40014800

08009178 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009178:	b480      	push	{r7}
 800917a:	b087      	sub	sp, #28
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a1b      	ldr	r3, [r3, #32]
 800918c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800919e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80091bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	041b      	lsls	r3, r3, #16
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a19      	ldr	r2, [pc, #100]	@ (8009234 <TIM_OC5_SetConfig+0xbc>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d013      	beq.n	80091fa <TIM_OC5_SetConfig+0x82>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a18      	ldr	r2, [pc, #96]	@ (8009238 <TIM_OC5_SetConfig+0xc0>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d00f      	beq.n	80091fa <TIM_OC5_SetConfig+0x82>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a17      	ldr	r2, [pc, #92]	@ (800923c <TIM_OC5_SetConfig+0xc4>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d00b      	beq.n	80091fa <TIM_OC5_SetConfig+0x82>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a16      	ldr	r2, [pc, #88]	@ (8009240 <TIM_OC5_SetConfig+0xc8>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d007      	beq.n	80091fa <TIM_OC5_SetConfig+0x82>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a15      	ldr	r2, [pc, #84]	@ (8009244 <TIM_OC5_SetConfig+0xcc>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d003      	beq.n	80091fa <TIM_OC5_SetConfig+0x82>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a14      	ldr	r2, [pc, #80]	@ (8009248 <TIM_OC5_SetConfig+0xd0>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d109      	bne.n	800920e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009200:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	021b      	lsls	r3, r3, #8
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	4313      	orrs	r3, r2
 800920c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	693a      	ldr	r2, [r7, #16]
 8009226:	621a      	str	r2, [r3, #32]
}
 8009228:	bf00      	nop
 800922a:	371c      	adds	r7, #28
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	40012c00 	.word	0x40012c00
 8009238:	40013400 	.word	0x40013400
 800923c:	40014000 	.word	0x40014000
 8009240:	40014400 	.word	0x40014400
 8009244:	40014800 	.word	0x40014800
 8009248:	40015000 	.word	0x40015000

0800924c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800924c:	b480      	push	{r7}
 800924e:	b087      	sub	sp, #28
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6a1b      	ldr	r3, [r3, #32]
 800925a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a1b      	ldr	r3, [r3, #32]
 8009260:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800927a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800927e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	021b      	lsls	r3, r3, #8
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	4313      	orrs	r3, r2
 800928a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	051b      	lsls	r3, r3, #20
 800929a:	693a      	ldr	r2, [r7, #16]
 800929c:	4313      	orrs	r3, r2
 800929e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a1a      	ldr	r2, [pc, #104]	@ (800930c <TIM_OC6_SetConfig+0xc0>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d013      	beq.n	80092d0 <TIM_OC6_SetConfig+0x84>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a19      	ldr	r2, [pc, #100]	@ (8009310 <TIM_OC6_SetConfig+0xc4>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d00f      	beq.n	80092d0 <TIM_OC6_SetConfig+0x84>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a18      	ldr	r2, [pc, #96]	@ (8009314 <TIM_OC6_SetConfig+0xc8>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d00b      	beq.n	80092d0 <TIM_OC6_SetConfig+0x84>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a17      	ldr	r2, [pc, #92]	@ (8009318 <TIM_OC6_SetConfig+0xcc>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d007      	beq.n	80092d0 <TIM_OC6_SetConfig+0x84>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	4a16      	ldr	r2, [pc, #88]	@ (800931c <TIM_OC6_SetConfig+0xd0>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d003      	beq.n	80092d0 <TIM_OC6_SetConfig+0x84>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a15      	ldr	r2, [pc, #84]	@ (8009320 <TIM_OC6_SetConfig+0xd4>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d109      	bne.n	80092e4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	695b      	ldr	r3, [r3, #20]
 80092dc:	029b      	lsls	r3, r3, #10
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	693a      	ldr	r2, [r7, #16]
 80092fc:	621a      	str	r2, [r3, #32]
}
 80092fe:	bf00      	nop
 8009300:	371c      	adds	r7, #28
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	40012c00 	.word	0x40012c00
 8009310:	40013400 	.word	0x40013400
 8009314:	40014000 	.word	0x40014000
 8009318:	40014400 	.word	0x40014400
 800931c:	40014800 	.word	0x40014800
 8009320:	40015000 	.word	0x40015000

08009324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009324:	b480      	push	{r7}
 8009326:	b087      	sub	sp, #28
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6a1b      	ldr	r3, [r3, #32]
 8009334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6a1b      	ldr	r3, [r3, #32]
 800933a:	f023 0201 	bic.w	r2, r3, #1
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	699b      	ldr	r3, [r3, #24]
 8009346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800934e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4313      	orrs	r3, r2
 8009358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f023 030a 	bic.w	r3, r3, #10
 8009360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009362:	697a      	ldr	r2, [r7, #20]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	4313      	orrs	r3, r2
 8009368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	697a      	ldr	r2, [r7, #20]
 8009374:	621a      	str	r2, [r3, #32]
}
 8009376:	bf00      	nop
 8009378:	371c      	adds	r7, #28
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr

08009382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009382:	b480      	push	{r7}
 8009384:	b087      	sub	sp, #28
 8009386:	af00      	add	r7, sp, #0
 8009388:	60f8      	str	r0, [r7, #12]
 800938a:	60b9      	str	r1, [r7, #8]
 800938c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6a1b      	ldr	r3, [r3, #32]
 8009392:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a1b      	ldr	r3, [r3, #32]
 8009398:	f023 0210 	bic.w	r2, r3, #16
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80093ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	031b      	lsls	r3, r3, #12
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80093be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	011b      	lsls	r3, r3, #4
 80093c4:	697a      	ldr	r2, [r7, #20]
 80093c6:	4313      	orrs	r3, r2
 80093c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	621a      	str	r2, [r3, #32]
}
 80093d6:	bf00      	nop
 80093d8:	371c      	adds	r7, #28
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr

080093e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093e2:	b480      	push	{r7}
 80093e4:	b085      	sub	sp, #20
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
 80093ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80093f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093fe:	683a      	ldr	r2, [r7, #0]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	4313      	orrs	r3, r2
 8009404:	f043 0307 	orr.w	r3, r3, #7
 8009408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	609a      	str	r2, [r3, #8]
}
 8009410:	bf00      	nop
 8009412:	3714      	adds	r7, #20
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800941c:	b480      	push	{r7}
 800941e:	b087      	sub	sp, #28
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
 8009428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	689b      	ldr	r3, [r3, #8]
 800942e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	021a      	lsls	r2, r3, #8
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	431a      	orrs	r2, r3
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	4313      	orrs	r3, r2
 8009444:	697a      	ldr	r2, [r7, #20]
 8009446:	4313      	orrs	r3, r2
 8009448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	697a      	ldr	r2, [r7, #20]
 800944e:	609a      	str	r2, [r3, #8]
}
 8009450:	bf00      	nop
 8009452:	371c      	adds	r7, #28
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800945c:	b480      	push	{r7}
 800945e:	b087      	sub	sp, #28
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	f003 031f 	and.w	r3, r3, #31
 800946e:	2201      	movs	r2, #1
 8009470:	fa02 f303 	lsl.w	r3, r2, r3
 8009474:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6a1a      	ldr	r2, [r3, #32]
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	43db      	mvns	r3, r3
 800947e:	401a      	ands	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6a1a      	ldr	r2, [r3, #32]
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	f003 031f 	and.w	r3, r3, #31
 800948e:	6879      	ldr	r1, [r7, #4]
 8009490:	fa01 f303 	lsl.w	r3, r1, r3
 8009494:	431a      	orrs	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	621a      	str	r2, [r3, #32]
}
 800949a:	bf00      	nop
 800949c:	371c      	adds	r7, #28
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
	...

080094a8 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b083      	sub	sp, #12
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a26      	ldr	r2, [pc, #152]	@ (800954c <TIM_ResetCallback+0xa4>)
 80094b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a25      	ldr	r2, [pc, #148]	@ (8009550 <TIM_ResetCallback+0xa8>)
 80094bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a24      	ldr	r2, [pc, #144]	@ (8009554 <TIM_ResetCallback+0xac>)
 80094c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a23      	ldr	r2, [pc, #140]	@ (8009558 <TIM_ResetCallback+0xb0>)
 80094cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4a22      	ldr	r2, [pc, #136]	@ (800955c <TIM_ResetCallback+0xb4>)
 80094d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a21      	ldr	r2, [pc, #132]	@ (8009560 <TIM_ResetCallback+0xb8>)
 80094dc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a20      	ldr	r2, [pc, #128]	@ (8009564 <TIM_ResetCallback+0xbc>)
 80094e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009568 <TIM_ResetCallback+0xc0>)
 80094ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a1e      	ldr	r2, [pc, #120]	@ (800956c <TIM_ResetCallback+0xc4>)
 80094f4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	4a1d      	ldr	r2, [pc, #116]	@ (8009570 <TIM_ResetCallback+0xc8>)
 80094fc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	4a1c      	ldr	r2, [pc, #112]	@ (8009574 <TIM_ResetCallback+0xcc>)
 8009504:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a1b      	ldr	r2, [pc, #108]	@ (8009578 <TIM_ResetCallback+0xd0>)
 800950c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a1a      	ldr	r2, [pc, #104]	@ (800957c <TIM_ResetCallback+0xd4>)
 8009514:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a19      	ldr	r2, [pc, #100]	@ (8009580 <TIM_ResetCallback+0xd8>)
 800951c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	4a18      	ldr	r2, [pc, #96]	@ (8009584 <TIM_ResetCallback+0xdc>)
 8009524:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4a17      	ldr	r2, [pc, #92]	@ (8009588 <TIM_ResetCallback+0xe0>)
 800952c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4a16      	ldr	r2, [pc, #88]	@ (800958c <TIM_ResetCallback+0xe4>)
 8009534:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	4a15      	ldr	r2, [pc, #84]	@ (8009590 <TIM_ResetCallback+0xe8>)
 800953c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8009540:	bf00      	nop
 8009542:	370c      	adds	r7, #12
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr
 800954c:	08003e3d 	.word	0x08003e3d
 8009550:	080087f5 	.word	0x080087f5
 8009554:	0800886d 	.word	0x0800886d
 8009558:	08008881 	.word	0x08008881
 800955c:	0800881d 	.word	0x0800881d
 8009560:	08008831 	.word	0x08008831
 8009564:	08008809 	.word	0x08008809
 8009568:	08008845 	.word	0x08008845
 800956c:	08008859 	.word	0x08008859
 8009570:	08008895 	.word	0x08008895
 8009574:	080096c1 	.word	0x080096c1
 8009578:	080096d5 	.word	0x080096d5
 800957c:	080096e9 	.word	0x080096e9
 8009580:	080096fd 	.word	0x080096fd
 8009584:	08009711 	.word	0x08009711
 8009588:	08009725 	.word	0x08009725
 800958c:	08009739 	.word	0x08009739
 8009590:	0800974d 	.word	0x0800974d

08009594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d101      	bne.n	80095ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80095a8:	2302      	movs	r3, #2
 80095aa:	e074      	b.n	8009696 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2202      	movs	r2, #2
 80095b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a34      	ldr	r2, [pc, #208]	@ (80096a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d009      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a33      	ldr	r2, [pc, #204]	@ (80096a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d004      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a31      	ldr	r2, [pc, #196]	@ (80096ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d108      	bne.n	80095fc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80095f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	68fa      	ldr	r2, [r7, #12]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009606:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68fa      	ldr	r2, [r7, #12]
 800960e:	4313      	orrs	r3, r2
 8009610:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a21      	ldr	r2, [pc, #132]	@ (80096a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d022      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962c:	d01d      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a1f      	ldr	r2, [pc, #124]	@ (80096b0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d018      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a1d      	ldr	r2, [pc, #116]	@ (80096b4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d013      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a1c      	ldr	r2, [pc, #112]	@ (80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d00e      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a15      	ldr	r2, [pc, #84]	@ (80096a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d009      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a18      	ldr	r2, [pc, #96]	@ (80096bc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d004      	beq.n	800966a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a11      	ldr	r2, [pc, #68]	@ (80096ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d10c      	bne.n	8009684 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009670:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	68ba      	ldr	r2, [r7, #8]
 8009678:	4313      	orrs	r3, r2
 800967a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2201      	movs	r2, #1
 8009688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3714      	adds	r7, #20
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	40012c00 	.word	0x40012c00
 80096a8:	40013400 	.word	0x40013400
 80096ac:	40015000 	.word	0x40015000
 80096b0:	40000400 	.word	0x40000400
 80096b4:	40000800 	.word	0x40000800
 80096b8:	40000c00 	.word	0x40000c00
 80096bc:	40014000 	.word	0x40014000

080096c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096c8:	bf00      	nop
 80096ca:	370c      	adds	r7, #12
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80096dc:	bf00      	nop
 80096de:	370c      	adds	r7, #12
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b083      	sub	sp, #12
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80096f0:	bf00      	nop
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009704:	bf00      	nop
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009724:	b480      	push	{r7}
 8009726:	b083      	sub	sp, #12
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800972c:	bf00      	nop
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009740:	bf00      	nop
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b082      	sub	sp, #8
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d101      	bne.n	8009772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	e050      	b.n	8009814 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009778:	2b00      	cmp	r3, #0
 800977a:	d114      	bne.n	80097a6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 fe8d 	bl	800a4a4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009790:	2b00      	cmp	r3, #0
 8009792:	d103      	bne.n	800979c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a21      	ldr	r2, [pc, #132]	@ (800981c <HAL_UART_Init+0xbc>)
 8009798:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2224      	movs	r2, #36	@ 0x24
 80097aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f022 0201 	bic.w	r2, r2, #1
 80097bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d002      	beq.n	80097cc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f001 f9ba 	bl	800ab40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 febb 	bl	800a548 <UART_SetConfig>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d101      	bne.n	80097dc <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e01b      	b.n	8009814 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	689a      	ldr	r2, [r3, #8]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80097fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f042 0201 	orr.w	r2, r2, #1
 800980a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f001 fa39 	bl	800ac84 <UART_CheckIdleState>
 8009812:	4603      	mov	r3, r0
}
 8009814:	4618      	mov	r0, r3
 8009816:	3708      	adds	r7, #8
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	08004341 	.word	0x08004341

08009820 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009820:	b480      	push	{r7}
 8009822:	b087      	sub	sp, #28
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	460b      	mov	r3, r1
 800982a:	607a      	str	r2, [r7, #4]
 800982c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d109      	bne.n	800984c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800983e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e09c      	b.n	8009986 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009852:	2b20      	cmp	r3, #32
 8009854:	d16c      	bne.n	8009930 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8009856:	7afb      	ldrb	r3, [r7, #11]
 8009858:	2b0c      	cmp	r3, #12
 800985a:	d85e      	bhi.n	800991a <HAL_UART_RegisterCallback+0xfa>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <HAL_UART_RegisterCallback+0x44>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	08009899 	.word	0x08009899
 8009868:	080098a3 	.word	0x080098a3
 800986c:	080098ad 	.word	0x080098ad
 8009870:	080098b7 	.word	0x080098b7
 8009874:	080098c1 	.word	0x080098c1
 8009878:	080098cb 	.word	0x080098cb
 800987c:	080098d5 	.word	0x080098d5
 8009880:	080098df 	.word	0x080098df
 8009884:	080098e9 	.word	0x080098e9
 8009888:	080098f3 	.word	0x080098f3
 800988c:	080098fd 	.word	0x080098fd
 8009890:	08009907 	.word	0x08009907
 8009894:	08009911 	.word	0x08009911
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80098a0:	e070      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80098aa:	e06b      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80098b4:	e066      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80098be:	e061      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80098c8:	e05c      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80098d2:	e057      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80098dc:	e052      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80098e6:	e04d      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80098f0:	e048      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80098fa:	e043      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	687a      	ldr	r2, [r7, #4]
 8009900:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009904:	e03e      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800990e:	e039      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009918:	e034      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009920:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	75fb      	strb	r3, [r7, #23]
        break;
 800992e:	e029      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009936:	2b00      	cmp	r3, #0
 8009938:	d11a      	bne.n	8009970 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800993a:	7afb      	ldrb	r3, [r7, #11]
 800993c:	2b0b      	cmp	r3, #11
 800993e:	d002      	beq.n	8009946 <HAL_UART_RegisterCallback+0x126>
 8009940:	2b0c      	cmp	r3, #12
 8009942:	d005      	beq.n	8009950 <HAL_UART_RegisterCallback+0x130>
 8009944:	e009      	b.n	800995a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800994e:	e019      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009958:	e014      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009960:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	75fb      	strb	r3, [r7, #23]
        break;
 800996e:	e009      	b.n	8009984 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009976:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009984:	7dfb      	ldrb	r3, [r7, #23]
}
 8009986:	4618      	mov	r0, r3
 8009988:	371c      	adds	r7, #28
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop

08009994 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b08a      	sub	sp, #40	@ 0x28
 8009998:	af02      	add	r7, sp, #8
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	603b      	str	r3, [r7, #0]
 80099a0:	4613      	mov	r3, r2
 80099a2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099aa:	2b20      	cmp	r3, #32
 80099ac:	f040 80b5 	bne.w	8009b1a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d002      	beq.n	80099bc <HAL_UART_Receive+0x28>
 80099b6:	88fb      	ldrh	r3, [r7, #6]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d101      	bne.n	80099c0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e0ad      	b.n	8009b1c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2222      	movs	r2, #34	@ 0x22
 80099cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80099d6:	f7fa fec3 	bl	8004760 <HAL_GetTick>
 80099da:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	88fa      	ldrh	r2, [r7, #6]
 80099e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	88fa      	ldrh	r2, [r7, #6]
 80099e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099f4:	d10e      	bne.n	8009a14 <HAL_UART_Receive+0x80>
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d105      	bne.n	8009a0a <HAL_UART_Receive+0x76>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a08:	e02d      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	22ff      	movs	r2, #255	@ 0xff
 8009a0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a12:	e028      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d10d      	bne.n	8009a38 <HAL_UART_Receive+0xa4>
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d104      	bne.n	8009a2e <HAL_UART_Receive+0x9a>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	22ff      	movs	r2, #255	@ 0xff
 8009a28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a2c:	e01b      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	227f      	movs	r2, #127	@ 0x7f
 8009a32:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a36:	e016      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a40:	d10d      	bne.n	8009a5e <HAL_UART_Receive+0xca>
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d104      	bne.n	8009a54 <HAL_UART_Receive+0xc0>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	227f      	movs	r2, #127	@ 0x7f
 8009a4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a52:	e008      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	223f      	movs	r2, #63	@ 0x3f
 8009a58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a5c:	e003      	b.n	8009a66 <HAL_UART_Receive+0xd2>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009a6c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a76:	d108      	bne.n	8009a8a <HAL_UART_Receive+0xf6>
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d104      	bne.n	8009a8a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	61bb      	str	r3, [r7, #24]
 8009a88:	e003      	b.n	8009a92 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009a92:	e036      	b.n	8009b02 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	2120      	movs	r1, #32
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f001 f99a 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d005      	beq.n	8009ab6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	e032      	b.n	8009b1c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10c      	bne.n	8009ad6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	8a7b      	ldrh	r3, [r7, #18]
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	b29a      	uxth	r2, r3
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	3302      	adds	r3, #2
 8009ad2:	61bb      	str	r3, [r7, #24]
 8009ad4:	e00c      	b.n	8009af0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009adc:	b2da      	uxtb	r2, r3
 8009ade:	8a7b      	ldrh	r3, [r7, #18]
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	4013      	ands	r3, r2
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	3301      	adds	r3, #1
 8009aee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	3b01      	subs	r3, #1
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1c2      	bne.n	8009a94 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2220      	movs	r2, #32
 8009b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e000      	b.n	8009b1c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8009b1a:	2302      	movs	r3, #2
  }
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3720      	adds	r7, #32
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b08a      	sub	sp, #40	@ 0x28
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	4613      	mov	r3, r2
 8009b30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b38:	2b20      	cmp	r3, #32
 8009b3a:	d167      	bne.n	8009c0c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d002      	beq.n	8009b48 <HAL_UART_Transmit_DMA+0x24>
 8009b42:	88fb      	ldrh	r3, [r7, #6]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e060      	b.n	8009c0e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	88fa      	ldrh	r2, [r7, #6]
 8009b56:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	88fa      	ldrh	r2, [r7, #6]
 8009b5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2200      	movs	r2, #0
 8009b66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2221      	movs	r2, #33	@ 0x21
 8009b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d028      	beq.n	8009bcc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b7e:	4a26      	ldr	r2, [pc, #152]	@ (8009c18 <HAL_UART_Transmit_DMA+0xf4>)
 8009b80:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b86:	4a25      	ldr	r2, [pc, #148]	@ (8009c1c <HAL_UART_Transmit_DMA+0xf8>)
 8009b88:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b8e:	4a24      	ldr	r2, [pc, #144]	@ (8009c20 <HAL_UART_Transmit_DMA+0xfc>)
 8009b90:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b96:	2200      	movs	r2, #0
 8009b98:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	3328      	adds	r3, #40	@ 0x28
 8009baa:	461a      	mov	r2, r3
 8009bac:	88fb      	ldrh	r3, [r7, #6]
 8009bae:	f7fc f89b 	bl	8005ce8 <HAL_DMA_Start_IT>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d009      	beq.n	8009bcc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2210      	movs	r2, #16
 8009bbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2220      	movs	r2, #32
 8009bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e020      	b.n	8009c0e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	2240      	movs	r2, #64	@ 0x40
 8009bd2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	3308      	adds	r3, #8
 8009bda:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	613b      	str	r3, [r7, #16]
   return(result);
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bea:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bf4:	623a      	str	r2, [r7, #32]
 8009bf6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	69f9      	ldr	r1, [r7, #28]
 8009bfa:	6a3a      	ldr	r2, [r7, #32]
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e5      	bne.n	8009bd4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	e000      	b.n	8009c0e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009c0c:	2302      	movs	r3, #2
  }
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3728      	adds	r7, #40	@ 0x28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	0800b14f 	.word	0x0800b14f
 8009c1c:	0800b1ed 	.word	0x0800b1ed
 8009c20:	0800b387 	.word	0x0800b387

08009c24 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b08a      	sub	sp, #40	@ 0x28
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c38:	2b20      	cmp	r3, #32
 8009c3a:	d137      	bne.n	8009cac <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d002      	beq.n	8009c48 <HAL_UART_Receive_DMA+0x24>
 8009c42:	88fb      	ldrh	r3, [r7, #6]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e030      	b.n	8009cae <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a18      	ldr	r2, [pc, #96]	@ (8009cb8 <HAL_UART_Receive_DMA+0x94>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d01f      	beq.n	8009c9c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d018      	beq.n	8009c9c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	613b      	str	r3, [r7, #16]
   return(result);
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	461a      	mov	r2, r3
 8009c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c88:	623b      	str	r3, [r7, #32]
 8009c8a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8c:	69f9      	ldr	r1, [r7, #28]
 8009c8e:	6a3a      	ldr	r2, [r7, #32]
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c96:	69bb      	ldr	r3, [r7, #24]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e6      	bne.n	8009c6a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009c9c:	88fb      	ldrh	r3, [r7, #6]
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	68b9      	ldr	r1, [r7, #8]
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f001 f906 	bl	800aeb4 <UART_Start_Receive_DMA>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	e000      	b.n	8009cae <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cac:	2302      	movs	r3, #2
  }
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3728      	adds	r7, #40	@ 0x28
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	bf00      	nop
 8009cb8:	40008000 	.word	0x40008000

08009cbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b0ba      	sub	sp, #232	@ 0xe8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	689b      	ldr	r3, [r3, #8]
 8009cde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009ce2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009ce6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009cea:	4013      	ands	r3, r2
 8009cec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009cf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d11b      	bne.n	8009d30 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009cf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cfc:	f003 0320 	and.w	r3, r3, #32
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d015      	beq.n	8009d30 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d08:	f003 0320 	and.w	r3, r3, #32
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d105      	bne.n	8009d1c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d009      	beq.n	8009d30 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 82f3 	beq.w	800a30c <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	4798      	blx	r3
      }
      return;
 8009d2e:	e2ed      	b.n	800a30c <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009d30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f000 8129 	beq.w	8009f8c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009d3a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009d3e:	4b90      	ldr	r3, [pc, #576]	@ (8009f80 <HAL_UART_IRQHandler+0x2c4>)
 8009d40:	4013      	ands	r3, r2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d106      	bne.n	8009d54 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009d46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009d4a:	4b8e      	ldr	r3, [pc, #568]	@ (8009f84 <HAL_UART_IRQHandler+0x2c8>)
 8009d4c:	4013      	ands	r3, r2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	f000 811c 	beq.w	8009f8c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d58:	f003 0301 	and.w	r3, r3, #1
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d011      	beq.n	8009d84 <HAL_UART_IRQHandler+0xc8>
 8009d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d00b      	beq.n	8009d84 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2201      	movs	r2, #1
 8009d72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d7a:	f043 0201 	orr.w	r2, r3, #1
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d88:	f003 0302 	and.w	r3, r3, #2
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d011      	beq.n	8009db4 <HAL_UART_IRQHandler+0xf8>
 8009d90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d94:	f003 0301 	and.w	r3, r3, #1
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d00b      	beq.n	8009db4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2202      	movs	r2, #2
 8009da2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009daa:	f043 0204 	orr.w	r2, r3, #4
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009db8:	f003 0304 	and.w	r3, r3, #4
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d011      	beq.n	8009de4 <HAL_UART_IRQHandler+0x128>
 8009dc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009dc4:	f003 0301 	and.w	r3, r3, #1
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d00b      	beq.n	8009de4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2204      	movs	r2, #4
 8009dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dda:	f043 0202 	orr.w	r2, r3, #2
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009de8:	f003 0308 	and.w	r3, r3, #8
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d017      	beq.n	8009e20 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009df4:	f003 0320 	and.w	r3, r3, #32
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d105      	bne.n	8009e08 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009dfc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009e00:	4b5f      	ldr	r3, [pc, #380]	@ (8009f80 <HAL_UART_IRQHandler+0x2c4>)
 8009e02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00b      	beq.n	8009e20 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2208      	movs	r2, #8
 8009e0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e16:	f043 0208 	orr.w	r2, r3, #8
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d012      	beq.n	8009e52 <HAL_UART_IRQHandler+0x196>
 8009e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00c      	beq.n	8009e52 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e48:	f043 0220 	orr.w	r2, r3, #32
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 8259 	beq.w	800a310 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e62:	f003 0320 	and.w	r3, r3, #32
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d013      	beq.n	8009e92 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009e6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e6e:	f003 0320 	and.w	r3, r3, #32
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d105      	bne.n	8009e82 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d007      	beq.n	8009e92 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d003      	beq.n	8009e92 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea6:	2b40      	cmp	r3, #64	@ 0x40
 8009ea8:	d005      	beq.n	8009eb6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009eae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d058      	beq.n	8009f68 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f001 f8e3 	bl	800b082 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec6:	2b40      	cmp	r3, #64	@ 0x40
 8009ec8:	d148      	bne.n	8009f5c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3308      	adds	r3, #8
 8009ed0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ed8:	e853 3f00 	ldrex	r3, [r3]
 8009edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009ee0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3308      	adds	r3, #8
 8009ef2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009ef6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009efa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009f02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009f06:	e841 2300 	strex	r3, r2, [r1]
 8009f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1d9      	bne.n	8009eca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d017      	beq.n	8009f50 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f26:	4a18      	ldr	r2, [pc, #96]	@ (8009f88 <HAL_UART_IRQHandler+0x2cc>)
 8009f28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f30:	4618      	mov	r0, r3
 8009f32:	f7fb ffad 	bl	8005e90 <HAL_DMA_Abort_IT>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d01f      	beq.n	8009f7c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009f4a:	4610      	mov	r0, r2
 8009f4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f4e:	e015      	b.n	8009f7c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f5a:	e00f      	b.n	8009f7c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f66:	e009      	b.n	8009f7c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009f7a:	e1c9      	b.n	800a310 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f7c:	bf00      	nop
    return;
 8009f7e:	e1c7      	b.n	800a310 <HAL_UART_IRQHandler+0x654>
 8009f80:	10000001 	.word	0x10000001
 8009f84:	04000120 	.word	0x04000120
 8009f88:	0800b40b 	.word	0x0800b40b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	f040 8157 	bne.w	800a244 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f9a:	f003 0310 	and.w	r3, r3, #16
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	f000 8150 	beq.w	800a244 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fa8:	f003 0310 	and.w	r3, r3, #16
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	f000 8149 	beq.w	800a244 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2210      	movs	r2, #16
 8009fb8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fc4:	2b40      	cmp	r3, #64	@ 0x40
 8009fc6:	f040 80bd 	bne.w	800a144 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009fd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 8199 	beq.w	800a314 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009fe8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fec:	429a      	cmp	r2, r3
 8009fee:	f080 8191 	bcs.w	800a314 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ff8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 0320 	and.w	r3, r3, #32
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f040 8087 	bne.w	800a11e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a01c:	e853 3f00 	ldrex	r3, [r3]
 800a020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a02c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	461a      	mov	r2, r3
 800a036:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a03a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a03e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a042:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a046:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a04a:	e841 2300 	strex	r3, r2, [r1]
 800a04e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1da      	bne.n	800a010 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	3308      	adds	r3, #8
 800a060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a064:	e853 3f00 	ldrex	r3, [r3]
 800a068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a06a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a06c:	f023 0301 	bic.w	r3, r3, #1
 800a070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	3308      	adds	r3, #8
 800a07a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a07e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a082:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a08a:	e841 2300 	strex	r3, r2, [r1]
 800a08e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1e1      	bne.n	800a05a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	3308      	adds	r3, #8
 800a09c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0a0:	e853 3f00 	ldrex	r3, [r3]
 800a0a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a0a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	3308      	adds	r3, #8
 800a0b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a0ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a0bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a0c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0c2:	e841 2300 	strex	r3, r2, [r1]
 800a0c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a0c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d1e3      	bne.n	800a096 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2220      	movs	r2, #32
 800a0d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0e4:	e853 3f00 	ldrex	r3, [r3]
 800a0e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0ec:	f023 0310 	bic.w	r3, r3, #16
 800a0f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a100:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a104:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a10c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e4      	bne.n	800a0dc <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a118:	4618      	mov	r0, r3
 800a11a:	f7fb fe60 	bl	8005dde <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2202      	movs	r2, #2
 800a122:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a12a:	687a      	ldr	r2, [r7, #4]
 800a12c:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a136:	b292      	uxth	r2, r2
 800a138:	1a8a      	subs	r2, r1, r2
 800a13a:	b292      	uxth	r2, r2
 800a13c:	4611      	mov	r1, r2
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a142:	e0e7      	b.n	800a314 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a150:	b29b      	uxth	r3, r3
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a15e:	b29b      	uxth	r3, r3
 800a160:	2b00      	cmp	r3, #0
 800a162:	f000 80d9 	beq.w	800a318 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 800a166:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	f000 80d4 	beq.w	800a318 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a178:	e853 3f00 	ldrex	r3, [r3]
 800a17c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a184:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	461a      	mov	r2, r3
 800a18e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a192:	647b      	str	r3, [r7, #68]	@ 0x44
 800a194:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a198:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e4      	bne.n	800a170 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	623b      	str	r3, [r7, #32]
   return(result);
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1bc:	f023 0301 	bic.w	r3, r3, #1
 800a1c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	3308      	adds	r3, #8
 800a1ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a1ce:	633a      	str	r2, [r7, #48]	@ 0x30
 800a1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1d6:	e841 2300 	strex	r3, r2, [r1]
 800a1da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1e1      	bne.n	800a1a6 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2220      	movs	r2, #32
 800a1e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	e853 3f00 	ldrex	r3, [r3]
 800a202:	60fb      	str	r3, [r7, #12]
   return(result);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f023 0310 	bic.w	r3, r3, #16
 800a20a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	461a      	mov	r2, r3
 800a214:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a218:	61fb      	str	r3, [r7, #28]
 800a21a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a21c:	69b9      	ldr	r1, [r7, #24]
 800a21e:	69fa      	ldr	r2, [r7, #28]
 800a220:	e841 2300 	strex	r3, r2, [r1]
 800a224:	617b      	str	r3, [r7, #20]
   return(result);
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d1e4      	bne.n	800a1f6 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2202      	movs	r2, #2
 800a230:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a238:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a23c:	4611      	mov	r1, r2
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a242:	e069      	b.n	800a318 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a248:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d010      	beq.n	800a272 <HAL_UART_IRQHandler+0x5b6>
 800a250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a254:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d00a      	beq.n	800a272 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a264:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a270:	e055      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d014      	beq.n	800a2a8 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a27e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a286:	2b00      	cmp	r3, #0
 800a288:	d105      	bne.n	800a296 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a28a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a28e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a292:	2b00      	cmp	r3, #0
 800a294:	d008      	beq.n	800a2a8 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d03e      	beq.n	800a31c <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	4798      	blx	r3
    }
    return;
 800a2a6:	e039      	b.n	800a31c <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a2a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d009      	beq.n	800a2c8 <HAL_UART_IRQHandler+0x60c>
 800a2b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d003      	beq.n	800a2c8 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f001 f8ba 	bl	800b43a <UART_EndTransmit_IT>
    return;
 800a2c6:	e02a      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a2c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00b      	beq.n	800a2ec <HAL_UART_IRQHandler+0x630>
 800a2d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d005      	beq.n	800a2ec <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a2ea:	e018      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a2ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d012      	beq.n	800a31e <HAL_UART_IRQHandler+0x662>
 800a2f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	da0e      	bge.n	800a31e <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a30a:	e008      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
      return;
 800a30c:	bf00      	nop
 800a30e:	e006      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
    return;
 800a310:	bf00      	nop
 800a312:	e004      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
      return;
 800a314:	bf00      	nop
 800a316:	e002      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
      return;
 800a318:	bf00      	nop
 800a31a:	e000      	b.n	800a31e <HAL_UART_IRQHandler+0x662>
    return;
 800a31c:	bf00      	nop
  }
}
 800a31e:	37e8      	adds	r7, #232	@ 0xe8
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a324:	b480      	push	{r7}
 800a326:	b083      	sub	sp, #12
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a32c:	bf00      	nop
 800a32e:	370c      	adds	r7, #12
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr

0800a338 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a338:	b480      	push	{r7}
 800a33a:	b083      	sub	sp, #12
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a340:	bf00      	nop
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b083      	sub	sp, #12
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a354:	bf00      	nop
 800a356:	370c      	adds	r7, #12
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr

0800a360 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a360:	b480      	push	{r7}
 800a362:	b083      	sub	sp, #12
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a368:	bf00      	nop
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a37c:	bf00      	nop
 800a37e:	370c      	adds	r7, #12
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a390:	bf00      	nop
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a3a4:	bf00      	nop
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b083      	sub	sp, #12
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a3b8:	bf00      	nop
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	460b      	mov	r3, r1
 800a3ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a3d0:	bf00      	nop
 800a3d2:	370c      	adds	r7, #12
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr

0800a3dc <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a09      	ldr	r2, [pc, #36]	@ (800a410 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d009      	beq.n	800a404 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	683a      	ldr	r2, [r7, #0]
 800a400:	430a      	orrs	r2, r1
 800a402:	615a      	str	r2, [r3, #20]
  }
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr
 800a410:	40008000 	.word	0x40008000

0800a414 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a18      	ldr	r2, [pc, #96]	@ (800a484 <HAL_UART_EnableReceiverTimeout+0x70>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d027      	beq.n	800a476 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a42c:	2b20      	cmp	r3, #32
 800a42e:	d120      	bne.n	800a472 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a436:	2b01      	cmp	r3, #1
 800a438:	d101      	bne.n	800a43e <HAL_UART_EnableReceiverTimeout+0x2a>
 800a43a:	2302      	movs	r3, #2
 800a43c:	e01c      	b.n	800a478 <HAL_UART_EnableReceiverTimeout+0x64>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2224      	movs	r2, #36	@ 0x24
 800a44a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800a45c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2220      	movs	r2, #32
 800a462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800a46e:	2300      	movs	r3, #0
 800a470:	e002      	b.n	800a478 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800a472:	2302      	movs	r3, #2
 800a474:	e000      	b.n	800a478 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
  }
}
 800a478:	4618      	mov	r0, r3
 800a47a:	370c      	adds	r7, #12
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	40008000 	.word	0x40008000

0800a488 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a496:	4618      	mov	r0, r3
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
	...

0800a4a4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a1a      	ldr	r2, [pc, #104]	@ (800a518 <UART_InitCallbacksToDefault+0x74>)
 800a4b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a19      	ldr	r2, [pc, #100]	@ (800a51c <UART_InitCallbacksToDefault+0x78>)
 800a4b8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a18      	ldr	r2, [pc, #96]	@ (800a520 <UART_InitCallbacksToDefault+0x7c>)
 800a4c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a17      	ldr	r2, [pc, #92]	@ (800a524 <UART_InitCallbacksToDefault+0x80>)
 800a4c8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4a16      	ldr	r2, [pc, #88]	@ (800a528 <UART_InitCallbacksToDefault+0x84>)
 800a4d0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	4a15      	ldr	r2, [pc, #84]	@ (800a52c <UART_InitCallbacksToDefault+0x88>)
 800a4d8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	4a14      	ldr	r2, [pc, #80]	@ (800a530 <UART_InitCallbacksToDefault+0x8c>)
 800a4e0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a13      	ldr	r2, [pc, #76]	@ (800a534 <UART_InitCallbacksToDefault+0x90>)
 800a4e8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a12      	ldr	r2, [pc, #72]	@ (800a538 <UART_InitCallbacksToDefault+0x94>)
 800a4f0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a11      	ldr	r2, [pc, #68]	@ (800a53c <UART_InitCallbacksToDefault+0x98>)
 800a4f8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a10      	ldr	r2, [pc, #64]	@ (800a540 <UART_InitCallbacksToDefault+0x9c>)
 800a500:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a0f      	ldr	r2, [pc, #60]	@ (800a544 <UART_InitCallbacksToDefault+0xa0>)
 800a508:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr
 800a518:	0800a339 	.word	0x0800a339
 800a51c:	0800a325 	.word	0x0800a325
 800a520:	0800a361 	.word	0x0800a361
 800a524:	0800a34d 	.word	0x0800a34d
 800a528:	0800a375 	.word	0x0800a375
 800a52c:	0800a389 	.word	0x0800a389
 800a530:	0800a39d 	.word	0x0800a39d
 800a534:	0800a3b1 	.word	0x0800a3b1
 800a538:	0800b495 	.word	0x0800b495
 800a53c:	0800b4a9 	.word	0x0800b4a9
 800a540:	0800b4bd 	.word	0x0800b4bd
 800a544:	0800a3c5 	.word	0x0800a3c5

0800a548 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a54c:	b08c      	sub	sp, #48	@ 0x30
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a552:	2300      	movs	r3, #0
 800a554:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	689a      	ldr	r2, [r3, #8]
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	691b      	ldr	r3, [r3, #16]
 800a560:	431a      	orrs	r2, r3
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	695b      	ldr	r3, [r3, #20]
 800a566:	431a      	orrs	r2, r3
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	69db      	ldr	r3, [r3, #28]
 800a56c:	4313      	orrs	r3, r2
 800a56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	4baa      	ldr	r3, [pc, #680]	@ (800a820 <UART_SetConfig+0x2d8>)
 800a578:	4013      	ands	r3, r2
 800a57a:	697a      	ldr	r2, [r7, #20]
 800a57c:	6812      	ldr	r2, [r2, #0]
 800a57e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a580:	430b      	orrs	r3, r1
 800a582:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	68da      	ldr	r2, [r3, #12]
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	430a      	orrs	r2, r1
 800a598:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	699b      	ldr	r3, [r3, #24]
 800a59e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a9f      	ldr	r2, [pc, #636]	@ (800a824 <UART_SetConfig+0x2dc>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d004      	beq.n	800a5b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	689b      	ldr	r3, [r3, #8]
 800a5ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a5be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a5c2:	697a      	ldr	r2, [r7, #20]
 800a5c4:	6812      	ldr	r2, [r2, #0]
 800a5c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d2:	f023 010f 	bic.w	r1, r3, #15
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	430a      	orrs	r2, r1
 800a5e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a90      	ldr	r2, [pc, #576]	@ (800a828 <UART_SetConfig+0x2e0>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d125      	bne.n	800a638 <UART_SetConfig+0xf0>
 800a5ec:	4b8f      	ldr	r3, [pc, #572]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a5ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5f2:	f003 0303 	and.w	r3, r3, #3
 800a5f6:	2b03      	cmp	r3, #3
 800a5f8:	d81a      	bhi.n	800a630 <UART_SetConfig+0xe8>
 800a5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a600 <UART_SetConfig+0xb8>)
 800a5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a600:	0800a611 	.word	0x0800a611
 800a604:	0800a621 	.word	0x0800a621
 800a608:	0800a619 	.word	0x0800a619
 800a60c:	0800a629 	.word	0x0800a629
 800a610:	2301      	movs	r3, #1
 800a612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a616:	e116      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a618:	2302      	movs	r3, #2
 800a61a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a61e:	e112      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a620:	2304      	movs	r3, #4
 800a622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a626:	e10e      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a628:	2308      	movs	r3, #8
 800a62a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a62e:	e10a      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a630:	2310      	movs	r3, #16
 800a632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a636:	e106      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a7c      	ldr	r2, [pc, #496]	@ (800a830 <UART_SetConfig+0x2e8>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d138      	bne.n	800a6b4 <UART_SetConfig+0x16c>
 800a642:	4b7a      	ldr	r3, [pc, #488]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a648:	f003 030c 	and.w	r3, r3, #12
 800a64c:	2b0c      	cmp	r3, #12
 800a64e:	d82d      	bhi.n	800a6ac <UART_SetConfig+0x164>
 800a650:	a201      	add	r2, pc, #4	@ (adr r2, 800a658 <UART_SetConfig+0x110>)
 800a652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a656:	bf00      	nop
 800a658:	0800a68d 	.word	0x0800a68d
 800a65c:	0800a6ad 	.word	0x0800a6ad
 800a660:	0800a6ad 	.word	0x0800a6ad
 800a664:	0800a6ad 	.word	0x0800a6ad
 800a668:	0800a69d 	.word	0x0800a69d
 800a66c:	0800a6ad 	.word	0x0800a6ad
 800a670:	0800a6ad 	.word	0x0800a6ad
 800a674:	0800a6ad 	.word	0x0800a6ad
 800a678:	0800a695 	.word	0x0800a695
 800a67c:	0800a6ad 	.word	0x0800a6ad
 800a680:	0800a6ad 	.word	0x0800a6ad
 800a684:	0800a6ad 	.word	0x0800a6ad
 800a688:	0800a6a5 	.word	0x0800a6a5
 800a68c:	2300      	movs	r3, #0
 800a68e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a692:	e0d8      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a694:	2302      	movs	r3, #2
 800a696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a69a:	e0d4      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a69c:	2304      	movs	r3, #4
 800a69e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6a2:	e0d0      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6a4:	2308      	movs	r3, #8
 800a6a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6aa:	e0cc      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6ac:	2310      	movs	r3, #16
 800a6ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6b2:	e0c8      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a5e      	ldr	r2, [pc, #376]	@ (800a834 <UART_SetConfig+0x2ec>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d125      	bne.n	800a70a <UART_SetConfig+0x1c2>
 800a6be:	4b5b      	ldr	r3, [pc, #364]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a6c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a6c8:	2b30      	cmp	r3, #48	@ 0x30
 800a6ca:	d016      	beq.n	800a6fa <UART_SetConfig+0x1b2>
 800a6cc:	2b30      	cmp	r3, #48	@ 0x30
 800a6ce:	d818      	bhi.n	800a702 <UART_SetConfig+0x1ba>
 800a6d0:	2b20      	cmp	r3, #32
 800a6d2:	d00a      	beq.n	800a6ea <UART_SetConfig+0x1a2>
 800a6d4:	2b20      	cmp	r3, #32
 800a6d6:	d814      	bhi.n	800a702 <UART_SetConfig+0x1ba>
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d002      	beq.n	800a6e2 <UART_SetConfig+0x19a>
 800a6dc:	2b10      	cmp	r3, #16
 800a6de:	d008      	beq.n	800a6f2 <UART_SetConfig+0x1aa>
 800a6e0:	e00f      	b.n	800a702 <UART_SetConfig+0x1ba>
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e8:	e0ad      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6ea:	2302      	movs	r3, #2
 800a6ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f0:	e0a9      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6f2:	2304      	movs	r3, #4
 800a6f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f8:	e0a5      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a6fa:	2308      	movs	r3, #8
 800a6fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a700:	e0a1      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a702:	2310      	movs	r3, #16
 800a704:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a708:	e09d      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a4a      	ldr	r2, [pc, #296]	@ (800a838 <UART_SetConfig+0x2f0>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d125      	bne.n	800a760 <UART_SetConfig+0x218>
 800a714:	4b45      	ldr	r3, [pc, #276]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a71a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a71e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a720:	d016      	beq.n	800a750 <UART_SetConfig+0x208>
 800a722:	2bc0      	cmp	r3, #192	@ 0xc0
 800a724:	d818      	bhi.n	800a758 <UART_SetConfig+0x210>
 800a726:	2b80      	cmp	r3, #128	@ 0x80
 800a728:	d00a      	beq.n	800a740 <UART_SetConfig+0x1f8>
 800a72a:	2b80      	cmp	r3, #128	@ 0x80
 800a72c:	d814      	bhi.n	800a758 <UART_SetConfig+0x210>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d002      	beq.n	800a738 <UART_SetConfig+0x1f0>
 800a732:	2b40      	cmp	r3, #64	@ 0x40
 800a734:	d008      	beq.n	800a748 <UART_SetConfig+0x200>
 800a736:	e00f      	b.n	800a758 <UART_SetConfig+0x210>
 800a738:	2300      	movs	r3, #0
 800a73a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73e:	e082      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a740:	2302      	movs	r3, #2
 800a742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a746:	e07e      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a748:	2304      	movs	r3, #4
 800a74a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a74e:	e07a      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a750:	2308      	movs	r3, #8
 800a752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a756:	e076      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a758:	2310      	movs	r3, #16
 800a75a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a75e:	e072      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4a35      	ldr	r2, [pc, #212]	@ (800a83c <UART_SetConfig+0x2f4>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d12a      	bne.n	800a7c0 <UART_SetConfig+0x278>
 800a76a:	4b30      	ldr	r3, [pc, #192]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a76c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a770:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a778:	d01a      	beq.n	800a7b0 <UART_SetConfig+0x268>
 800a77a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a77e:	d81b      	bhi.n	800a7b8 <UART_SetConfig+0x270>
 800a780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a784:	d00c      	beq.n	800a7a0 <UART_SetConfig+0x258>
 800a786:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a78a:	d815      	bhi.n	800a7b8 <UART_SetConfig+0x270>
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d003      	beq.n	800a798 <UART_SetConfig+0x250>
 800a790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a794:	d008      	beq.n	800a7a8 <UART_SetConfig+0x260>
 800a796:	e00f      	b.n	800a7b8 <UART_SetConfig+0x270>
 800a798:	2300      	movs	r3, #0
 800a79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79e:	e052      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a7a0:	2302      	movs	r3, #2
 800a7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7a6:	e04e      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a7a8:	2304      	movs	r3, #4
 800a7aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ae:	e04a      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a7b0:	2308      	movs	r3, #8
 800a7b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7b6:	e046      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a7b8:	2310      	movs	r3, #16
 800a7ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7be:	e042      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4a17      	ldr	r2, [pc, #92]	@ (800a824 <UART_SetConfig+0x2dc>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d13a      	bne.n	800a840 <UART_SetConfig+0x2f8>
 800a7ca:	4b18      	ldr	r3, [pc, #96]	@ (800a82c <UART_SetConfig+0x2e4>)
 800a7cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a7d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a7d8:	d01a      	beq.n	800a810 <UART_SetConfig+0x2c8>
 800a7da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a7de:	d81b      	bhi.n	800a818 <UART_SetConfig+0x2d0>
 800a7e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7e4:	d00c      	beq.n	800a800 <UART_SetConfig+0x2b8>
 800a7e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7ea:	d815      	bhi.n	800a818 <UART_SetConfig+0x2d0>
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d003      	beq.n	800a7f8 <UART_SetConfig+0x2b0>
 800a7f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7f4:	d008      	beq.n	800a808 <UART_SetConfig+0x2c0>
 800a7f6:	e00f      	b.n	800a818 <UART_SetConfig+0x2d0>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7fe:	e022      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a800:	2302      	movs	r3, #2
 800a802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a806:	e01e      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a808:	2304      	movs	r3, #4
 800a80a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a80e:	e01a      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a810:	2308      	movs	r3, #8
 800a812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a816:	e016      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a818:	2310      	movs	r3, #16
 800a81a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a81e:	e012      	b.n	800a846 <UART_SetConfig+0x2fe>
 800a820:	cfff69f3 	.word	0xcfff69f3
 800a824:	40008000 	.word	0x40008000
 800a828:	40013800 	.word	0x40013800
 800a82c:	40021000 	.word	0x40021000
 800a830:	40004400 	.word	0x40004400
 800a834:	40004800 	.word	0x40004800
 800a838:	40004c00 	.word	0x40004c00
 800a83c:	40005000 	.word	0x40005000
 800a840:	2310      	movs	r3, #16
 800a842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4aae      	ldr	r2, [pc, #696]	@ (800ab04 <UART_SetConfig+0x5bc>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	f040 8097 	bne.w	800a980 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a852:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a856:	2b08      	cmp	r3, #8
 800a858:	d823      	bhi.n	800a8a2 <UART_SetConfig+0x35a>
 800a85a:	a201      	add	r2, pc, #4	@ (adr r2, 800a860 <UART_SetConfig+0x318>)
 800a85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a860:	0800a885 	.word	0x0800a885
 800a864:	0800a8a3 	.word	0x0800a8a3
 800a868:	0800a88d 	.word	0x0800a88d
 800a86c:	0800a8a3 	.word	0x0800a8a3
 800a870:	0800a893 	.word	0x0800a893
 800a874:	0800a8a3 	.word	0x0800a8a3
 800a878:	0800a8a3 	.word	0x0800a8a3
 800a87c:	0800a8a3 	.word	0x0800a8a3
 800a880:	0800a89b 	.word	0x0800a89b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a884:	f7fc fc00 	bl	8007088 <HAL_RCC_GetPCLK1Freq>
 800a888:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a88a:	e010      	b.n	800a8ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a88c:	4b9e      	ldr	r3, [pc, #632]	@ (800ab08 <UART_SetConfig+0x5c0>)
 800a88e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a890:	e00d      	b.n	800a8ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a892:	f7fc fb8b 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 800a896:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a898:	e009      	b.n	800a8ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a89a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a89e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8a0:	e005      	b.n	800a8ae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a8ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f000 8130 	beq.w	800ab16 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ba:	4a94      	ldr	r2, [pc, #592]	@ (800ab0c <UART_SetConfig+0x5c4>)
 800a8bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	685a      	ldr	r2, [r3, #4]
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	005b      	lsls	r3, r3, #1
 800a8d2:	4413      	add	r3, r2
 800a8d4:	69ba      	ldr	r2, [r7, #24]
 800a8d6:	429a      	cmp	r2, r3
 800a8d8:	d305      	bcc.n	800a8e6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8e0:	69ba      	ldr	r2, [r7, #24]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d903      	bls.n	800a8ee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8ec:	e113      	b.n	800ab16 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	60bb      	str	r3, [r7, #8]
 800a8f4:	60fa      	str	r2, [r7, #12]
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8fa:	4a84      	ldr	r2, [pc, #528]	@ (800ab0c <UART_SetConfig+0x5c4>)
 800a8fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a900:	b29b      	uxth	r3, r3
 800a902:	2200      	movs	r2, #0
 800a904:	603b      	str	r3, [r7, #0]
 800a906:	607a      	str	r2, [r7, #4]
 800a908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a90c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a910:	f7f6 fa6c 	bl	8000dec <__aeabi_uldivmod>
 800a914:	4602      	mov	r2, r0
 800a916:	460b      	mov	r3, r1
 800a918:	4610      	mov	r0, r2
 800a91a:	4619      	mov	r1, r3
 800a91c:	f04f 0200 	mov.w	r2, #0
 800a920:	f04f 0300 	mov.w	r3, #0
 800a924:	020b      	lsls	r3, r1, #8
 800a926:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a92a:	0202      	lsls	r2, r0, #8
 800a92c:	6979      	ldr	r1, [r7, #20]
 800a92e:	6849      	ldr	r1, [r1, #4]
 800a930:	0849      	lsrs	r1, r1, #1
 800a932:	2000      	movs	r0, #0
 800a934:	460c      	mov	r4, r1
 800a936:	4605      	mov	r5, r0
 800a938:	eb12 0804 	adds.w	r8, r2, r4
 800a93c:	eb43 0905 	adc.w	r9, r3, r5
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	2200      	movs	r2, #0
 800a946:	469a      	mov	sl, r3
 800a948:	4693      	mov	fp, r2
 800a94a:	4652      	mov	r2, sl
 800a94c:	465b      	mov	r3, fp
 800a94e:	4640      	mov	r0, r8
 800a950:	4649      	mov	r1, r9
 800a952:	f7f6 fa4b 	bl	8000dec <__aeabi_uldivmod>
 800a956:	4602      	mov	r2, r0
 800a958:	460b      	mov	r3, r1
 800a95a:	4613      	mov	r3, r2
 800a95c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a964:	d308      	bcc.n	800a978 <UART_SetConfig+0x430>
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a96c:	d204      	bcs.n	800a978 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	6a3a      	ldr	r2, [r7, #32]
 800a974:	60da      	str	r2, [r3, #12]
 800a976:	e0ce      	b.n	800ab16 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a97e:	e0ca      	b.n	800ab16 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	69db      	ldr	r3, [r3, #28]
 800a984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a988:	d166      	bne.n	800aa58 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a98a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a98e:	2b08      	cmp	r3, #8
 800a990:	d827      	bhi.n	800a9e2 <UART_SetConfig+0x49a>
 800a992:	a201      	add	r2, pc, #4	@ (adr r2, 800a998 <UART_SetConfig+0x450>)
 800a994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a998:	0800a9bd 	.word	0x0800a9bd
 800a99c:	0800a9c5 	.word	0x0800a9c5
 800a9a0:	0800a9cd 	.word	0x0800a9cd
 800a9a4:	0800a9e3 	.word	0x0800a9e3
 800a9a8:	0800a9d3 	.word	0x0800a9d3
 800a9ac:	0800a9e3 	.word	0x0800a9e3
 800a9b0:	0800a9e3 	.word	0x0800a9e3
 800a9b4:	0800a9e3 	.word	0x0800a9e3
 800a9b8:	0800a9db 	.word	0x0800a9db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9bc:	f7fc fb64 	bl	8007088 <HAL_RCC_GetPCLK1Freq>
 800a9c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9c2:	e014      	b.n	800a9ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9c4:	f7fc fb76 	bl	80070b4 <HAL_RCC_GetPCLK2Freq>
 800a9c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9ca:	e010      	b.n	800a9ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a9cc:	4b4e      	ldr	r3, [pc, #312]	@ (800ab08 <UART_SetConfig+0x5c0>)
 800a9ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9d0:	e00d      	b.n	800a9ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a9d2:	f7fc faeb 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 800a9d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9d8:	e009      	b.n	800a9ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a9da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9e0:	e005      	b.n	800a9ee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a9ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f000 8090 	beq.w	800ab16 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9fa:	4a44      	ldr	r2, [pc, #272]	@ (800ab0c <UART_SetConfig+0x5c4>)
 800a9fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa00:	461a      	mov	r2, r3
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa08:	005a      	lsls	r2, r3, #1
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	085b      	lsrs	r3, r3, #1
 800aa10:	441a      	add	r2, r3
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa1c:	6a3b      	ldr	r3, [r7, #32]
 800aa1e:	2b0f      	cmp	r3, #15
 800aa20:	d916      	bls.n	800aa50 <UART_SetConfig+0x508>
 800aa22:	6a3b      	ldr	r3, [r7, #32]
 800aa24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa28:	d212      	bcs.n	800aa50 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa2a:	6a3b      	ldr	r3, [r7, #32]
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	f023 030f 	bic.w	r3, r3, #15
 800aa32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	085b      	lsrs	r3, r3, #1
 800aa38:	b29b      	uxth	r3, r3
 800aa3a:	f003 0307 	and.w	r3, r3, #7
 800aa3e:	b29a      	uxth	r2, r3
 800aa40:	8bfb      	ldrh	r3, [r7, #30]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	8bfa      	ldrh	r2, [r7, #30]
 800aa4c:	60da      	str	r2, [r3, #12]
 800aa4e:	e062      	b.n	800ab16 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aa50:	2301      	movs	r3, #1
 800aa52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa56:	e05e      	b.n	800ab16 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa5c:	2b08      	cmp	r3, #8
 800aa5e:	d828      	bhi.n	800aab2 <UART_SetConfig+0x56a>
 800aa60:	a201      	add	r2, pc, #4	@ (adr r2, 800aa68 <UART_SetConfig+0x520>)
 800aa62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa66:	bf00      	nop
 800aa68:	0800aa8d 	.word	0x0800aa8d
 800aa6c:	0800aa95 	.word	0x0800aa95
 800aa70:	0800aa9d 	.word	0x0800aa9d
 800aa74:	0800aab3 	.word	0x0800aab3
 800aa78:	0800aaa3 	.word	0x0800aaa3
 800aa7c:	0800aab3 	.word	0x0800aab3
 800aa80:	0800aab3 	.word	0x0800aab3
 800aa84:	0800aab3 	.word	0x0800aab3
 800aa88:	0800aaab 	.word	0x0800aaab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa8c:	f7fc fafc 	bl	8007088 <HAL_RCC_GetPCLK1Freq>
 800aa90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa92:	e014      	b.n	800aabe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa94:	f7fc fb0e 	bl	80070b4 <HAL_RCC_GetPCLK2Freq>
 800aa98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa9a:	e010      	b.n	800aabe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa9c:	4b1a      	ldr	r3, [pc, #104]	@ (800ab08 <UART_SetConfig+0x5c0>)
 800aa9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aaa0:	e00d      	b.n	800aabe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaa2:	f7fc fa83 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 800aaa6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aaa8:	e009      	b.n	800aabe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aaaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aaae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aab0:	e005      	b.n	800aabe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aab2:	2300      	movs	r3, #0
 800aab4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aabc:	bf00      	nop
    }

    if (pclk != 0U)
 800aabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d028      	beq.n	800ab16 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac8:	4a10      	ldr	r2, [pc, #64]	@ (800ab0c <UART_SetConfig+0x5c4>)
 800aaca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aace:	461a      	mov	r2, r3
 800aad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad2:	fbb3 f2f2 	udiv	r2, r3, r2
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	085b      	lsrs	r3, r3, #1
 800aadc:	441a      	add	r2, r3
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aae6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aae8:	6a3b      	ldr	r3, [r7, #32]
 800aaea:	2b0f      	cmp	r3, #15
 800aaec:	d910      	bls.n	800ab10 <UART_SetConfig+0x5c8>
 800aaee:	6a3b      	ldr	r3, [r7, #32]
 800aaf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aaf4:	d20c      	bcs.n	800ab10 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aaf6:	6a3b      	ldr	r3, [r7, #32]
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	60da      	str	r2, [r3, #12]
 800ab00:	e009      	b.n	800ab16 <UART_SetConfig+0x5ce>
 800ab02:	bf00      	nop
 800ab04:	40008000 	.word	0x40008000
 800ab08:	00f42400 	.word	0x00f42400
 800ab0c:	0800b9ac 	.word	0x0800b9ac
      }
      else
      {
        ret = HAL_ERROR;
 800ab10:	2301      	movs	r3, #1
 800ab12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	2201      	movs	r2, #1
 800ab1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	2201      	movs	r2, #1
 800ab22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ab32:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3730      	adds	r7, #48	@ 0x30
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ab40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab4c:	f003 0308 	and.w	r3, r3, #8
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00a      	beq.n	800ab6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	430a      	orrs	r2, r1
 800ab68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab6e:	f003 0301 	and.w	r3, r3, #1
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00a      	beq.n	800ab8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	430a      	orrs	r2, r1
 800ab8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab90:	f003 0302 	and.w	r3, r3, #2
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d00a      	beq.n	800abae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	685b      	ldr	r3, [r3, #4]
 800ab9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	430a      	orrs	r2, r1
 800abac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abb2:	f003 0304 	and.w	r3, r3, #4
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d00a      	beq.n	800abd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	430a      	orrs	r2, r1
 800abce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd4:	f003 0310 	and.w	r3, r3, #16
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00a      	beq.n	800abf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	430a      	orrs	r2, r1
 800abf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf6:	f003 0320 	and.w	r3, r3, #32
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d00a      	beq.n	800ac14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	430a      	orrs	r2, r1
 800ac12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d01a      	beq.n	800ac56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	430a      	orrs	r2, r1
 800ac34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac3e:	d10a      	bne.n	800ac56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	430a      	orrs	r2, r1
 800ac54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00a      	beq.n	800ac78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	430a      	orrs	r2, r1
 800ac76:	605a      	str	r2, [r3, #4]
  }
}
 800ac78:	bf00      	nop
 800ac7a:	370c      	adds	r7, #12
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b098      	sub	sp, #96	@ 0x60
 800ac88:	af02      	add	r7, sp, #8
 800ac8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac94:	f7f9 fd64 	bl	8004760 <HAL_GetTick>
 800ac98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f003 0308 	and.w	r3, r3, #8
 800aca4:	2b08      	cmp	r3, #8
 800aca6:	d12f      	bne.n	800ad08 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aca8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acac:	9300      	str	r3, [sp, #0]
 800acae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acb0:	2200      	movs	r2, #0
 800acb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 f88e 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 800acbc:	4603      	mov	r3, r0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d022      	beq.n	800ad08 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acca:	e853 3f00 	ldrex	r3, [r3]
 800acce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800acd6:	653b      	str	r3, [r7, #80]	@ 0x50
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	461a      	mov	r2, r3
 800acde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ace0:	647b      	str	r3, [r7, #68]	@ 0x44
 800ace2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ace6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ace8:	e841 2300 	strex	r3, r2, [r1]
 800acec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1e6      	bne.n	800acc2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2220      	movs	r2, #32
 800acf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2200      	movs	r2, #0
 800ad00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad04:	2303      	movs	r3, #3
 800ad06:	e063      	b.n	800add0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 0304 	and.w	r3, r3, #4
 800ad12:	2b04      	cmp	r3, #4
 800ad14:	d149      	bne.n	800adaa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad16:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad1a:	9300      	str	r3, [sp, #0]
 800ad1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad1e:	2200      	movs	r2, #0
 800ad20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 f857 	bl	800add8 <UART_WaitOnFlagUntilTimeout>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d03c      	beq.n	800adaa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad38:	e853 3f00 	ldrex	r3, [r3]
 800ad3c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad3e:	6a3b      	ldr	r3, [r7, #32]
 800ad40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad50:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad56:	e841 2300 	strex	r3, r2, [r1]
 800ad5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d1e6      	bne.n	800ad30 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	3308      	adds	r3, #8
 800ad68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	e853 3f00 	ldrex	r3, [r3]
 800ad70:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f023 0301 	bic.w	r3, r3, #1
 800ad78:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3308      	adds	r3, #8
 800ad80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad82:	61fa      	str	r2, [r7, #28]
 800ad84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad86:	69b9      	ldr	r1, [r7, #24]
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	e841 2300 	strex	r3, r2, [r1]
 800ad8e:	617b      	str	r3, [r7, #20]
   return(result);
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1e5      	bne.n	800ad62 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2220      	movs	r2, #32
 800ad9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ada6:	2303      	movs	r3, #3
 800ada8:	e012      	b.n	800add0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2220      	movs	r2, #32
 800adae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2220      	movs	r2, #32
 800adb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2200      	movs	r2, #0
 800adc4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3758      	adds	r7, #88	@ 0x58
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	603b      	str	r3, [r7, #0]
 800ade4:	4613      	mov	r3, r2
 800ade6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ade8:	e04f      	b.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf0:	d04b      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adf2:	f7f9 fcb5 	bl	8004760 <HAL_GetTick>
 800adf6:	4602      	mov	r2, r0
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	1ad3      	subs	r3, r2, r3
 800adfc:	69ba      	ldr	r2, [r7, #24]
 800adfe:	429a      	cmp	r2, r3
 800ae00:	d302      	bcc.n	800ae08 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae02:	69bb      	ldr	r3, [r7, #24]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d101      	bne.n	800ae0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e04e      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 0304 	and.w	r3, r3, #4
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d037      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	2b80      	cmp	r3, #128	@ 0x80
 800ae1e:	d034      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	2b40      	cmp	r3, #64	@ 0x40
 800ae24:	d031      	beq.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	69db      	ldr	r3, [r3, #28]
 800ae2c:	f003 0308 	and.w	r3, r3, #8
 800ae30:	2b08      	cmp	r3, #8
 800ae32:	d110      	bne.n	800ae56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2208      	movs	r2, #8
 800ae3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f000 f920 	bl	800b082 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2208      	movs	r2, #8
 800ae46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e029      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	69db      	ldr	r3, [r3, #28]
 800ae5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae64:	d111      	bne.n	800ae8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae70:	68f8      	ldr	r0, [r7, #12]
 800ae72:	f000 f906 	bl	800b082 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2220      	movs	r2, #32
 800ae7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2200      	movs	r2, #0
 800ae82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ae86:	2303      	movs	r3, #3
 800ae88:	e00f      	b.n	800aeaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	69da      	ldr	r2, [r3, #28]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	4013      	ands	r3, r2
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	bf0c      	ite	eq
 800ae9a:	2301      	moveq	r3, #1
 800ae9c:	2300      	movne	r3, #0
 800ae9e:	b2db      	uxtb	r3, r3
 800aea0:	461a      	mov	r2, r3
 800aea2:	79fb      	ldrb	r3, [r7, #7]
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d0a0      	beq.n	800adea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
	...

0800aeb4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b096      	sub	sp, #88	@ 0x58
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	4613      	mov	r3, r2
 800aec0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	88fa      	ldrh	r2, [r7, #6]
 800aecc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2200      	movs	r2, #0
 800aed4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2222      	movs	r2, #34	@ 0x22
 800aedc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d02d      	beq.n	800af46 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aef0:	4a40      	ldr	r2, [pc, #256]	@ (800aff4 <UART_Start_Receive_DMA+0x140>)
 800aef2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aefa:	4a3f      	ldr	r2, [pc, #252]	@ (800aff8 <UART_Start_Receive_DMA+0x144>)
 800aefc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af04:	4a3d      	ldr	r2, [pc, #244]	@ (800affc <UART_Start_Receive_DMA+0x148>)
 800af06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af0e:	2200      	movs	r2, #0
 800af10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	3324      	adds	r3, #36	@ 0x24
 800af1e:	4619      	mov	r1, r3
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af24:	461a      	mov	r2, r3
 800af26:	88fb      	ldrh	r3, [r7, #6]
 800af28:	f7fa fede 	bl	8005ce8 <HAL_DMA_Start_IT>
 800af2c:	4603      	mov	r3, r0
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d009      	beq.n	800af46 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2210      	movs	r2, #16
 800af36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2220      	movs	r2, #32
 800af3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800af42:	2301      	movs	r3, #1
 800af44:	e051      	b.n	800afea <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	691b      	ldr	r3, [r3, #16]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d018      	beq.n	800af80 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af56:	e853 3f00 	ldrex	r3, [r3]
 800af5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af62:	657b      	str	r3, [r7, #84]	@ 0x54
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	461a      	mov	r2, r3
 800af6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af6e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af70:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800af72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af74:	e841 2300 	strex	r3, r2, [r1]
 800af78:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800af7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1e6      	bne.n	800af4e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	3308      	adds	r3, #8
 800af86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af8a:	e853 3f00 	ldrex	r3, [r3]
 800af8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	f043 0301 	orr.w	r3, r3, #1
 800af96:	653b      	str	r3, [r7, #80]	@ 0x50
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	3308      	adds	r3, #8
 800af9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800afa0:	637a      	str	r2, [r7, #52]	@ 0x34
 800afa2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800afa6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afa8:	e841 2300 	strex	r3, r2, [r1]
 800afac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800afae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d1e5      	bne.n	800af80 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	3308      	adds	r3, #8
 800afba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	e853 3f00 	ldrex	r3, [r3]
 800afc2:	613b      	str	r3, [r7, #16]
   return(result);
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	3308      	adds	r3, #8
 800afd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800afd4:	623a      	str	r2, [r7, #32]
 800afd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd8:	69f9      	ldr	r1, [r7, #28]
 800afda:	6a3a      	ldr	r2, [r7, #32]
 800afdc:	e841 2300 	strex	r3, r2, [r1]
 800afe0:	61bb      	str	r3, [r7, #24]
   return(result);
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d1e5      	bne.n	800afb4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800afe8:	2300      	movs	r3, #0
}
 800afea:	4618      	mov	r0, r3
 800afec:	3758      	adds	r7, #88	@ 0x58
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
 800aff2:	bf00      	nop
 800aff4:	0800b20d 	.word	0x0800b20d
 800aff8:	0800b341 	.word	0x0800b341
 800affc:	0800b387 	.word	0x0800b387

0800b000 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b000:	b480      	push	{r7}
 800b002:	b08f      	sub	sp, #60	@ 0x3c
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b00e:	6a3b      	ldr	r3, [r7, #32]
 800b010:	e853 3f00 	ldrex	r3, [r3]
 800b014:	61fb      	str	r3, [r7, #28]
   return(result);
 800b016:	69fb      	ldr	r3, [r7, #28]
 800b018:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b01c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	461a      	mov	r2, r3
 800b024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b028:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b02a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b02c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b02e:	e841 2300 	strex	r3, r2, [r1]
 800b032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b036:	2b00      	cmp	r3, #0
 800b038:	d1e6      	bne.n	800b008 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	3308      	adds	r3, #8
 800b040:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	e853 3f00 	ldrex	r3, [r3]
 800b048:	60bb      	str	r3, [r7, #8]
   return(result);
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b050:	633b      	str	r3, [r7, #48]	@ 0x30
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	3308      	adds	r3, #8
 800b058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b05a:	61ba      	str	r2, [r7, #24]
 800b05c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b05e:	6979      	ldr	r1, [r7, #20]
 800b060:	69ba      	ldr	r2, [r7, #24]
 800b062:	e841 2300 	strex	r3, r2, [r1]
 800b066:	613b      	str	r3, [r7, #16]
   return(result);
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d1e5      	bne.n	800b03a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2220      	movs	r2, #32
 800b072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b076:	bf00      	nop
 800b078:	373c      	adds	r7, #60	@ 0x3c
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr

0800b082 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b082:	b480      	push	{r7}
 800b084:	b095      	sub	sp, #84	@ 0x54
 800b086:	af00      	add	r7, sp, #0
 800b088:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b092:	e853 3f00 	ldrex	r3, [r3]
 800b096:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b09a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b09e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0b0:	e841 2300 	strex	r3, r2, [r1]
 800b0b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1e6      	bne.n	800b08a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	3308      	adds	r3, #8
 800b0c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c4:	6a3b      	ldr	r3, [r7, #32]
 800b0c6:	e853 3f00 	ldrex	r3, [r3]
 800b0ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0cc:	69fb      	ldr	r3, [r7, #28]
 800b0ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0d2:	f023 0301 	bic.w	r3, r3, #1
 800b0d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	3308      	adds	r3, #8
 800b0de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0e8:	e841 2300 	strex	r3, r2, [r1]
 800b0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d1e3      	bne.n	800b0bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d118      	bne.n	800b12e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	e853 3f00 	ldrex	r3, [r3]
 800b108:	60bb      	str	r3, [r7, #8]
   return(result);
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	f023 0310 	bic.w	r3, r3, #16
 800b110:	647b      	str	r3, [r7, #68]	@ 0x44
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	461a      	mov	r2, r3
 800b118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b11a:	61bb      	str	r3, [r7, #24]
 800b11c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11e:	6979      	ldr	r1, [r7, #20]
 800b120:	69ba      	ldr	r2, [r7, #24]
 800b122:	e841 2300 	strex	r3, r2, [r1]
 800b126:	613b      	str	r3, [r7, #16]
   return(result);
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d1e6      	bne.n	800b0fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2220      	movs	r2, #32
 800b132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2200      	movs	r2, #0
 800b13a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b142:	bf00      	nop
 800b144:	3754      	adds	r7, #84	@ 0x54
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr

0800b14e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b14e:	b580      	push	{r7, lr}
 800b150:	b090      	sub	sp, #64	@ 0x40
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b15a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f003 0320 	and.w	r3, r3, #32
 800b166:	2b00      	cmp	r3, #0
 800b168:	d137      	bne.n	800b1da <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b16c:	2200      	movs	r2, #0
 800b16e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	3308      	adds	r3, #8
 800b178:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b17c:	e853 3f00 	ldrex	r3, [r3]
 800b180:	623b      	str	r3, [r7, #32]
   return(result);
 800b182:	6a3b      	ldr	r3, [r7, #32]
 800b184:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b188:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b18a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	3308      	adds	r3, #8
 800b190:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b192:	633a      	str	r2, [r7, #48]	@ 0x30
 800b194:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b19a:	e841 2300 	strex	r3, r2, [r1]
 800b19e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d1e5      	bne.n	800b172 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	e853 3f00 	ldrex	r3, [r3]
 800b1b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c4:	61fb      	str	r3, [r7, #28]
 800b1c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c8:	69b9      	ldr	r1, [r7, #24]
 800b1ca:	69fa      	ldr	r2, [r7, #28]
 800b1cc:	e841 2300 	strex	r3, r2, [r1]
 800b1d0:	617b      	str	r3, [r7, #20]
   return(result);
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d1e6      	bne.n	800b1a6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b1d8:	e004      	b.n	800b1e4 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800b1da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b1e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b1e2:	4798      	blx	r3
}
 800b1e4:	bf00      	nop
 800b1e6:	3740      	adds	r7, #64	@ 0x40
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b204:	bf00      	nop
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b09c      	sub	sp, #112	@ 0x70
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b218:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 0320 	and.w	r3, r3, #32
 800b224:	2b00      	cmp	r3, #0
 800b226:	d171      	bne.n	800b30c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b228:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b22a:	2200      	movs	r2, #0
 800b22c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b238:	e853 3f00 	ldrex	r3, [r3]
 800b23c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b23e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b244:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	461a      	mov	r2, r3
 800b24c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b24e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b250:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b252:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b254:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b256:	e841 2300 	strex	r3, r2, [r1]
 800b25a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b25c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1e6      	bne.n	800b230 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	3308      	adds	r3, #8
 800b268:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26c:	e853 3f00 	ldrex	r3, [r3]
 800b270:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b274:	f023 0301 	bic.w	r3, r3, #1
 800b278:	667b      	str	r3, [r7, #100]	@ 0x64
 800b27a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	3308      	adds	r3, #8
 800b280:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b282:	647a      	str	r2, [r7, #68]	@ 0x44
 800b284:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b286:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b288:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b28a:	e841 2300 	strex	r3, r2, [r1]
 800b28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b292:	2b00      	cmp	r3, #0
 800b294:	d1e5      	bne.n	800b262 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b296:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	3308      	adds	r3, #8
 800b29c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a0:	e853 3f00 	ldrex	r3, [r3]
 800b2a4:	623b      	str	r3, [r7, #32]
   return(result);
 800b2a6:	6a3b      	ldr	r3, [r7, #32]
 800b2a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	3308      	adds	r3, #8
 800b2b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b2b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b2b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b2bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2be:	e841 2300 	strex	r3, r2, [r1]
 800b2c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d1e5      	bne.n	800b296 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b2ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2cc:	2220      	movs	r2, #32
 800b2ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d118      	bne.n	800b30c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	e853 3f00 	ldrex	r3, [r3]
 800b2e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f023 0310 	bic.w	r3, r3, #16
 800b2ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	461a      	mov	r2, r3
 800b2f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2f8:	61fb      	str	r3, [r7, #28]
 800b2fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2fc:	69b9      	ldr	r1, [r7, #24]
 800b2fe:	69fa      	ldr	r2, [r7, #28]
 800b300:	e841 2300 	strex	r3, r2, [r1]
 800b304:	617b      	str	r3, [r7, #20]
   return(result);
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1e6      	bne.n	800b2da <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b30c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b30e:	2200      	movs	r2, #0
 800b310:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b314:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b316:	2b01      	cmp	r3, #1
 800b318:	d109      	bne.n	800b32e <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b31a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b31c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b320:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b322:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b326:	4611      	mov	r1, r2
 800b328:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b32a:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b32c:	e004      	b.n	800b338 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800b32e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b330:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b334:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b336:	4798      	blx	r3
}
 800b338:	bf00      	nop
 800b33a:	3770      	adds	r7, #112	@ 0x70
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b084      	sub	sp, #16
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b34c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2201      	movs	r2, #1
 800b352:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d10b      	bne.n	800b374 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b368:	0852      	lsrs	r2, r2, #1
 800b36a:	b292      	uxth	r2, r2
 800b36c:	4611      	mov	r1, r2
 800b36e:	68f8      	ldr	r0, [r7, #12]
 800b370:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b372:	e004      	b.n	800b37e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	4798      	blx	r3
}
 800b37e:	bf00      	nop
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b086      	sub	sp, #24
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b392:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b39a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3a2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3ae:	2b80      	cmp	r3, #128	@ 0x80
 800b3b0:	d109      	bne.n	800b3c6 <UART_DMAError+0x40>
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	2b21      	cmp	r3, #33	@ 0x21
 800b3b6:	d106      	bne.n	800b3c6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b3c0:	6978      	ldr	r0, [r7, #20]
 800b3c2:	f7ff fe1d 	bl	800b000 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3d0:	2b40      	cmp	r3, #64	@ 0x40
 800b3d2:	d109      	bne.n	800b3e8 <UART_DMAError+0x62>
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2b22      	cmp	r3, #34	@ 0x22
 800b3d8:	d106      	bne.n	800b3e8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b3e2:	6978      	ldr	r0, [r7, #20]
 800b3e4:	f7ff fe4d 	bl	800b082 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ee:	f043 0210 	orr.w	r2, r3, #16
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b3fe:	6978      	ldr	r0, [r7, #20]
 800b400:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b402:	bf00      	nop
 800b404:	3718      	adds	r7, #24
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b40a:	b580      	push	{r7, lr}
 800b40c:	b084      	sub	sp, #16
 800b40e:	af00      	add	r7, sp, #0
 800b410:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b416:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2200      	movs	r2, #0
 800b41c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2200      	movs	r2, #0
 800b424:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b432:	bf00      	nop
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b088      	sub	sp, #32
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	e853 3f00 	ldrex	r3, [r3]
 800b44e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b456:	61fb      	str	r3, [r7, #28]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	461a      	mov	r2, r3
 800b45e:	69fb      	ldr	r3, [r7, #28]
 800b460:	61bb      	str	r3, [r7, #24]
 800b462:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b464:	6979      	ldr	r1, [r7, #20]
 800b466:	69ba      	ldr	r2, [r7, #24]
 800b468:	e841 2300 	strex	r3, r2, [r1]
 800b46c:	613b      	str	r3, [r7, #16]
   return(result);
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1e6      	bne.n	800b442 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2220      	movs	r2, #32
 800b478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b48c:	bf00      	nop
 800b48e:	3720      	adds	r7, #32
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}

0800b494 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b494:	b480      	push	{r7}
 800b496:	b083      	sub	sp, #12
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b49c:	bf00      	nop
 800b49e:	370c      	adds	r7, #12
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b083      	sub	sp, #12
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b4b0:	bf00      	nop
 800b4b2:	370c      	adds	r7, #12
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr

0800b4bc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr

0800b4d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b085      	sub	sp, #20
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4de:	2b01      	cmp	r3, #1
 800b4e0:	d101      	bne.n	800b4e6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b4e2:	2302      	movs	r3, #2
 800b4e4:	e027      	b.n	800b536 <HAL_UARTEx_DisableFifoMode+0x66>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2224      	movs	r2, #36	@ 0x24
 800b4f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f022 0201 	bic.w	r2, r2, #1
 800b50c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b514:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2220      	movs	r2, #32
 800b528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3714      	adds	r7, #20
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b084      	sub	sp, #16
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b552:	2b01      	cmp	r3, #1
 800b554:	d101      	bne.n	800b55a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b556:	2302      	movs	r3, #2
 800b558:	e02d      	b.n	800b5b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2201      	movs	r2, #1
 800b55e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2224      	movs	r2, #36	@ 0x24
 800b566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f022 0201 	bic.w	r2, r2, #1
 800b580:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	689b      	ldr	r3, [r3, #8]
 800b588:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	683a      	ldr	r2, [r7, #0]
 800b592:	430a      	orrs	r2, r1
 800b594:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f850 	bl	800b63c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2220      	movs	r2, #32
 800b5a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3710      	adds	r7, #16
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b084      	sub	sp, #16
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
 800b5c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b5ce:	2b01      	cmp	r3, #1
 800b5d0:	d101      	bne.n	800b5d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b5d2:	2302      	movs	r3, #2
 800b5d4:	e02d      	b.n	800b632 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2201      	movs	r2, #1
 800b5da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2224      	movs	r2, #36	@ 0x24
 800b5e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	681a      	ldr	r2, [r3, #0]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f022 0201 	bic.w	r2, r2, #1
 800b5fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	683a      	ldr	r2, [r7, #0]
 800b60e:	430a      	orrs	r2, r1
 800b610:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 f812 	bl	800b63c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2220      	movs	r2, #32
 800b624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b630:	2300      	movs	r3, #0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
	...

0800b63c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d108      	bne.n	800b65e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2201      	movs	r2, #1
 800b650:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2201      	movs	r2, #1
 800b658:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b65c:	e031      	b.n	800b6c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b65e:	2308      	movs	r3, #8
 800b660:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b662:	2308      	movs	r3, #8
 800b664:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	0e5b      	lsrs	r3, r3, #25
 800b66e:	b2db      	uxtb	r3, r3
 800b670:	f003 0307 	and.w	r3, r3, #7
 800b674:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	0f5b      	lsrs	r3, r3, #29
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	f003 0307 	and.w	r3, r3, #7
 800b684:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b686:	7bbb      	ldrb	r3, [r7, #14]
 800b688:	7b3a      	ldrb	r2, [r7, #12]
 800b68a:	4911      	ldr	r1, [pc, #68]	@ (800b6d0 <UARTEx_SetNbDataToProcess+0x94>)
 800b68c:	5c8a      	ldrb	r2, [r1, r2]
 800b68e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b692:	7b3a      	ldrb	r2, [r7, #12]
 800b694:	490f      	ldr	r1, [pc, #60]	@ (800b6d4 <UARTEx_SetNbDataToProcess+0x98>)
 800b696:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b698:	fb93 f3f2 	sdiv	r3, r3, r2
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6a4:	7bfb      	ldrb	r3, [r7, #15]
 800b6a6:	7b7a      	ldrb	r2, [r7, #13]
 800b6a8:	4909      	ldr	r1, [pc, #36]	@ (800b6d0 <UARTEx_SetNbDataToProcess+0x94>)
 800b6aa:	5c8a      	ldrb	r2, [r1, r2]
 800b6ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b6b0:	7b7a      	ldrb	r2, [r7, #13]
 800b6b2:	4908      	ldr	r1, [pc, #32]	@ (800b6d4 <UARTEx_SetNbDataToProcess+0x98>)
 800b6b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6b6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6ba:	b29a      	uxth	r2, r3
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b6c2:	bf00      	nop
 800b6c4:	3714      	adds	r7, #20
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	0800b9c4 	.word	0x0800b9c4
 800b6d4:	0800b9cc 	.word	0x0800b9cc

0800b6d8 <memset>:
 800b6d8:	4402      	add	r2, r0
 800b6da:	4603      	mov	r3, r0
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d100      	bne.n	800b6e2 <memset+0xa>
 800b6e0:	4770      	bx	lr
 800b6e2:	f803 1b01 	strb.w	r1, [r3], #1
 800b6e6:	e7f9      	b.n	800b6dc <memset+0x4>

0800b6e8 <__errno>:
 800b6e8:	4b01      	ldr	r3, [pc, #4]	@ (800b6f0 <__errno+0x8>)
 800b6ea:	6818      	ldr	r0, [r3, #0]
 800b6ec:	4770      	bx	lr
 800b6ee:	bf00      	nop
 800b6f0:	2000024c 	.word	0x2000024c

0800b6f4 <__libc_init_array>:
 800b6f4:	b570      	push	{r4, r5, r6, lr}
 800b6f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b72c <__libc_init_array+0x38>)
 800b6f8:	4c0d      	ldr	r4, [pc, #52]	@ (800b730 <__libc_init_array+0x3c>)
 800b6fa:	1b64      	subs	r4, r4, r5
 800b6fc:	10a4      	asrs	r4, r4, #2
 800b6fe:	2600      	movs	r6, #0
 800b700:	42a6      	cmp	r6, r4
 800b702:	d109      	bne.n	800b718 <__libc_init_array+0x24>
 800b704:	4d0b      	ldr	r5, [pc, #44]	@ (800b734 <__libc_init_array+0x40>)
 800b706:	4c0c      	ldr	r4, [pc, #48]	@ (800b738 <__libc_init_array+0x44>)
 800b708:	f000 f92c 	bl	800b964 <_init>
 800b70c:	1b64      	subs	r4, r4, r5
 800b70e:	10a4      	asrs	r4, r4, #2
 800b710:	2600      	movs	r6, #0
 800b712:	42a6      	cmp	r6, r4
 800b714:	d105      	bne.n	800b722 <__libc_init_array+0x2e>
 800b716:	bd70      	pop	{r4, r5, r6, pc}
 800b718:	f855 3b04 	ldr.w	r3, [r5], #4
 800b71c:	4798      	blx	r3
 800b71e:	3601      	adds	r6, #1
 800b720:	e7ee      	b.n	800b700 <__libc_init_array+0xc>
 800b722:	f855 3b04 	ldr.w	r3, [r5], #4
 800b726:	4798      	blx	r3
 800b728:	3601      	adds	r6, #1
 800b72a:	e7f2      	b.n	800b712 <__libc_init_array+0x1e>
 800b72c:	0800b9dc 	.word	0x0800b9dc
 800b730:	0800b9dc 	.word	0x0800b9dc
 800b734:	0800b9dc 	.word	0x0800b9dc
 800b738:	0800b9e0 	.word	0x0800b9e0

0800b73c <memcpy>:
 800b73c:	440a      	add	r2, r1
 800b73e:	4291      	cmp	r1, r2
 800b740:	f100 33ff 	add.w	r3, r0, #4294967295
 800b744:	d100      	bne.n	800b748 <memcpy+0xc>
 800b746:	4770      	bx	lr
 800b748:	b510      	push	{r4, lr}
 800b74a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b74e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b752:	4291      	cmp	r1, r2
 800b754:	d1f9      	bne.n	800b74a <memcpy+0xe>
 800b756:	bd10      	pop	{r4, pc}

0800b758 <sqrt>:
 800b758:	b538      	push	{r3, r4, r5, lr}
 800b75a:	ed2d 8b02 	vpush	{d8}
 800b75e:	ec55 4b10 	vmov	r4, r5, d0
 800b762:	f000 f825 	bl	800b7b0 <__ieee754_sqrt>
 800b766:	4622      	mov	r2, r4
 800b768:	462b      	mov	r3, r5
 800b76a:	4620      	mov	r0, r4
 800b76c:	4629      	mov	r1, r5
 800b76e:	eeb0 8a40 	vmov.f32	s16, s0
 800b772:	eef0 8a60 	vmov.f32	s17, s1
 800b776:	f7f5 f9a5 	bl	8000ac4 <__aeabi_dcmpun>
 800b77a:	b990      	cbnz	r0, 800b7a2 <sqrt+0x4a>
 800b77c:	2200      	movs	r2, #0
 800b77e:	2300      	movs	r3, #0
 800b780:	4620      	mov	r0, r4
 800b782:	4629      	mov	r1, r5
 800b784:	f7f5 f976 	bl	8000a74 <__aeabi_dcmplt>
 800b788:	b158      	cbz	r0, 800b7a2 <sqrt+0x4a>
 800b78a:	f7ff ffad 	bl	800b6e8 <__errno>
 800b78e:	2321      	movs	r3, #33	@ 0x21
 800b790:	6003      	str	r3, [r0, #0]
 800b792:	2200      	movs	r2, #0
 800b794:	2300      	movs	r3, #0
 800b796:	4610      	mov	r0, r2
 800b798:	4619      	mov	r1, r3
 800b79a:	f7f5 f823 	bl	80007e4 <__aeabi_ddiv>
 800b79e:	ec41 0b18 	vmov	d8, r0, r1
 800b7a2:	eeb0 0a48 	vmov.f32	s0, s16
 800b7a6:	eef0 0a68 	vmov.f32	s1, s17
 800b7aa:	ecbd 8b02 	vpop	{d8}
 800b7ae:	bd38      	pop	{r3, r4, r5, pc}

0800b7b0 <__ieee754_sqrt>:
 800b7b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b4:	4a68      	ldr	r2, [pc, #416]	@ (800b958 <__ieee754_sqrt+0x1a8>)
 800b7b6:	ec55 4b10 	vmov	r4, r5, d0
 800b7ba:	43aa      	bics	r2, r5
 800b7bc:	462b      	mov	r3, r5
 800b7be:	4621      	mov	r1, r4
 800b7c0:	d110      	bne.n	800b7e4 <__ieee754_sqrt+0x34>
 800b7c2:	4622      	mov	r2, r4
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	4629      	mov	r1, r5
 800b7c8:	f7f4 fee2 	bl	8000590 <__aeabi_dmul>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	f7f4 fd26 	bl	8000224 <__adddf3>
 800b7d8:	4604      	mov	r4, r0
 800b7da:	460d      	mov	r5, r1
 800b7dc:	ec45 4b10 	vmov	d0, r4, r5
 800b7e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e4:	2d00      	cmp	r5, #0
 800b7e6:	dc0e      	bgt.n	800b806 <__ieee754_sqrt+0x56>
 800b7e8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b7ec:	4322      	orrs	r2, r4
 800b7ee:	d0f5      	beq.n	800b7dc <__ieee754_sqrt+0x2c>
 800b7f0:	b19d      	cbz	r5, 800b81a <__ieee754_sqrt+0x6a>
 800b7f2:	4622      	mov	r2, r4
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	f7f4 fd12 	bl	8000220 <__aeabi_dsub>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	f7f4 fff0 	bl	80007e4 <__aeabi_ddiv>
 800b804:	e7e8      	b.n	800b7d8 <__ieee754_sqrt+0x28>
 800b806:	152a      	asrs	r2, r5, #20
 800b808:	d115      	bne.n	800b836 <__ieee754_sqrt+0x86>
 800b80a:	2000      	movs	r0, #0
 800b80c:	e009      	b.n	800b822 <__ieee754_sqrt+0x72>
 800b80e:	0acb      	lsrs	r3, r1, #11
 800b810:	3a15      	subs	r2, #21
 800b812:	0549      	lsls	r1, r1, #21
 800b814:	2b00      	cmp	r3, #0
 800b816:	d0fa      	beq.n	800b80e <__ieee754_sqrt+0x5e>
 800b818:	e7f7      	b.n	800b80a <__ieee754_sqrt+0x5a>
 800b81a:	462a      	mov	r2, r5
 800b81c:	e7fa      	b.n	800b814 <__ieee754_sqrt+0x64>
 800b81e:	005b      	lsls	r3, r3, #1
 800b820:	3001      	adds	r0, #1
 800b822:	02dc      	lsls	r4, r3, #11
 800b824:	d5fb      	bpl.n	800b81e <__ieee754_sqrt+0x6e>
 800b826:	1e44      	subs	r4, r0, #1
 800b828:	1b12      	subs	r2, r2, r4
 800b82a:	f1c0 0420 	rsb	r4, r0, #32
 800b82e:	fa21 f404 	lsr.w	r4, r1, r4
 800b832:	4323      	orrs	r3, r4
 800b834:	4081      	lsls	r1, r0
 800b836:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b83a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800b83e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b842:	07d2      	lsls	r2, r2, #31
 800b844:	bf5c      	itt	pl
 800b846:	005b      	lslpl	r3, r3, #1
 800b848:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b84c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b850:	bf58      	it	pl
 800b852:	0049      	lslpl	r1, r1, #1
 800b854:	2600      	movs	r6, #0
 800b856:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b85a:	106d      	asrs	r5, r5, #1
 800b85c:	0049      	lsls	r1, r1, #1
 800b85e:	2016      	movs	r0, #22
 800b860:	4632      	mov	r2, r6
 800b862:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b866:	1917      	adds	r7, r2, r4
 800b868:	429f      	cmp	r7, r3
 800b86a:	bfde      	ittt	le
 800b86c:	193a      	addle	r2, r7, r4
 800b86e:	1bdb      	suble	r3, r3, r7
 800b870:	1936      	addle	r6, r6, r4
 800b872:	0fcf      	lsrs	r7, r1, #31
 800b874:	3801      	subs	r0, #1
 800b876:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800b87a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b87e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b882:	d1f0      	bne.n	800b866 <__ieee754_sqrt+0xb6>
 800b884:	4604      	mov	r4, r0
 800b886:	2720      	movs	r7, #32
 800b888:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b88c:	429a      	cmp	r2, r3
 800b88e:	eb00 0e0c 	add.w	lr, r0, ip
 800b892:	db02      	blt.n	800b89a <__ieee754_sqrt+0xea>
 800b894:	d113      	bne.n	800b8be <__ieee754_sqrt+0x10e>
 800b896:	458e      	cmp	lr, r1
 800b898:	d811      	bhi.n	800b8be <__ieee754_sqrt+0x10e>
 800b89a:	f1be 0f00 	cmp.w	lr, #0
 800b89e:	eb0e 000c 	add.w	r0, lr, ip
 800b8a2:	da42      	bge.n	800b92a <__ieee754_sqrt+0x17a>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	db40      	blt.n	800b92a <__ieee754_sqrt+0x17a>
 800b8a8:	f102 0801 	add.w	r8, r2, #1
 800b8ac:	1a9b      	subs	r3, r3, r2
 800b8ae:	458e      	cmp	lr, r1
 800b8b0:	bf88      	it	hi
 800b8b2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b8b6:	eba1 010e 	sub.w	r1, r1, lr
 800b8ba:	4464      	add	r4, ip
 800b8bc:	4642      	mov	r2, r8
 800b8be:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b8c2:	3f01      	subs	r7, #1
 800b8c4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b8c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b8cc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b8d0:	d1dc      	bne.n	800b88c <__ieee754_sqrt+0xdc>
 800b8d2:	4319      	orrs	r1, r3
 800b8d4:	d01b      	beq.n	800b90e <__ieee754_sqrt+0x15e>
 800b8d6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800b95c <__ieee754_sqrt+0x1ac>
 800b8da:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800b960 <__ieee754_sqrt+0x1b0>
 800b8de:	e9da 0100 	ldrd	r0, r1, [sl]
 800b8e2:	e9db 2300 	ldrd	r2, r3, [fp]
 800b8e6:	f7f4 fc9b 	bl	8000220 <__aeabi_dsub>
 800b8ea:	e9da 8900 	ldrd	r8, r9, [sl]
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	4649      	mov	r1, r9
 800b8f6:	f7f5 f8c7 	bl	8000a88 <__aeabi_dcmple>
 800b8fa:	b140      	cbz	r0, 800b90e <__ieee754_sqrt+0x15e>
 800b8fc:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b900:	e9da 0100 	ldrd	r0, r1, [sl]
 800b904:	e9db 2300 	ldrd	r2, r3, [fp]
 800b908:	d111      	bne.n	800b92e <__ieee754_sqrt+0x17e>
 800b90a:	3601      	adds	r6, #1
 800b90c:	463c      	mov	r4, r7
 800b90e:	1072      	asrs	r2, r6, #1
 800b910:	0863      	lsrs	r3, r4, #1
 800b912:	07f1      	lsls	r1, r6, #31
 800b914:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b918:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b91c:	bf48      	it	mi
 800b91e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b922:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800b926:	4618      	mov	r0, r3
 800b928:	e756      	b.n	800b7d8 <__ieee754_sqrt+0x28>
 800b92a:	4690      	mov	r8, r2
 800b92c:	e7be      	b.n	800b8ac <__ieee754_sqrt+0xfc>
 800b92e:	f7f4 fc79 	bl	8000224 <__adddf3>
 800b932:	e9da 8900 	ldrd	r8, r9, [sl]
 800b936:	4602      	mov	r2, r0
 800b938:	460b      	mov	r3, r1
 800b93a:	4640      	mov	r0, r8
 800b93c:	4649      	mov	r1, r9
 800b93e:	f7f5 f899 	bl	8000a74 <__aeabi_dcmplt>
 800b942:	b120      	cbz	r0, 800b94e <__ieee754_sqrt+0x19e>
 800b944:	1ca0      	adds	r0, r4, #2
 800b946:	bf08      	it	eq
 800b948:	3601      	addeq	r6, #1
 800b94a:	3402      	adds	r4, #2
 800b94c:	e7df      	b.n	800b90e <__ieee754_sqrt+0x15e>
 800b94e:	1c63      	adds	r3, r4, #1
 800b950:	f023 0401 	bic.w	r4, r3, #1
 800b954:	e7db      	b.n	800b90e <__ieee754_sqrt+0x15e>
 800b956:	bf00      	nop
 800b958:	7ff00000 	.word	0x7ff00000
 800b95c:	200002a8 	.word	0x200002a8
 800b960:	200002a0 	.word	0x200002a0

0800b964 <_init>:
 800b964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b966:	bf00      	nop
 800b968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b96a:	bc08      	pop	{r3}
 800b96c:	469e      	mov	lr, r3
 800b96e:	4770      	bx	lr

0800b970 <_fini>:
 800b970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b972:	bf00      	nop
 800b974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b976:	bc08      	pop	{r3}
 800b978:	469e      	mov	lr, r3
 800b97a:	4770      	bx	lr
