*****************************************************************

  Device    [RAMCLKMUX]

  Author    [clwang]

  Abstract  []

  Revision History:

********************************************************************************/
prim
device RAMCLKMUX
{
    parameter
    (
        config string CFG  = "SCLK" // "SCLK" "ACLK"
    );
    port 
    (
        input  SCLK, ACLK,
        output Z
    );

}; // end of device RAMCLKMUX

/**Device***********************************************************************

  Device    [RAMCLKMUX]

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of RAMCLKMUX
{
    if (CFG == "SCLK")
    {
        propagate ( SCLK --> Z );
    }
    else
    {
        propagate ( ACLK --> Z );
    }

}; // end of propagation for RAMCLKMUX

/**Device***********************************************************************

  Device    [RAMCLKMUX]
  
  Author    []

  Abstract  [This specified the timing model under specific configuration]

  Revision History:

********************************************************************************/
timing  ramclkmux_tnl of RAMCLKMUX
{
    Z <= (CFG == "SCLK")  ? SCLK  :
         (CFG == "ACLK") ? ACLK : 1'bx;
};