
##################################Primary Inputs for Unroll-1
INPUT(LINE1_1)
INPUT(LINE2_1)


##################################Primary Inputs for Unroll-2
INPUT(LINE1_2)
INPUT(LINE2_2)


##################################Primary Inputs for Unroll-3
INPUT(LINE1_3)
INPUT(LINE2_3)


##################################Primary Inputs for Unroll-4
INPUT(LINE1_4)
INPUT(LINE2_4)


##################################Primary Inputs for Unroll-5
INPUT(LINE1_5)
INPUT(LINE2_5)


##################################Primary Inputs for Unroll-6
INPUT(LINE1_6)
INPUT(LINE2_6)


##################################Primary Inputs for Unroll-7
INPUT(LINE1_7)
INPUT(LINE2_7)


##################################Primary Inputs for Unroll-8
INPUT(LINE1_8)
INPUT(LINE2_8)


##################################Primary Inputs for Unroll-9
INPUT(LINE1_9)
INPUT(LINE2_9)


##################################Primary Inputs for Unroll-10
INPUT(LINE1_10)
INPUT(LINE2_10)


##################################Primary Inputs for Unroll-11
INPUT(LINE1_11)
INPUT(LINE2_11)


##################################Primary Inputs for Unroll-12
INPUT(LINE1_12)
INPUT(LINE2_12)


##################################Primary Inputs for Unroll-13
INPUT(LINE1_13)
INPUT(LINE2_13)


##################################Primary Inputs for Unroll-14
INPUT(LINE1_14)
INPUT(LINE2_14)


##################################Primary Inputs for Unroll-15
INPUT(LINE1_15)
INPUT(LINE2_15)


##################################Primary Inputs for Unroll-16
INPUT(LINE1_16)
INPUT(LINE2_16)


##################################Primary Inputs for Unroll-17
INPUT(LINE1_17)
INPUT(LINE2_17)


##################################Primary Inputs for Unroll-18
INPUT(LINE1_18)
INPUT(LINE2_18)


##################################Primary Inputs for Unroll-19
INPUT(LINE1_19)
INPUT(LINE2_19)


##################################Primary Inputs for Unroll-20
INPUT(LINE1_20)
INPUT(LINE2_20)


##################################Primary Outputs for Unroll-1
OUTPUT(OUTP_REG_1)
OUTPUT(OVERFLW_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(OUTP_REG_2)
OUTPUT(OVERFLW_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(OUTP_REG_3)
OUTPUT(OVERFLW_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(OUTP_REG_4)
OUTPUT(OVERFLW_REG_4)


##################################Primary Outputs for Unroll-5
OUTPUT(OUTP_REG_5)
OUTPUT(OVERFLW_REG_5)


##################################Primary Outputs for Unroll-6
OUTPUT(OUTP_REG_6)
OUTPUT(OVERFLW_REG_6)


##################################Primary Outputs for Unroll-7
OUTPUT(OUTP_REG_7)
OUTPUT(OVERFLW_REG_7)


##################################Primary Outputs for Unroll-8
OUTPUT(OUTP_REG_8)
OUTPUT(OVERFLW_REG_8)


##################################Primary Outputs for Unroll-9
OUTPUT(OUTP_REG_9)
OUTPUT(OVERFLW_REG_9)


##################################Primary Outputs for Unroll-10
OUTPUT(OUTP_REG_10)
OUTPUT(OVERFLW_REG_10)


##################################Primary Outputs for Unroll-11
OUTPUT(OUTP_REG_11)
OUTPUT(OVERFLW_REG_11)


##################################Primary Outputs for Unroll-12
OUTPUT(OUTP_REG_12)
OUTPUT(OVERFLW_REG_12)


##################################Primary Outputs for Unroll-13
OUTPUT(OUTP_REG_13)
OUTPUT(OVERFLW_REG_13)


##################################Primary Outputs for Unroll-14
OUTPUT(OUTP_REG_14)
OUTPUT(OVERFLW_REG_14)


##################################Primary Outputs for Unroll-15
OUTPUT(OUTP_REG_15)
OUTPUT(OVERFLW_REG_15)


##################################Primary Outputs for Unroll-16
OUTPUT(OUTP_REG_16)
OUTPUT(OVERFLW_REG_16)


##################################Primary Outputs for Unroll-17
OUTPUT(OUTP_REG_17)
OUTPUT(OVERFLW_REG_17)


##################################Primary Outputs for Unroll-18
OUTPUT(OUTP_REG_18)
OUTPUT(OVERFLW_REG_18)


##################################Primary Outputs for Unroll-19
OUTPUT(OUTP_REG_19)
OUTPUT(OVERFLW_REG_19)


##################################Primary Outputs for Unroll-20
OUTPUT(OUTP_REG_20)
OUTPUT(OVERFLW_REG_20)

##################################Other Inputs
INPUT(OVERFLW_REG_1)
INPUT(STATO_REG_2__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(OUTP_REG_1)

##################################Other Outputs
OUTPUT(U34_20$enc)
OUTPUT(U45_20$enc)
OUTPUT(U36_20$enc)
OUTPUT(U35_20$enc)
OUTPUT(U44_20$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4
####################################################################Unroll 5
####################################################################Unroll 6
####################################################################Unroll 7
####################################################################Unroll 8
####################################################################Unroll 9
####################################################################Unroll 10
####################################################################Unroll 11
####################################################################Unroll 12
####################################################################Unroll 13
####################################################################Unroll 14
####################################################################Unroll 15
####################################################################Unroll 16
####################################################################Unroll 17
####################################################################Unroll 18
####################################################################Unroll 19
####################################################################Unroll 20

OVERFLW_REG_2 = BUF(U34_1)
STATO_REG_2__2 = BUF(U45_1)
STATO_REG_1__2 = BUF(U36_1)
STATO_REG_0__2 = BUF(U35_1)
OUTP_REG_2 = BUF(U44_1)





U34_1= AND(STATO_REG_1__1, U38_1, STATO_REG_0__1enc)
U35_1= NAND(U68_1, U67_1, U66_1, U65_1)
U36_1= NAND(U57_1, U55_1, U56_1)
U37_1= OR(LINE2_1, LINE1_1)
U38_1= NOT(STATO_REG_2__1)
U39_1= NOT(STATO_REG_1__1)
U40_1= NOT(LINE2_1)
U41_1= NOT(LINE1_1)
U42_1= NOT(STATO_REG_0__1)
U43_1= NAND(STATO_REG_1__1, U42_1)
U44_1= NAND(U73_1, U72_1)
U45_1= NAND(U60_1, U59_1)
U46_1= NAND(U70_1, U69_1)
U47_1= NAND(LINE1_1, LINE2_1)
U48_1= NAND(STATO_REG_2__1, U43_1)
U49_1= NOT(U37_1)
U50_1= NAND(U49_1, U42_1)
U51_1= NOT(U47_1)
U52_1= NOT(U43_1)
U53_1= NAND(U47_1, U43_1)
U54_1= NAND(STATO_REG_2__1, U47_1)
U55_1= NAND(STATO_REG_0__1, U39_1, U47_1)
U56_1= NAND(U52_1, U54_1)
U57_1= NAND(U62_1, U61_1, STATO_REG_2__1enc)
U58_1= NOT(U48_1)
U59_1= NAND(U53_1, U38_1)
U60_1= NAND(U50_1, U39_1, STATO_REG_2__1enc)
U61_1= NAND(STATO_REG_1__1, U49_1)
U62_1= NAND(U37_1, U42_1)
U63_1= NAND(STATO_REG_0__1, U47_1)
U64_1= NAND(U51_1, U42_1)
U65_1= NAND(U64_1, U63_1, U39_1, U38_1)
U66_1= NAND(U43_1, U37_1, STATO_REG_2__1enc)
U67_1= NAND(U34_1, U47_1)
U68_1= NAND(U51_1, U52_1)
U69_1= NAND(LINE1_1, U40_1)
U70_1= NAND(LINE2_1, U41_1)
U71_1= NOT(U46_1)
U72_1= NAND(U58_1, U71_1)
U73_1= NAND(U46_1, U48_1)

OVERFLW_REG_3 = BUF(U34_2)
STATO_REG_2__3 = BUF(U45_2)
STATO_REG_1__3 = BUF(U36_2)
STATO_REG_0__3 = BUF(U35_2)
OUTP_REG_3 = BUF(U44_2)





U34_2= AND(STATO_REG_1__2, U38_2, STATO_REG_0__2)
U35_2= NAND(U68_2, U67_2, U66_2, U65_2)
U36_2= NAND(U57_2, U55_2, U56_2)
U37_2= OR(LINE2_2, LINE1_2)
U38_2= NOT(STATO_REG_2__2)
U39_2= NOT(STATO_REG_1__2)
U40_2= NOT(LINE2_2)
U41_2= NOT(LINE1_2)
U42_2= NOT(STATO_REG_0__2)
U43_2= NAND(STATO_REG_1__2, U42_2)
U44_2= NAND(U73_2, U72_2)
U45_2= NAND(U60_2, U59_2)
U46_2= NAND(U70_2, U69_2)
U47_2= NAND(LINE1_2, LINE2_2)
U48_2= NAND(STATO_REG_2__2, U43_2)
U49_2= NOT(U37_2)
U50_2= NAND(U49_2, U42_2)
U51_2= NOT(U47_2)
U52_2= NOT(U43_2)
U53_2= NAND(U47_2, U43_2)
U54_2= NAND(STATO_REG_2__2, U47_2)
U55_2= NAND(STATO_REG_0__2, U39_2, U47_2)
U56_2= NAND(U52_2, U54_2)
U57_2= NAND(U62_2, U61_2, STATO_REG_2__2)
U58_2= NOT(U48_2)
U59_2= NAND(U53_2, U38_2)
U60_2= NAND(U50_2, U39_2, STATO_REG_2__2)
U61_2= NAND(STATO_REG_1__2, U49_2)
U62_2= NAND(U37_2, U42_2)
U63_2= NAND(STATO_REG_0__2, U47_2)
U64_2= NAND(U51_2, U42_2)
U65_2= NAND(U64_2, U63_2, U39_2, U38_2)
U66_2= NAND(U43_2, U37_2, STATO_REG_2__2)
U67_2= NAND(U34_2, U47_2)
U68_2= NAND(U51_2, U52_2)
U69_2= NAND(LINE1_2, U40_2)
U70_2= NAND(LINE2_2, U41_2)
U71_2= NOT(U46_2)
U72_2= NAND(U58_2, U71_2)
U73_2= NAND(U46_2, U48_2)

OVERFLW_REG_4 = BUF(U34_3)
STATO_REG_2__4 = BUF(U45_3)
STATO_REG_1__4 = BUF(U36_3)
STATO_REG_0__4 = BUF(U35_3)
OUTP_REG_4 = BUF(U44_3)





U34_3= AND(STATO_REG_1__3, U38_3, STATO_REG_0__3)
U35_3= NAND(U68_3, U67_3, U66_3, U65_3)
U36_3= NAND(U57_3, U55_3, U56_3)
U37_3= OR(LINE2_3, LINE1_3)
U38_3= NOT(STATO_REG_2__3)
U39_3= NOT(STATO_REG_1__3)
U40_3= NOT(LINE2_3)
U41_3= NOT(LINE1_3)
U42_3= NOT(STATO_REG_0__3)
U43_3= NAND(STATO_REG_1__3, U42_3)
U44_3= NAND(U73_3, U72_3)
U45_3= NAND(U60_3, U59_3)
U46_3= NAND(U70_3, U69_3)
U47_3= NAND(LINE1_3, LINE2_3)
U48_3= NAND(STATO_REG_2__3, U43_3)
U49_3= NOT(U37_3)
U50_3= NAND(U49_3, U42_3)
U51_3= NOT(U47_3)
U52_3= NOT(U43_3)
U53_3= NAND(U47_3, U43_3)
U54_3= NAND(STATO_REG_2__3, U47_3)
U55_3= NAND(STATO_REG_0__3, U39_3, U47_3)
U56_3= NAND(U52_3, U54_3)
U57_3= NAND(U62_3, U61_3, STATO_REG_2__3)
U58_3= NOT(U48_3)
U59_3= NAND(U53_3, U38_3)
U60_3= NAND(U50_3, U39_3, STATO_REG_2__3)
U61_3= NAND(STATO_REG_1__3, U49_3)
U62_3= NAND(U37_3, U42_3)
U63_3= NAND(STATO_REG_0__3, U47_3)
U64_3= NAND(U51_3, U42_3)
U65_3= NAND(U64_3, U63_3, U39_3, U38_3)
U66_3= NAND(U43_3, U37_3, STATO_REG_2__3)
U67_3= NAND(U34_3, U47_3)
U68_3= NAND(U51_3, U52_3)
U69_3= NAND(LINE1_3, U40_3)
U70_3= NAND(LINE2_3, U41_3)
U71_3= NOT(U46_3)
U72_3= NAND(U58_3, U71_3)
U73_3= NAND(U46_3, U48_3)

OVERFLW_REG_5 = BUF(U34_4)
STATO_REG_2__5 = BUF(U45_4)
STATO_REG_1__5 = BUF(U36_4)
STATO_REG_0__5 = BUF(U35_4)
OUTP_REG_5 = BUF(U44_4)





U34_4= AND(STATO_REG_1__4, U38_4, STATO_REG_0__4)
U35_4= NAND(U68_4, U67_4, U66_4, U65_4)
U36_4= NAND(U57_4, U55_4, U56_4)
U37_4= OR(LINE2_4, LINE1_4)
U38_4= NOT(STATO_REG_2__4)
U39_4= NOT(STATO_REG_1__4)
U40_4= NOT(LINE2_4)
U41_4= NOT(LINE1_4)
U42_4= NOT(STATO_REG_0__4)
U43_4= NAND(STATO_REG_1__4, U42_4)
U44_4= NAND(U73_4, U72_4)
U45_4= NAND(U60_4, U59_4)
U46_4= NAND(U70_4, U69_4)
U47_4= NAND(LINE1_4, LINE2_4)
U48_4= NAND(STATO_REG_2__4, U43_4)
U49_4= NOT(U37_4)
U50_4= NAND(U49_4, U42_4)
U51_4= NOT(U47_4)
U52_4= NOT(U43_4)
U53_4= NAND(U47_4, U43_4)
U54_4= NAND(STATO_REG_2__4, U47_4)
U55_4= NAND(STATO_REG_0__4, U39_4, U47_4)
U56_4= NAND(U52_4, U54_4)
U57_4= NAND(U62_4, U61_4, STATO_REG_2__4)
U58_4= NOT(U48_4)
U59_4= NAND(U53_4, U38_4)
U60_4= NAND(U50_4, U39_4, STATO_REG_2__4)
U61_4= NAND(STATO_REG_1__4, U49_4)
U62_4= NAND(U37_4, U42_4)
U63_4= NAND(STATO_REG_0__4, U47_4)
U64_4= NAND(U51_4, U42_4)
U65_4= NAND(U64_4, U63_4, U39_4, U38_4)
U66_4= NAND(U43_4, U37_4, STATO_REG_2__4)
U67_4= NAND(U34_4, U47_4)
U68_4= NAND(U51_4, U52_4)
U69_4= NAND(LINE1_4, U40_4)
U70_4= NAND(LINE2_4, U41_4)
U71_4= NOT(U46_4)
U72_4= NAND(U58_4, U71_4)
U73_4= NAND(U46_4, U48_4)

OVERFLW_REG_6 = BUF(U34_5)
STATO_REG_2__6 = BUF(U45_5)
STATO_REG_1__6 = BUF(U36_5)
STATO_REG_0__6 = BUF(U35_5)
OUTP_REG_6 = BUF(U44_5)





U34_5= AND(STATO_REG_1__5, U38_5, STATO_REG_0__5)
U35_5= NAND(U68_5, U67_5, U66_5, U65_5)
U36_5= NAND(U57_5, U55_5, U56_5)
U37_5= OR(LINE2_5, LINE1_5)
U38_5= NOT(STATO_REG_2__5)
U39_5= NOT(STATO_REG_1__5)
U40_5= NOT(LINE2_5)
U41_5= NOT(LINE1_5)
U42_5= NOT(STATO_REG_0__5)
U43_5= NAND(STATO_REG_1__5, U42_5)
U44_5= NAND(U73_5, U72_5)
U45_5= NAND(U60_5, U59_5)
U46_5= NAND(U70_5, U69_5)
U47_5= NAND(LINE1_5, LINE2_5)
U48_5= NAND(STATO_REG_2__5, U43_5)
U49_5= NOT(U37_5)
U50_5= NAND(U49_5, U42_5)
U51_5= NOT(U47_5)
U52_5= NOT(U43_5)
U53_5= NAND(U47_5, U43_5)
U54_5= NAND(STATO_REG_2__5, U47_5)
U55_5= NAND(STATO_REG_0__5, U39_5, U47_5)
U56_5= NAND(U52_5, U54_5)
U57_5= NAND(U62_5, U61_5, STATO_REG_2__5)
U58_5= NOT(U48_5)
U59_5= NAND(U53_5, U38_5)
U60_5= NAND(U50_5, U39_5, STATO_REG_2__5)
U61_5= NAND(STATO_REG_1__5, U49_5)
U62_5= NAND(U37_5, U42_5)
U63_5= NAND(STATO_REG_0__5, U47_5)
U64_5= NAND(U51_5, U42_5)
U65_5= NAND(U64_5, U63_5, U39_5, U38_5)
U66_5= NAND(U43_5, U37_5, STATO_REG_2__5)
U67_5= NAND(U34_5, U47_5)
U68_5= NAND(U51_5, U52_5)
U69_5= NAND(LINE1_5, U40_5)
U70_5= NAND(LINE2_5, U41_5)
U71_5= NOT(U46_5)
U72_5= NAND(U58_5, U71_5)
U73_5= NAND(U46_5, U48_5)

OVERFLW_REG_7 = BUF(U34_6)
STATO_REG_2__7 = BUF(U45_6)
STATO_REG_1__7 = BUF(U36_6)
STATO_REG_0__7 = BUF(U35_6)
OUTP_REG_7 = BUF(U44_6)





U34_6= AND(STATO_REG_1__6, U38_6, STATO_REG_0__6)
U35_6= NAND(U68_6, U67_6, U66_6, U65_6)
U36_6= NAND(U57_6, U55_6, U56_6)
U37_6= OR(LINE2_6, LINE1_6)
U38_6= NOT(STATO_REG_2__6)
U39_6= NOT(STATO_REG_1__6)
U40_6= NOT(LINE2_6)
U41_6= NOT(LINE1_6)
U42_6= NOT(STATO_REG_0__6)
U43_6= NAND(STATO_REG_1__6, U42_6)
U44_6= NAND(U73_6, U72_6)
U45_6= NAND(U60_6, U59_6)
U46_6= NAND(U70_6, U69_6)
U47_6= NAND(LINE1_6, LINE2_6)
U48_6= NAND(STATO_REG_2__6, U43_6)
U49_6= NOT(U37_6)
U50_6= NAND(U49_6, U42_6)
U51_6= NOT(U47_6)
U52_6= NOT(U43_6)
U53_6= NAND(U47_6, U43_6)
U54_6= NAND(STATO_REG_2__6, U47_6)
U55_6= NAND(STATO_REG_0__6, U39_6, U47_6)
U56_6= NAND(U52_6, U54_6)
U57_6= NAND(U62_6, U61_6, STATO_REG_2__6)
U58_6= NOT(U48_6)
U59_6= NAND(U53_6, U38_6)
U60_6= NAND(U50_6, U39_6, STATO_REG_2__6)
U61_6= NAND(STATO_REG_1__6, U49_6)
U62_6= NAND(U37_6, U42_6)
U63_6= NAND(STATO_REG_0__6, U47_6)
U64_6= NAND(U51_6, U42_6)
U65_6= NAND(U64_6, U63_6, U39_6, U38_6)
U66_6= NAND(U43_6, U37_6, STATO_REG_2__6)
U67_6= NAND(U34_6, U47_6)
U68_6= NAND(U51_6, U52_6)
U69_6= NAND(LINE1_6, U40_6)
U70_6= NAND(LINE2_6, U41_6)
U71_6= NOT(U46_6)
U72_6= NAND(U58_6, U71_6)
U73_6= NAND(U46_6, U48_6)

OVERFLW_REG_8 = BUF(U34_7)
STATO_REG_2__8 = BUF(U45_7)
STATO_REG_1__8 = BUF(U36_7)
STATO_REG_0__8 = BUF(U35_7)
OUTP_REG_8 = BUF(U44_7)





U34_7= AND(STATO_REG_1__7, U38_7, STATO_REG_0__7)
U35_7= NAND(U68_7, U67_7, U66_7, U65_7)
U36_7= NAND(U57_7, U55_7, U56_7)
U37_7= OR(LINE2_7, LINE1_7)
U38_7= NOT(STATO_REG_2__7)
U39_7= NOT(STATO_REG_1__7)
U40_7= NOT(LINE2_7)
U41_7= NOT(LINE1_7)
U42_7= NOT(STATO_REG_0__7)
U43_7= NAND(STATO_REG_1__7, U42_7)
U44_7= NAND(U73_7, U72_7)
U45_7= NAND(U60_7, U59_7)
U46_7= NAND(U70_7, U69_7)
U47_7= NAND(LINE1_7, LINE2_7)
U48_7= NAND(STATO_REG_2__7, U43_7)
U49_7= NOT(U37_7)
U50_7= NAND(U49_7, U42_7)
U51_7= NOT(U47_7)
U52_7= NOT(U43_7)
U53_7= NAND(U47_7, U43_7)
U54_7= NAND(STATO_REG_2__7, U47_7)
U55_7= NAND(STATO_REG_0__7, U39_7, U47_7)
U56_7= NAND(U52_7, U54_7)
U57_7= NAND(U62_7, U61_7, STATO_REG_2__7)
U58_7= NOT(U48_7)
U59_7= NAND(U53_7, U38_7)
U60_7= NAND(U50_7, U39_7, STATO_REG_2__7)
U61_7= NAND(STATO_REG_1__7, U49_7)
U62_7= NAND(U37_7, U42_7)
U63_7= NAND(STATO_REG_0__7, U47_7)
U64_7= NAND(U51_7, U42_7)
U65_7= NAND(U64_7, U63_7, U39_7, U38_7)
U66_7= NAND(U43_7, U37_7, STATO_REG_2__7)
U67_7= NAND(U34_7, U47_7)
U68_7= NAND(U51_7, U52_7)
U69_7= NAND(LINE1_7, U40_7)
U70_7= NAND(LINE2_7, U41_7)
U71_7= NOT(U46_7)
U72_7= NAND(U58_7, U71_7)
U73_7= NAND(U46_7, U48_7)

OVERFLW_REG_9 = BUF(U34_8)
STATO_REG_2__9 = BUF(U45_8)
STATO_REG_1__9 = BUF(U36_8)
STATO_REG_0__9 = BUF(U35_8)
OUTP_REG_9 = BUF(U44_8)





U34_8= AND(STATO_REG_1__8, U38_8, STATO_REG_0__8)
U35_8= NAND(U68_8, U67_8, U66_8, U65_8)
U36_8= NAND(U57_8, U55_8, U56_8)
U37_8= OR(LINE2_8, LINE1_8)
U38_8= NOT(STATO_REG_2__8)
U39_8= NOT(STATO_REG_1__8)
U40_8= NOT(LINE2_8)
U41_8= NOT(LINE1_8)
U42_8= NOT(STATO_REG_0__8)
U43_8= NAND(STATO_REG_1__8, U42_8)
U44_8= NAND(U73_8, U72_8)
U45_8= NAND(U60_8, U59_8)
U46_8= NAND(U70_8, U69_8)
U47_8= NAND(LINE1_8, LINE2_8)
U48_8= NAND(STATO_REG_2__8, U43_8)
U49_8= NOT(U37_8)
U50_8= NAND(U49_8, U42_8)
U51_8= NOT(U47_8)
U52_8= NOT(U43_8)
U53_8= NAND(U47_8, U43_8)
U54_8= NAND(STATO_REG_2__8, U47_8)
U55_8= NAND(STATO_REG_0__8, U39_8, U47_8)
U56_8= NAND(U52_8, U54_8)
U57_8= NAND(U62_8, U61_8, STATO_REG_2__8)
U58_8= NOT(U48_8)
U59_8= NAND(U53_8, U38_8)
U60_8= NAND(U50_8, U39_8, STATO_REG_2__8)
U61_8= NAND(STATO_REG_1__8, U49_8)
U62_8= NAND(U37_8, U42_8)
U63_8= NAND(STATO_REG_0__8, U47_8)
U64_8= NAND(U51_8, U42_8)
U65_8= NAND(U64_8, U63_8, U39_8, U38_8)
U66_8= NAND(U43_8, U37_8, STATO_REG_2__8)
U67_8= NAND(U34_8, U47_8)
U68_8= NAND(U51_8, U52_8)
U69_8= NAND(LINE1_8, U40_8)
U70_8= NAND(LINE2_8, U41_8)
U71_8= NOT(U46_8)
U72_8= NAND(U58_8, U71_8)
U73_8= NAND(U46_8, U48_8)

OVERFLW_REG_10 = BUF(U34_9)
STATO_REG_2__10 = BUF(U45_9)
STATO_REG_1__10 = BUF(U36_9)
STATO_REG_0__10 = BUF(U35_9)
OUTP_REG_10 = BUF(U44_9)





U34_9= AND(STATO_REG_1__9, U38_9, STATO_REG_0__9)
U35_9= NAND(U68_9, U67_9, U66_9, U65_9)
U36_9= NAND(U57_9, U55_9, U56_9)
U37_9= OR(LINE2_9, LINE1_9)
U38_9= NOT(STATO_REG_2__9)
U39_9= NOT(STATO_REG_1__9)
U40_9= NOT(LINE2_9)
U41_9= NOT(LINE1_9)
U42_9= NOT(STATO_REG_0__9)
U43_9= NAND(STATO_REG_1__9, U42_9)
U44_9= NAND(U73_9, U72_9)
U45_9= NAND(U60_9, U59_9)
U46_9= NAND(U70_9, U69_9)
U47_9= NAND(LINE1_9, LINE2_9)
U48_9= NAND(STATO_REG_2__9, U43_9)
U49_9= NOT(U37_9)
U50_9= NAND(U49_9, U42_9)
U51_9= NOT(U47_9)
U52_9= NOT(U43_9)
U53_9= NAND(U47_9, U43_9)
U54_9= NAND(STATO_REG_2__9, U47_9)
U55_9= NAND(STATO_REG_0__9, U39_9, U47_9)
U56_9= NAND(U52_9, U54_9)
U57_9= NAND(U62_9, U61_9, STATO_REG_2__9)
U58_9= NOT(U48_9)
U59_9= NAND(U53_9, U38_9)
U60_9= NAND(U50_9, U39_9, STATO_REG_2__9)
U61_9= NAND(STATO_REG_1__9, U49_9)
U62_9= NAND(U37_9, U42_9)
U63_9= NAND(STATO_REG_0__9, U47_9)
U64_9= NAND(U51_9, U42_9)
U65_9= NAND(U64_9, U63_9, U39_9, U38_9)
U66_9= NAND(U43_9, U37_9, STATO_REG_2__9)
U67_9= NAND(U34_9, U47_9)
U68_9= NAND(U51_9, U52_9)
U69_9= NAND(LINE1_9, U40_9)
U70_9= NAND(LINE2_9, U41_9)
U71_9= NOT(U46_9)
U72_9= NAND(U58_9, U71_9)
U73_9= NAND(U46_9, U48_9)

OVERFLW_REG_11 = BUF(U34_10)
STATO_REG_2__11 = BUF(U45_10)
STATO_REG_1__11 = BUF(U36_10)
STATO_REG_0__11 = BUF(U35_10)
OUTP_REG_11 = BUF(U44_10)





U34_10= AND(STATO_REG_1__10, U38_10, STATO_REG_0__10)
U35_10= NAND(U68_10, U67_10, U66_10, U65_10)
U36_10= NAND(U57_10, U55_10, U56_10)
U37_10= OR(LINE2_10, LINE1_10)
U38_10= NOT(STATO_REG_2__10)
U39_10= NOT(STATO_REG_1__10)
U40_10= NOT(LINE2_10)
U41_10= NOT(LINE1_10)
U42_10= NOT(STATO_REG_0__10)
U43_10= NAND(STATO_REG_1__10, U42_10)
U44_10= NAND(U73_10, U72_10)
U45_10= NAND(U60_10, U59_10)
U46_10= NAND(U70_10, U69_10)
U47_10= NAND(LINE1_10, LINE2_10)
U48_10= NAND(STATO_REG_2__10, U43_10)
U49_10= NOT(U37_10)
U50_10= NAND(U49_10, U42_10)
U51_10= NOT(U47_10)
U52_10= NOT(U43_10)
U53_10= NAND(U47_10, U43_10)
U54_10= NAND(STATO_REG_2__10, U47_10)
U55_10= NAND(STATO_REG_0__10, U39_10, U47_10)
U56_10= NAND(U52_10, U54_10)
U57_10= NAND(U62_10, U61_10, STATO_REG_2__10)
U58_10= NOT(U48_10)
U59_10= NAND(U53_10, U38_10)
U60_10= NAND(U50_10, U39_10, STATO_REG_2__10)
U61_10= NAND(STATO_REG_1__10, U49_10)
U62_10= NAND(U37_10, U42_10)
U63_10= NAND(STATO_REG_0__10, U47_10)
U64_10= NAND(U51_10, U42_10)
U65_10= NAND(U64_10, U63_10, U39_10, U38_10)
U66_10= NAND(U43_10, U37_10, STATO_REG_2__10)
U67_10= NAND(U34_10, U47_10)
U68_10= NAND(U51_10, U52_10)
U69_10= NAND(LINE1_10, U40_10)
U70_10= NAND(LINE2_10, U41_10)
U71_10= NOT(U46_10)
U72_10= NAND(U58_10, U71_10)
U73_10= NAND(U46_10, U48_10)

OVERFLW_REG_12 = BUF(U34_11)
STATO_REG_2__12 = BUF(U45_11)
STATO_REG_1__12 = BUF(U36_11)
STATO_REG_0__12 = BUF(U35_11)
OUTP_REG_12 = BUF(U44_11)





U34_11= AND(STATO_REG_1__11, U38_11, STATO_REG_0__11)
U35_11= NAND(U68_11, U67_11, U66_11, U65_11)
U36_11= NAND(U57_11, U55_11, U56_11)
U37_11= OR(LINE2_11, LINE1_11)
U38_11= NOT(STATO_REG_2__11)
U39_11= NOT(STATO_REG_1__11)
U40_11= NOT(LINE2_11)
U41_11= NOT(LINE1_11)
U42_11= NOT(STATO_REG_0__11)
U43_11= NAND(STATO_REG_1__11, U42_11)
U44_11= NAND(U73_11, U72_11)
U45_11= NAND(U60_11, U59_11)
U46_11= NAND(U70_11, U69_11)
U47_11= NAND(LINE1_11, LINE2_11)
U48_11= NAND(STATO_REG_2__11, U43_11)
U49_11= NOT(U37_11)
U50_11= NAND(U49_11, U42_11)
U51_11= NOT(U47_11)
U52_11= NOT(U43_11)
U53_11= NAND(U47_11, U43_11)
U54_11= NAND(STATO_REG_2__11, U47_11)
U55_11= NAND(STATO_REG_0__11, U39_11, U47_11)
U56_11= NAND(U52_11, U54_11)
U57_11= NAND(U62_11, U61_11, STATO_REG_2__11)
U58_11= NOT(U48_11)
U59_11= NAND(U53_11, U38_11)
U60_11= NAND(U50_11, U39_11, STATO_REG_2__11)
U61_11= NAND(STATO_REG_1__11, U49_11)
U62_11= NAND(U37_11, U42_11)
U63_11= NAND(STATO_REG_0__11, U47_11)
U64_11= NAND(U51_11, U42_11)
U65_11= NAND(U64_11, U63_11, U39_11, U38_11)
U66_11= NAND(U43_11, U37_11, STATO_REG_2__11)
U67_11= NAND(U34_11, U47_11)
U68_11= NAND(U51_11, U52_11)
U69_11= NAND(LINE1_11, U40_11)
U70_11= NAND(LINE2_11, U41_11)
U71_11= NOT(U46_11)
U72_11= NAND(U58_11, U71_11)
U73_11= NAND(U46_11, U48_11)

OVERFLW_REG_13 = BUF(U34_12)
STATO_REG_2__13 = BUF(U45_12)
STATO_REG_1__13 = BUF(U36_12)
STATO_REG_0__13 = BUF(U35_12)
OUTP_REG_13 = BUF(U44_12)





U34_12= AND(STATO_REG_1__12, U38_12, STATO_REG_0__12)
U35_12= NAND(U68_12, U67_12, U66_12, U65_12)
U36_12= NAND(U57_12, U55_12, U56_12)
U37_12= OR(LINE2_12, LINE1_12)
U38_12= NOT(STATO_REG_2__12)
U39_12= NOT(STATO_REG_1__12)
U40_12= NOT(LINE2_12)
U41_12= NOT(LINE1_12)
U42_12= NOT(STATO_REG_0__12)
U43_12= NAND(STATO_REG_1__12, U42_12)
U44_12= NAND(U73_12, U72_12)
U45_12= NAND(U60_12, U59_12)
U46_12= NAND(U70_12, U69_12)
U47_12= NAND(LINE1_12, LINE2_12)
U48_12= NAND(STATO_REG_2__12, U43_12)
U49_12= NOT(U37_12)
U50_12= NAND(U49_12, U42_12)
U51_12= NOT(U47_12)
U52_12= NOT(U43_12)
U53_12= NAND(U47_12, U43_12)
U54_12= NAND(STATO_REG_2__12, U47_12)
U55_12= NAND(STATO_REG_0__12, U39_12, U47_12)
U56_12= NAND(U52_12, U54_12)
U57_12= NAND(U62_12, U61_12, STATO_REG_2__12)
U58_12= NOT(U48_12)
U59_12= NAND(U53_12, U38_12)
U60_12= NAND(U50_12, U39_12, STATO_REG_2__12)
U61_12= NAND(STATO_REG_1__12, U49_12)
U62_12= NAND(U37_12, U42_12)
U63_12= NAND(STATO_REG_0__12, U47_12)
U64_12= NAND(U51_12, U42_12)
U65_12= NAND(U64_12, U63_12, U39_12, U38_12)
U66_12= NAND(U43_12, U37_12, STATO_REG_2__12)
U67_12= NAND(U34_12, U47_12)
U68_12= NAND(U51_12, U52_12)
U69_12= NAND(LINE1_12, U40_12)
U70_12= NAND(LINE2_12, U41_12)
U71_12= NOT(U46_12)
U72_12= NAND(U58_12, U71_12)
U73_12= NAND(U46_12, U48_12)

OVERFLW_REG_14 = BUF(U34_13)
STATO_REG_2__14 = BUF(U45_13)
STATO_REG_1__14 = BUF(U36_13)
STATO_REG_0__14 = BUF(U35_13)
OUTP_REG_14 = BUF(U44_13)





U34_13= AND(STATO_REG_1__13, U38_13, STATO_REG_0__13)
U35_13= NAND(U68_13, U67_13, U66_13, U65_13)
U36_13= NAND(U57_13, U55_13, U56_13)
U37_13= OR(LINE2_13, LINE1_13)
U38_13= NOT(STATO_REG_2__13)
U39_13= NOT(STATO_REG_1__13)
U40_13= NOT(LINE2_13)
U41_13= NOT(LINE1_13)
U42_13= NOT(STATO_REG_0__13)
U43_13= NAND(STATO_REG_1__13, U42_13)
U44_13= NAND(U73_13, U72_13)
U45_13= NAND(U60_13, U59_13)
U46_13= NAND(U70_13, U69_13)
U47_13= NAND(LINE1_13, LINE2_13)
U48_13= NAND(STATO_REG_2__13, U43_13)
U49_13= NOT(U37_13)
U50_13= NAND(U49_13, U42_13)
U51_13= NOT(U47_13)
U52_13= NOT(U43_13)
U53_13= NAND(U47_13, U43_13)
U54_13= NAND(STATO_REG_2__13, U47_13)
U55_13= NAND(STATO_REG_0__13, U39_13, U47_13)
U56_13= NAND(U52_13, U54_13)
U57_13= NAND(U62_13, U61_13, STATO_REG_2__13)
U58_13= NOT(U48_13)
U59_13= NAND(U53_13, U38_13)
U60_13= NAND(U50_13, U39_13, STATO_REG_2__13)
U61_13= NAND(STATO_REG_1__13, U49_13)
U62_13= NAND(U37_13, U42_13)
U63_13= NAND(STATO_REG_0__13, U47_13)
U64_13= NAND(U51_13, U42_13)
U65_13= NAND(U64_13, U63_13, U39_13, U38_13)
U66_13= NAND(U43_13, U37_13, STATO_REG_2__13)
U67_13= NAND(U34_13, U47_13)
U68_13= NAND(U51_13, U52_13)
U69_13= NAND(LINE1_13, U40_13)
U70_13= NAND(LINE2_13, U41_13)
U71_13= NOT(U46_13)
U72_13= NAND(U58_13, U71_13)
U73_13= NAND(U46_13, U48_13)

OVERFLW_REG_15 = BUF(U34_14)
STATO_REG_2__15 = BUF(U45_14)
STATO_REG_1__15 = BUF(U36_14)
STATO_REG_0__15 = BUF(U35_14)
OUTP_REG_15 = BUF(U44_14)





U34_14= AND(STATO_REG_1__14, U38_14, STATO_REG_0__14)
U35_14= NAND(U68_14, U67_14, U66_14, U65_14)
U36_14= NAND(U57_14, U55_14, U56_14)
U37_14= OR(LINE2_14, LINE1_14)
U38_14= NOT(STATO_REG_2__14)
U39_14= NOT(STATO_REG_1__14)
U40_14= NOT(LINE2_14)
U41_14= NOT(LINE1_14)
U42_14= NOT(STATO_REG_0__14)
U43_14= NAND(STATO_REG_1__14, U42_14)
U44_14= NAND(U73_14, U72_14)
U45_14= NAND(U60_14, U59_14)
U46_14= NAND(U70_14, U69_14)
U47_14= NAND(LINE1_14, LINE2_14)
U48_14= NAND(STATO_REG_2__14, U43_14)
U49_14= NOT(U37_14)
U50_14= NAND(U49_14, U42_14)
U51_14= NOT(U47_14)
U52_14= NOT(U43_14)
U53_14= NAND(U47_14, U43_14)
U54_14= NAND(STATO_REG_2__14, U47_14)
U55_14= NAND(STATO_REG_0__14, U39_14, U47_14)
U56_14= NAND(U52_14, U54_14)
U57_14= NAND(U62_14, U61_14, STATO_REG_2__14)
U58_14= NOT(U48_14)
U59_14= NAND(U53_14, U38_14)
U60_14= NAND(U50_14, U39_14, STATO_REG_2__14)
U61_14= NAND(STATO_REG_1__14, U49_14)
U62_14= NAND(U37_14, U42_14)
U63_14= NAND(STATO_REG_0__14, U47_14)
U64_14= NAND(U51_14, U42_14)
U65_14= NAND(U64_14, U63_14, U39_14, U38_14)
U66_14= NAND(U43_14, U37_14, STATO_REG_2__14)
U67_14= NAND(U34_14, U47_14)
U68_14= NAND(U51_14, U52_14)
U69_14= NAND(LINE1_14, U40_14)
U70_14= NAND(LINE2_14, U41_14)
U71_14= NOT(U46_14)
U72_14= NAND(U58_14, U71_14)
U73_14= NAND(U46_14, U48_14)

OVERFLW_REG_16 = BUF(U34_15)
STATO_REG_2__16 = BUF(U45_15)
STATO_REG_1__16 = BUF(U36_15)
STATO_REG_0__16 = BUF(U35_15)
OUTP_REG_16 = BUF(U44_15)





U34_15= AND(STATO_REG_1__15, U38_15, STATO_REG_0__15)
U35_15= NAND(U68_15, U67_15, U66_15, U65_15)
U36_15= NAND(U57_15, U55_15, U56_15)
U37_15= OR(LINE2_15, LINE1_15)
U38_15= NOT(STATO_REG_2__15)
U39_15= NOT(STATO_REG_1__15)
U40_15= NOT(LINE2_15)
U41_15= NOT(LINE1_15)
U42_15= NOT(STATO_REG_0__15)
U43_15= NAND(STATO_REG_1__15, U42_15)
U44_15= NAND(U73_15, U72_15)
U45_15= NAND(U60_15, U59_15)
U46_15= NAND(U70_15, U69_15)
U47_15= NAND(LINE1_15, LINE2_15)
U48_15= NAND(STATO_REG_2__15, U43_15)
U49_15= NOT(U37_15)
U50_15= NAND(U49_15, U42_15)
U51_15= NOT(U47_15)
U52_15= NOT(U43_15)
U53_15= NAND(U47_15, U43_15)
U54_15= NAND(STATO_REG_2__15, U47_15)
U55_15= NAND(STATO_REG_0__15, U39_15, U47_15)
U56_15= NAND(U52_15, U54_15)
U57_15= NAND(U62_15, U61_15, STATO_REG_2__15)
U58_15= NOT(U48_15)
U59_15= NAND(U53_15, U38_15)
U60_15= NAND(U50_15, U39_15, STATO_REG_2__15)
U61_15= NAND(STATO_REG_1__15, U49_15)
U62_15= NAND(U37_15, U42_15)
U63_15= NAND(STATO_REG_0__15, U47_15)
U64_15= NAND(U51_15, U42_15)
U65_15= NAND(U64_15, U63_15, U39_15, U38_15)
U66_15= NAND(U43_15, U37_15, STATO_REG_2__15)
U67_15= NAND(U34_15, U47_15)
U68_15= NAND(U51_15, U52_15)
U69_15= NAND(LINE1_15, U40_15)
U70_15= NAND(LINE2_15, U41_15)
U71_15= NOT(U46_15)
U72_15= NAND(U58_15, U71_15)
U73_15= NAND(U46_15, U48_15)

OVERFLW_REG_17 = BUF(U34_16)
STATO_REG_2__17 = BUF(U45_16)
STATO_REG_1__17 = BUF(U36_16)
STATO_REG_0__17 = BUF(U35_16)
OUTP_REG_17 = BUF(U44_16)





U34_16= AND(STATO_REG_1__16, U38_16, STATO_REG_0__16)
U35_16= NAND(U68_16, U67_16, U66_16, U65_16)
U36_16= NAND(U57_16, U55_16, U56_16)
U37_16= OR(LINE2_16, LINE1_16)
U38_16= NOT(STATO_REG_2__16)
U39_16= NOT(STATO_REG_1__16)
U40_16= NOT(LINE2_16)
U41_16= NOT(LINE1_16)
U42_16= NOT(STATO_REG_0__16)
U43_16= NAND(STATO_REG_1__16, U42_16)
U44_16= NAND(U73_16, U72_16)
U45_16= NAND(U60_16, U59_16)
U46_16= NAND(U70_16, U69_16)
U47_16= NAND(LINE1_16, LINE2_16)
U48_16= NAND(STATO_REG_2__16, U43_16)
U49_16= NOT(U37_16)
U50_16= NAND(U49_16, U42_16)
U51_16= NOT(U47_16)
U52_16= NOT(U43_16)
U53_16= NAND(U47_16, U43_16)
U54_16= NAND(STATO_REG_2__16, U47_16)
U55_16= NAND(STATO_REG_0__16, U39_16, U47_16)
U56_16= NAND(U52_16, U54_16)
U57_16= NAND(U62_16, U61_16, STATO_REG_2__16)
U58_16= NOT(U48_16)
U59_16= NAND(U53_16, U38_16)
U60_16= NAND(U50_16, U39_16, STATO_REG_2__16)
U61_16= NAND(STATO_REG_1__16, U49_16)
U62_16= NAND(U37_16, U42_16)
U63_16= NAND(STATO_REG_0__16, U47_16)
U64_16= NAND(U51_16, U42_16)
U65_16= NAND(U64_16, U63_16, U39_16, U38_16)
U66_16= NAND(U43_16, U37_16, STATO_REG_2__16)
U67_16= NAND(U34_16, U47_16)
U68_16= NAND(U51_16, U52_16)
U69_16= NAND(LINE1_16, U40_16)
U70_16= NAND(LINE2_16, U41_16)
U71_16= NOT(U46_16)
U72_16= NAND(U58_16, U71_16)
U73_16= NAND(U46_16, U48_16)

OVERFLW_REG_18 = BUF(U34_17)
STATO_REG_2__18 = BUF(U45_17)
STATO_REG_1__18 = BUF(U36_17)
STATO_REG_0__18 = BUF(U35_17)
OUTP_REG_18 = BUF(U44_17)





U34_17= AND(STATO_REG_1__17, U38_17, STATO_REG_0__17)
U35_17= NAND(U68_17, U67_17, U66_17, U65_17)
U36_17= NAND(U57_17, U55_17, U56_17)
U37_17= OR(LINE2_17, LINE1_17)
U38_17= NOT(STATO_REG_2__17)
U39_17= NOT(STATO_REG_1__17)
U40_17= NOT(LINE2_17)
U41_17= NOT(LINE1_17)
U42_17= NOT(STATO_REG_0__17)
U43_17= NAND(STATO_REG_1__17, U42_17)
U44_17= NAND(U73_17, U72_17)
U45_17= NAND(U60_17, U59_17)
U46_17= NAND(U70_17, U69_17)
U47_17= NAND(LINE1_17, LINE2_17)
U48_17= NAND(STATO_REG_2__17, U43_17)
U49_17= NOT(U37_17)
U50_17= NAND(U49_17, U42_17)
U51_17= NOT(U47_17)
U52_17= NOT(U43_17)
U53_17= NAND(U47_17, U43_17)
U54_17= NAND(STATO_REG_2__17, U47_17)
U55_17= NAND(STATO_REG_0__17, U39_17, U47_17)
U56_17= NAND(U52_17, U54_17)
U57_17= NAND(U62_17, U61_17, STATO_REG_2__17)
U58_17= NOT(U48_17)
U59_17= NAND(U53_17, U38_17)
U60_17= NAND(U50_17, U39_17, STATO_REG_2__17)
U61_17= NAND(STATO_REG_1__17, U49_17)
U62_17= NAND(U37_17, U42_17)
U63_17= NAND(STATO_REG_0__17, U47_17)
U64_17= NAND(U51_17, U42_17)
U65_17= NAND(U64_17, U63_17, U39_17, U38_17)
U66_17= NAND(U43_17, U37_17, STATO_REG_2__17)
U67_17= NAND(U34_17, U47_17)
U68_17= NAND(U51_17, U52_17)
U69_17= NAND(LINE1_17, U40_17)
U70_17= NAND(LINE2_17, U41_17)
U71_17= NOT(U46_17)
U72_17= NAND(U58_17, U71_17)
U73_17= NAND(U46_17, U48_17)

OVERFLW_REG_19 = BUF(U34_18)
STATO_REG_2__19 = BUF(U45_18)
STATO_REG_1__19 = BUF(U36_18)
STATO_REG_0__19 = BUF(U35_18)
OUTP_REG_19 = BUF(U44_18)





U34_18= AND(STATO_REG_1__18, U38_18, STATO_REG_0__18)
U35_18= NAND(U68_18, U67_18, U66_18, U65_18)
U36_18= NAND(U57_18, U55_18, U56_18)
U37_18= OR(LINE2_18, LINE1_18)
U38_18= NOT(STATO_REG_2__18)
U39_18= NOT(STATO_REG_1__18)
U40_18= NOT(LINE2_18)
U41_18= NOT(LINE1_18)
U42_18= NOT(STATO_REG_0__18)
U43_18= NAND(STATO_REG_1__18, U42_18)
U44_18= NAND(U73_18, U72_18)
U45_18= NAND(U60_18, U59_18)
U46_18= NAND(U70_18, U69_18)
U47_18= NAND(LINE1_18, LINE2_18)
U48_18= NAND(STATO_REG_2__18, U43_18)
U49_18= NOT(U37_18)
U50_18= NAND(U49_18, U42_18)
U51_18= NOT(U47_18)
U52_18= NOT(U43_18)
U53_18= NAND(U47_18, U43_18)
U54_18= NAND(STATO_REG_2__18, U47_18)
U55_18= NAND(STATO_REG_0__18, U39_18, U47_18)
U56_18= NAND(U52_18, U54_18)
U57_18= NAND(U62_18, U61_18, STATO_REG_2__18)
U58_18= NOT(U48_18)
U59_18= NAND(U53_18, U38_18)
U60_18= NAND(U50_18, U39_18, STATO_REG_2__18)
U61_18= NAND(STATO_REG_1__18, U49_18)
U62_18= NAND(U37_18, U42_18)
U63_18= NAND(STATO_REG_0__18, U47_18)
U64_18= NAND(U51_18, U42_18)
U65_18= NAND(U64_18, U63_18, U39_18, U38_18)
U66_18= NAND(U43_18, U37_18, STATO_REG_2__18)
U67_18= NAND(U34_18, U47_18)
U68_18= NAND(U51_18, U52_18)
U69_18= NAND(LINE1_18, U40_18)
U70_18= NAND(LINE2_18, U41_18)
U71_18= NOT(U46_18)
U72_18= NAND(U58_18, U71_18)
U73_18= NAND(U46_18, U48_18)

OVERFLW_REG_20 = BUF(U34_19)
STATO_REG_2__20 = BUF(U45_19)
STATO_REG_1__20 = BUF(U36_19)
STATO_REG_0__20 = BUF(U35_19)
OUTP_REG_20 = BUF(U44_19)





U34_19= AND(STATO_REG_1__19, U38_19, STATO_REG_0__19)
U35_19= NAND(U68_19, U67_19, U66_19, U65_19)
U36_19= NAND(U57_19, U55_19, U56_19)
U37_19= OR(LINE2_19, LINE1_19)
U38_19= NOT(STATO_REG_2__19)
U39_19= NOT(STATO_REG_1__19)
U40_19= NOT(LINE2_19)
U41_19= NOT(LINE1_19)
U42_19= NOT(STATO_REG_0__19)
U43_19= NAND(STATO_REG_1__19, U42_19)
U44_19= NAND(U73_19, U72_19)
U45_19= NAND(U60_19, U59_19)
U46_19= NAND(U70_19, U69_19)
U47_19= NAND(LINE1_19, LINE2_19)
U48_19= NAND(STATO_REG_2__19, U43_19)
U49_19= NOT(U37_19)
U50_19= NAND(U49_19, U42_19)
U51_19= NOT(U47_19)
U52_19= NOT(U43_19)
U53_19= NAND(U47_19, U43_19)
U54_19= NAND(STATO_REG_2__19, U47_19)
U55_19= NAND(STATO_REG_0__19, U39_19, U47_19)
U56_19= NAND(U52_19, U54_19)
U57_19= NAND(U62_19, U61_19, STATO_REG_2__19)
U58_19= NOT(U48_19)
U59_19= NAND(U53_19, U38_19)
U60_19= NAND(U50_19, U39_19, STATO_REG_2__19)
U61_19= NAND(STATO_REG_1__19, U49_19)
U62_19= NAND(U37_19, U42_19)
U63_19= NAND(STATO_REG_0__19, U47_19)
U64_19= NAND(U51_19, U42_19)
U65_19= NAND(U64_19, U63_19, U39_19, U38_19)
U66_19= NAND(U43_19, U37_19, STATO_REG_2__19)
U67_19= NAND(U34_19, U47_19)
U68_19= NAND(U51_19, U52_19)
U69_19= NAND(LINE1_19, U40_19)
U70_19= NAND(LINE2_19, U41_19)
U71_19= NOT(U46_19)
U72_19= NAND(U58_19, U71_19)
U73_19= NAND(U46_19, U48_19)

OVERFLW_REG_21 = BUF(U34_20)
STATO_REG_2__21 = BUF(U45_20)
STATO_REG_1__21 = BUF(U36_20)
STATO_REG_0__21 = BUF(U35_20)
OUTP_REG_21 = BUF(U44_20)





U34_20= AND(STATO_REG_1__20, U38_20, STATO_REG_0__20)
U35_20= NAND(U68_20, U67_20, U66_20, U65_20)
U36_20= NAND(U57_20, U55_20, U56_20)
U37_20= OR(LINE2_20, LINE1_20)
U38_20= NOT(STATO_REG_2__20)
U39_20= NOT(STATO_REG_1__20)
U40_20= NOT(LINE2_20)
U41_20= NOT(LINE1_20)
U42_20= NOT(STATO_REG_0__20)
U43_20= NAND(STATO_REG_1__20, U42_20)
U44_20= NAND(U73_20, U72_20)
U45_20= NAND(U60_20, U59_20)
U46_20= NAND(U70_20, U69_20)
U47_20= NAND(LINE1_20, LINE2_20)
U48_20= NAND(STATO_REG_2__20, U43_20)
U49_20= NOT(U37_20)
U50_20= NAND(U49_20, U42_20)
U51_20= NOT(U47_20)
U52_20= NOT(U43_20)
U53_20= NAND(U47_20, U43_20)
U54_20= NAND(STATO_REG_2__20, U47_20)
U55_20= NAND(STATO_REG_0__20, U39_20, U47_20)
U56_20= NAND(U52_20, U54_20)
U57_20= NAND(U62_20, U61_20, STATO_REG_2__20)
U58_20= NOT(U48_20)
U59_20= NAND(U53_20, U38_20)
U60_20= NAND(U50_20, U39_20, STATO_REG_2__20)
U61_20= NAND(STATO_REG_1__20, U49_20)
U62_20= NAND(U37_20, U42_20)
U63_20= NAND(STATO_REG_0__20, U47_20)
U64_20= NAND(U51_20, U42_20)
U65_20= NAND(U64_20, U63_20, U39_20, U38_20)
U66_20= NAND(U43_20, U37_20, STATO_REG_2__20)
U67_20= NAND(U34_20, U47_20)
U68_20= NAND(U51_20, U52_20)
U69_20= NAND(LINE1_20, U40_20)
U70_20= NAND(LINE2_20, U41_20)
U71_20= NOT(U46_20)
U72_20= NAND(U58_20, U71_20)
U73_20= NAND(U46_20, U48_20)


#Input encryption logic for OVERFLW_REG
OVERFLW_REG_1enc = XOR(OVERFLW_REG_1, keyinput0)

#Output encryption logic for U34
U34_20$enc_0 = XOR(U34_20, keyinput0)
U34_20$enc_1 = XOR(U34_20$enc_0, keyinput1)
U34_20$enc_2 = XOR(U34_20$enc_1, keyinput2)
U34_20$enc_3 = XOR(U34_20$enc_2, keyinput3)
U34_20$enc = XOR(U34_20$enc_3, keyinput4)


#Input encryption logic for STATO_REG_2_
STATO_REG_2__1enc_0 = XOR(STATO_REG_2__1, keyinput0)
STATO_REG_2__1enc = XOR(STATO_REG_2__1enc_0, keyinput1)

#Output encryption logic for U45
U45_20$enc_0 = XOR(U45_20, keyinput1)
U45_20$enc_1 = XOR(U45_20$enc_0, keyinput2)
U45_20$enc_2 = XOR(U45_20$enc_1, keyinput3)
U45_20$enc = XOR(U45_20$enc_2, keyinput4)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_1, keyinput2)

#Output encryption logic for U36
U36_20$enc_0 = XOR(U36_20, keyinput2)
U36_20$enc_1 = XOR(U36_20$enc_0, keyinput3)
U36_20$enc = XOR(U36_20$enc_1, keyinput4)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_2, keyinput3)

#Output encryption logic for U35
U35_20$enc_0 = XOR(U35_20, keyinput3)
U35_20$enc = XOR(U35_20$enc_0, keyinput4)


#Input encryption logic for OUTP_REG
OUTP_REG_1enc_0 = XOR(OUTP_REG_1, keyinput0)
OUTP_REG_1enc_1 = XOR(OUTP_REG_1enc_0, keyinput1)
OUTP_REG_1enc_2 = XOR(OUTP_REG_1enc_1, keyinput2)
OUTP_REG_1enc_3 = XOR(OUTP_REG_1enc_2, keyinput3)
OUTP_REG_1enc = XOR(OUTP_REG_1enc_3, keyinput4)

#Output encryption logic for U44
U44_20$enc = XOR(U44_20, keyinput4)

