; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 2
4 const 3 00
5 state 3 b0
6 init 3 5 4
7 neq 1 5 4
8 state 3 b1
9 init 3 8 4
10 eq 1 8 4
11 or 1 7 10
12 neq 1 5 4
13 eq 1 8 4
14 or 1 12 13
15 and 1 11 14
16 neq 1 5 4
17 eq 1 8 4
18 or 1 16 17
19 and 1 15 18
20 neq 1 5 4
21 eq 1 8 4
22 or 1 20 21
23 and 1 19 22
24 neq 1 8 4
25 state 3 b2
26 init 3 25 4
27 eq 1 25 4
28 or 1 24 27
29 and 1 23 28
30 neq 1 8 4
31 eq 1 25 4
32 or 1 30 31
33 and 1 29 32
34 neq 1 8 4
35 eq 1 25 4
36 or 1 34 35
37 and 1 33 36
38 neq 1 8 4
39 eq 1 25 4
40 or 1 38 39
41 and 1 37 40
42 neq 1 25 4
43 state 3 b3
44 init 3 43 4
45 eq 1 43 4
46 or 1 42 45
47 and 1 41 46
48 neq 1 25 4
49 eq 1 43 4
50 or 1 48 49
51 and 1 47 50
52 neq 1 25 4
53 eq 1 43 4
54 or 1 52 53
55 and 1 51 54
56 neq 1 25 4
57 eq 1 43 4
58 or 1 56 57
59 and 1 55 58
60 neq 1 43 4
61 eq 1 5 4
62 or 1 60 61
63 and 1 59 62
64 neq 1 43 4
65 eq 1 5 4
66 or 1 64 65
67 and 1 63 66
68 neq 1 43 4
69 eq 1 5 4
70 or 1 68 69
71 and 1 67 70
72 neq 1 43 4
73 eq 1 5 4
74 or 1 72 73
75 and 1 71 74
76 not 1 75
77 output 76 prop_neg
78 const 1 1
79 not 1 75
80 and 1 78 79
81 bad 80
82 uext 1 75 0 prop
83 next 3 5 8
84 next 3 8 25
85 next 3 25 43
86 next 3 43 8
; end of yosys output
