Page 0 - Control Register
	Port Traffic Control Register (ports 0-3)(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:5          G_MISTP_STATE                  0x0                  0x1	CPU writes the current computed states of its Spanning Tree Algorithm for this port. 3b'b000: No Spanning Tree (default by HW_FWDG_EN). 3b'b001: Disable State (default by ~HW_FWDG_EN). 3b'b010: Blocking State. 3b'b011: Listening State. 3b'b100: Learning State. 3b'b101: Forwarding State. 3b'b110 - 3b'b111: Reserved Programmed from the HW_FWDG_EN Strap Option. Can be overwritten subsequently. 
		  4:2               RESERVED                  0x0                  0x0	Reserved 
		    1                 TX_DIS                  0x0                  0x0	Disables the transmit function of the port at the MAC level. 
		    0                 RX_DIS                  0x0                  0x0	Disables the receive function of the port at the MAC level. 
	IMP Port Traffic Control Register(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:5               RESERVED                  0x0                  0x0	Reserved 
		    4             RX_UCST_EN                  0x0                  0x0	Receive Unicast Enable. Allow unicast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port, and the frame was flooded due to no matching address table entry. When cleared, unicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. 
		    3             RX_MCST_EN                  0x0                  0x0	Receive Multicast Enable. Allow multicast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port, and the frame was flooded due to no matching address table entry. When cleared, multicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. 
		    2             RX_BCST_EN                  0x0                  0x0	Receive Broadcast Enable. Allow broadcast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port. When cleared, multicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. 
		    1                 TX_DIS                  0x0                  0x0	Reserved 
		    0                 RX_DIS                  0x0                  0x0	Reserved 
	Switch Mode Register(1)	value = 0x6
		 Bits                   Name                Value              Default	Description
		  7:5               RESERVED                  0x0                  0x0	Reserved 
		    4                NOBLKCD                  0x0                  0x0	Reserved 
		    3     FAST_TXDESC_RERURN                  0x0                  0x0	Reserved 
		    2           RTRY_LMT_DIS                  0x1                  0x1	Reserved 
		    1             SW_FWDG_EN                  0x1                  0x0	Software Forwarding Enable SW_FWDG_EN = 1: Frame forwarding is enabled. SW_FWDG_EN = 0: Frame forwarding is disabled. Read from HW_FWDG_EN pin on power-on. Can be overwritten subsequently. For managed switch implementations (5388 mode), the switch should be configured to disable forwarding on power-on, to allow the processor to configure the internal address table and other parameters, before frame forwarding is enabled. 
		    0           SW_FWDG_MODE                  0x0                  0x1	Software Forwarding Mode. Strapped from the inverse of the HW_FWDG_EN pin at power-on. Can be overwritten subsequently. 0 = Unmanaged Mode. 1 = Managed Mode The ARL treats Reserved Multicast addresses differently dependent on this selection. See Table 3 for a precise definition. 
	IMP Port State Override Register(1)	value = 0xA
		 Bits                   Name                Value              Default	Description
		    7              MII_SW_OR                  0x0                  0x0	MII Software Override 0: Use MII hardware pin status 1: Use contents of this register 
		    6             RESERVED_1                  0x0                  0x0	Reserved 
		    5            TXFLOW_CNTL                  0x0                  0x0	Link Partner Flow Control Capability 0: Not PAUSE capable 1: PAUSE capable 
		    4            RXFLOW_CNTL                  0x0                  0x0	Link Partner Flow Control Capability 0: Not PAUSE capable 1: PAUSE capable 
		  3:2                  SPEED                  0x2                  0x2	Speed 00: 10 Mb/s 01: 100 Mb/s 10: 1000 Mb/s (or 2500 Mb/s) 11: Reserved 
		    1             DUPLX_MODE                  0x1                  0x1	Software Duplex Mode Setting 0: Half Duplex 1: Full Duplex 
		    0               LINK_STS                  0x0                  0x0	Link Status 0: Link fail 1: Link pass 
	LED Refresh Register(1)	value = 0x83
		 Bits                   Name                Value              Default	Description
		    7                 LED_EN                  0x1                  0x1	Enable LED. 
		    6          LED_POST_EXEC                  0x0                  0x0	Write 1 to re-start POST. 
		    5           LED_PSCAN_EN                  0x0                  0x0	Write 1 to active port scan during POST. 
		    4         LED_POST_CD_EN                  0x0                  0x0	Write 1 to active cable diag after POST. 
		    3         LED_NORM_CD_EN                  0x0                  0x0	Write 1 to active cable diag in normal mode. 
		  2:0           LED_RFS_STOP                  0x3                  0x3	LED reflsh control register. reflsh time = (N+1)*10ns 000: no reflsh; 001: 20 ms/25 Hz; 010: 30 ms/16 Hz; 011: 40 ms/12 Hz; 100: 50 ms/10 Hz; 101: 60 ms/8 Hz; 110: 70 ms/7 Hz; 111: 80 ms/6 Hz. 
	LED Function 0 Control Register(2)	value = 0x204
		 Bits                   Name                Value              Default	Description
		 15:0              LED_FUNC0               0x0204               0x0220	Bit 15:PHYLED3 Bit 14:AVB link Bit 13:1G/ACT Bit 12:10/100M/ACT (blink in auto_mode) Bit 11:100M/ACT Bit 10:10M/ACT Bit 9:SPD1G Bit 8:SPD100M Bit 7:SPD10M Bit 6:DPX/COL Bit 5:LNK/ACT Bit 4:COL Bit 3:ACT Bit 2:DPX Bit 1:LNK Bit 0:PHYLED4 
	LED Function 1 Control Register(2)	value = 0x324
		 Bits                   Name                Value              Default	Description
		 15:0              LED_FUNC1               0x0324               0x0324	Bit 15:PHYLED3 Bit 14:AVB link Bit 13:1G/ACT Bit 12:10/100M/ACT (blink in auto_mode) Bit 11:100M/ACT Bit 10:10M/ACT Bit 9:SPD1G Bit 8:SPD100M Bit 7:SPD10M Bit 6:DPX/COL Bit 5:LNK/ACT Bit 4:COL Bit 3:ACT Bit 2:DPX Bit 1:LNK Bit 0:PHYLED4 
	LED Function Map Register(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0           LED_FUNC_MAP                0x1FF                0x1FF	Per port select function bit. 1: select function 1, 0: select function 0. 
	LED Enable Port Map Register(2)	value = 0x1F
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0             LED_EN_MAP                0x01F                0x01F	Per port enable function bit, 1: Enable LED function 0: Disable LED function bit[8]: port8. bit[7:6] reserved. bit[5:0]: port5 - port0. 
	LED Mode Map 0 Register(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0          LED_MODE_MAP0                0x1FF                0x1FF	Combine with LED_MODEMAP1 to decide per port LED output, Mode[1:0] 00: OFF, 01: ON, 10: BLINK, 11: AUTO 
	LED Mode Map 1 Register(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0          LED_MODE_MAP1                0x1FF                0x1FF	Combine with LED_MODEMAP1 to decide per port LED output, Mode[1:0] 00: OFF, 01: ON, 10: BLINK, 11: AUTO 
	Post LED Control Register(1)	value = 0x8F
		 Bits                   Name                Value              Default	Description
		    7        ACT_LED_TRIGGER                  0x1                  0x1	Reserved 
		  6:4               RESERVED                  0x0                  0x0	Reserved 
		  3:0       POST_LED_TRIGGER                  0xF                  0xF	 Note: Post LED Control. The 4 bits control the LED on/off state during POST to allow dual-color LED to be tested. [3:0] control LED0~LED3 of each port. When '1', the LED pin is activated during POST, when '0', the LED pin is deactivated during POST. Note: The chip supports up to 4 LEDs per port. If there are only 3 bit are selected in the LED Function Control Register, LED0~LED2 are selected in the POST_LED_TRIGGER Register. 
	Port Forward Control Register(1)	value = 0x1
		 Bits                   Name                Value              Default	Description
		    7              MC_FWD_EN                  0x0                  0x0	Multicast Forward Enable when ARL Miss. 1: To enable DFL packet with multicast destination address to forward to the ports defined as page 0,offset 34h. 
		    6              UC_FWD_EN                  0x0                  0x0	Unicast Forward Enable when ARL Miss. 1: To enable DFL packet with unicast destination address to forward to ports defined as page 0,offset 32h. 
		    5         EN_AUTO_PD_WAR                  0x0                  0x0	Enable auto power-down work-around when the  bit OVERRIDE_AUTO_PD_WAR is set. 0: Disable. 1: Enable. 
		    4   OVERRIDE_AUTO_PD_WAR                  0x0                  0x0	Override the default setting for enabling the auto  power-down work-around. 0: Not override. 1: Override. 
		    3         CABLE_DIAG_LEN                  0x0                  0x0	If the cable length is less than the setting value,  the green mode setting (cable diagnostic) will enable. 0: 10 meters. 1: 30 meters. 
		    2     INRANGEERR_DISCARD                  0x0                  0x0	In Range Error Discard When enabled, the ingress port will discard the frames with Length field mismatch the frame length. Following is the definition of InRangeErros. InRangeErrors Frames: The frames received with good CRC and one of the following. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number of (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). 
		    1    OUTRANGEERR_DISCARD                  0x0                  0x0	Out of Range Error Discard When enabled, the ingress port will discard the frames with length field between 1500 and 1536 (exclude 1500 and 1536) and with good CRC. This option only controls the length field checking but not the frame length checking. 
		    0                  IP_MC                  0x1                  0x1	Reserved 
	Switch Control Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:7             RESERVED_1                0x000                0x000	Reserved 
		    6       MII_DUMB_FWDG_EN                  0x0                  0x0	To include port8 (IMP) for forwarding in dumb mode. 
		  5:0             RESERVED_0                 0x00                 0x00	Reserved 
	Protected Port Selection Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0               PORT_SEL                0x000                0x000	Protected Port Selection. When set, the Port will be the protected Port. Protected Ports will not be able to Transmit/ Receive Frame to/from each other. 
	WAN Port Select Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10             RESERVED_1                 0x00                 0x00	Reserved 
		    9             EN_MAN2WAN                  0x0                  0x0	0: mgmt-port only uses egress direct frame to WAN-port.  1: mgmt-port could send non-egress direct frame to WAN-port. 
		    8             RESERVED_0                  0x0                  0x0	Reserved 
		  7:0             WAN_SELECT                 0x00                 0x00	WAN Ports Selection This field selects the WAN ports. when set to '1', the corresponding port is the WAN port. bit5: Port 5 can be selected as WAN port only when IMP1 is disabled. bit6: reserved. 
	PAUSE Capability Register(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:24             RESERVED_1                 0x00                 0x00	Reserved 
		   23            EN_OVERRIDE                  0x0                  0x0	Force the contents of the register to be used. 
		22:18               RESERVED                 0x00                 0x00	Reserved 
		 17:9           RX_PAUSE_CAP                0x000                0x000	Software setting for the capability of Receiving Pause Frame. Bit 17 = Port 8, Bits 14:9 = Port 5- Port 0. 
		  8:0           TX_PAUSE_CAP                0x000                0x000	Software setting for the capability of Transmitting Pause Frame. Bit 8 = Port 8. Bits 5:0 = Port 5 - Port 0. 
	Reserved Multicast Control Register(1)	value = 0x2
		 Bits                   Name                Value              Default	Description
		    7       EN_RES_MUL_LEARN                  0x0                  0x0	bit[7]: en_reserved_McastDA_learn. 0: Do not learn (default) 1: Learn 
		  6:5               RESERVED                  0x0                  0x0	Reserved 
		    4               EN_MUL_4                  0x0                  0x0	bit[4]: 01-80-C2-00-00-20 ~ 01-80-C2-00-00-2F.  (Can be set in Unmanaged mode only). 0: Forward (default). 1: Drop. 
		    3               EN_MUL_3                  0x0                  0x0	bit[3]: 1-80-C2-00-00-11 ~ 01-80-C2-00-00- 1F.(Can be set in Unmanaged mode only) 0: Forward (default). 1: Drop.]: 
		    2               EN_MUL_2                  0x0                  0x0	bit[2]: 01-80-C2-00-00-10.(Can be set in Unmanaged mode only) 0: Forward (default). 1: Drop. 
		    1               EN_MUL_1                  0x1                  0x1	bit[1]: 01-80-C2-00-00-02 ~ 01-80-C2-00-00- 0F.(Can be set in Unmanaged mode only) 0: Forward 1: Drop (default) 
		    0               EN_MUL_0                  0x0                  0x0	bit[0]: 01-80-C2-00-00-00.(Can be set in Unmanaged mode only) 0: Forward (default). 1: Drop. 
	ULF Packet Fwd Map Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0 UNI_LOOKUP_FAIL_FWD_MA                0x000                0x000	Unicast Lookup Failed Forward Map. When unicast lookup failed Drop is enabled (Page 00, Offset 21h) and Lookup failure happen, ARL will forward the frame according to the register. 
	MLF Packet Fwd Map Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  MUL_LOOKUP_FAIL_FRW_M                0x000                0x000	Multicast Lookup Failed Forward Map. When Multicast lookup failed Drop is enabled (Page 00, Offset 21h) and Lookup failure happen, ARL will forward the frame according to the register setting. 
	MLF_IPMC_FWD_MAP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0       MLF_IPMC_FWD_MAP                0x000                0x000	IPMC Forward map. 
	Rx Pause Pass Through Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9             RESERVED_1                 0x00                 0x00	Reserved 
		    8             RESERVED_0                  0x0                  0x0	Reserved, it is illegal to write to '1'. 
		  7:0          RX_PAUSE_PASS                 0x00                 0x00	RX pause pass through map. bit[7]: Port 7. bit[5:0]: Port 5-0 1: ignore 802.3x. 0: comply with 802.3x pause frame receiving. 
	Tx Pause Pass Through Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0          TX_PAUSE_PASS                0x000                0x000	TX pause pass through map. bit[8]: Port 8. bit[7]: Port 7. bit[5:0]: Port 5-0 1: ignore 802.3x. 0: comply with 802.3x pause frame receiving. 
	DIS_LEARN(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0              DIS_LEARN                0x000                0x000	bit[8]: Port 8. bit[7]: Port 7. bit[5:0]: Port 5-0  1: Disable learning, when disable, the hardware won't do the following items:  a. learn entries to ARL. b. refresh entries to ARL. c. support software learning.  0: Enable Learning.  
	SFT_LRN_CTL Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0          SW_LEARN_CNTL                0x000                0x000	bit[8]: Port 8. bit[7]: Port 7. bit[5:0]: Port 5-0.  1: Software learning control enabled. The behaviors are as follows.  a. Forwarding behavior: Incoming packet with unknown SA will be copied to CPU port. b. Learning behavior: Allow S/W to decide whether incoming packet learn or not. In S/W learning mode, the H/W learning mechanism will be disabled automatically. c. Refreshed behavior: Allow refreshed mechanism to operate properly even through the H/W learning had been disabled. This field makes no effect if the disable learning is enable (page 00h, address 3Ch) It is not allowed to enable software learning for WAN port, since all frames from WAN port are already sent to IMP port.  0: Software learning control disabled. Forwarding/Learning/Refreshed behavior to keep hardware operation.  
	LOW_PWR_EXP_Register(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:25             RESERVED_1                 0x00                 0x00	Reserved 
		24:16      SLEEP_MACCLK_PORT                0x000                0x000	Set 1'b1 to bit field gates off the corresponding port's MAC TX/RX clocks. Bits [24:16]: Port8 - Port0 
		 15:9             RESERVED_0                 0x00                 0x00	Reserved 
		  8:0      SLEEP_SYSCLK_PORT                0x000                0x000	Set 1'b1 to bit field gates off the corresponding port's system clock. Bits [8:0]: Port8 - Port0 
	SCAN_RSLT_GP(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7             RESERVED_1                  0x0                  0x0	Reserved 
		    6       SCAN_TIMEOUR_ERR                  0x0                  0x0	PHY scan register will be override. 
		    5            TXFLOW_CNTL                  0x0                  0x0	Software Tx Flow Control Enable. 
		    4            RXFLOW_CNTL                  0x0                  0x0	Software Rx Flow Control Enable. 
		  3:2                  SPEED                  0x0                  0x0	Speed Mode. 2'b10: 1000M; 2'b01: 100M; 2'b00: 10M. 
		    1             DUPLX_MODE                  0x0                  0x0	Software Duplex Mode Setting, 0: Half Duplex, 1: Full Duplex. 
		    0               LINK_STS                  0x0                  0x0	1: Link Up 0: Link Down 
	STS_OVERRIDE_P5(1)	value = 0xB
		 Bits                   Name                Value              Default	Description
		    7             RESERVED_1                  0x0                  0x0	Reserved 
		    6            SW_OVERRIDE                  0x0                  0x0	CPU set software Override bit to 1 to make bit [5:0] affected. PHY scan register will be override. 
		    5            TXFLOW_CNTL                  0x0                  0x0	Software Tx Flow Control Enable 
		    4            RXFLOW_CNTL                  0x0                  0x0	Software Rx Flow Control Enable 
		  3:2                  SPEED                  0x2                  0x2	Software Port Speed setting 2'b10: 1000 Mb/s (or 2500 Mb/s) 2'b01: 100 Mb/s 2'b00: 10 Mb/s 2'b11: Reserved 
		    1             DUPLX_MODE                  0x1                  0x1	Software Duplex Mode Setting 0: Half Duplex 1: Full Duplex 
		    0               LINK_STS                  0x1                  0x1	1: Link Up 0: Link Down 
	IMP_RGMII_CTL_REG(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3               RESERVED                 0x00                 0x00	Reserved 
		    2         BYPASS_2NS_DEL                  0x0                  0x0	Reserved 
		    1       EN_RGMII_DLL_RXC                  0x0                  0x0	1: Clock delay by DLL is enabled (Delay Mode) 0: Clock delay by DLL is disabled (Normal Mode) 
		    0       EN_RGMII_DLL_TXC                  0x0                  0x0	1: RGMII tx_clk delayed timing mode (Delay Mode) 0: RGMII tx_clk aligned timing mode (Normal Mode) 
	PORT5_RGMII_CTL_REG(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3               RESERVED                 0x00                 0x00	Reserved 
		    2         BYPASS_2NS_DEL                  0x0                  0x0	Reserved 
		    1       EN_RGMII_DLL_RXC                  0x0                  0x0	1: Clock delay by DLL is enabled (Delay Mode) 0: Clock delay by DLL is disabled (Normal Mode) 
		    0       EN_RGMII_DLL_TXC                  0x0                  0x0	1: RGMII tx_clk delayed timing mode (Delay Mode) 0: RGMII tx_clk aligned timing mode (Normal Mode) 
	MDIO_DIRECT_ACCESS(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:1               RESERVED                 0x00                 0x00	Reserved 
		    0     MDIO_DIRECT_ACCESS                  0x0                  0x0	This bit is applied to software handshake protocol when two CPUs (internal CPU and external CPU) access to internal PHY register (assume the external CPU programming interface is MDIO).  1: MDIO direct access is enabled. In this condition, MDIO IO pad will connect to internal PHY.   0: MDIO direct access is disabled. In this condition, the path from MDIO IO pad to internal PHY is cut off.  
	MDIO_P5_ADDR(1)	value = 0x15
		 Bits                   Name                Value              Default	Description
		  7:5               RESERVED                  0x0                  0x0	Reserved 
		  4:0                ADDR_P5                 0x15                 0x15	P5-Port MDIO Scan ADDRESS. 
	MDIO_IMP_ADDR(1)	value = 0x18
		 Bits                   Name                Value              Default	Description
		  7:5               RESERVED                  0x0                  0x0	Reserved 
		  4:0               ADDR_IMP                 0x18                 0x18	Port IMP MDIO Scan ADDRESS. 
	WATCH_DOG_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7         SOFTWARE_RESET                  0x0                  0x0	Global Software Reset. (EN_SW_RST or EN_CHIP_RST must be enabled as well). Set 1'b1 to trigger reset process. When reset process is done, this bit is cleared to 1'b0. 
		    6            EN_CHIP_RST                  0x0                  0x0	Enable Chip Software Reset. Set 1'b1 to reset both switch and SoC. All registers (including SoC PLL's control registers) in both SoC and switch will be reset to their default values, the EEPROM will be reloaded, memory clear will be performed, and the ARM core will reboot. 
		    5               RESERVED                  0x0                  0x0	Reserved 
		    4            EN_SW_RESET                  0x0                  0x0	Enable Switch Software Reset. Set 1'b1 to reset switch only. All switch's registers will be reset to their default values, and memory clear will be performed. *** Reset Process except Strap value, BCMREG and PLL. 
		    3            EN_AUTO_RST                  0x0                  0x0	Reserved 
		    2       EN_RELOAD_EEPROM                  0x0                  0x0	Reserved 
		    1         EN_RST_REGFILE                  0x0                  0x0	Reserved 
		    0          EN_RST_SWITCH                  0x0                  0x0	Reserved 
	PAUSE_FRM_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3             RESERVED_2                 0x00                 0x00	Reserved 
		  2:1             RESERVED_1                  0x0                  0x0	Reserved, Should SET 2'b00 for correct operation 
		    0        PAUSE_IGNORE_DA                  0x0                  0x0	Pause_ignore_DA 0: Check DA field on Pause Frame detection 1: Ignore DA field on Pause Frame detection 
	PAUSE_ST_ADDR(6)	value = 0x180C2000001
		 Bits                   Name                Value              Default	Description
		 47:0          PAUSE_ST_ADDR       0x0180C2000001       0x000000000000	Reserved 
	FAST_AGE_CTRL(1)	value = 0x2
		 Bits                   Name                Value              Default	Description
		    7      FAST_AGE_STR_DONE                  0x0                  0x0	Set 1'b1 to trigger fast ageing process. When Fast aging process is done, this bit is cleared to 1'b0. 
		    6               RESERVED                  0x0                  0x0	Reserved 
		    5           EN_AGE_MCAST                  0x0                  0x0	Enable Aging Multicast entry 1: Aging multicast entries in ARL table 0: Disable aging multicast entries in ARL table *** Note that the EN_AGE_MCAST and the EN_AGE_PORT can't enable (set to 1'b1) at same time. 
		    4             EN_AGE_SPT                  0x0                  0x0	Set 1'b1 to check spanning Tree ID (refer to EN_802_1S/MSPT_AGE_MAP at page/address = 43h/00h,02-05h) 
		    3            EN_AGE_VLAN                  0x0                  0x0	Set 1'b1 to Check VLAN ID. 
		    2            EN_AGE_PORT                  0x0                  0x0	Set 1'b1 to Check Port ID 
		    1         EN_AGE_DYNAMIC                  0x1                  0x1	Set 1'b1 to Age out Dynamic Entry. 
		    0     EN_FAST_AGE_STATIC                  0x0                  0x0	Set 1'b1 to Age out Static Entry. 
	FAST_AGE_PORT(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:4               RESERVED                  0x0                  0x0	Reserved 
		  3:0               AGE_PORT                  0x0                  0x0	Select Fast Ageing Source Port. Select a specified Port ID to be aged-out. 
	FAST_AGE_VID(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:0                AGE_VID                0x000                0x000	Select Fast Ageing VLAN ID Select a specified VLAN ID to be aged-out. 
	LED_FUNC0_EXTD_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:2               RESERVED               0x0000               0x0000	Reserved 
		  1:0         LED_FUNC0_EXTD                  0x0                  0x0	Bit 1:200M/ACT Bit 0:SPD200M 
	LED_FUNC1_EXTD_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:2               RESERVED               0x0000               0x0000	Reserved 
		  1:0         LED_FUNC1_EXTD                  0x0                  0x0	Bit 1:200M/ACT Bit 0:SPD200M 
	PLL_STS(1)	value = 0x1F
		 Bits                   Name                Value              Default	Description
		  7:6             RESERVED_1                  0x0                  0x0	Reserved 
		    5          SRDS_PLL_LOCK                  0x0                  0x0	Reserved 
		    4           SOC_PLL_LOCK                  0x1                  0x0	Reserved 
		  3:0          QPHY_PLL_LOCK                  0xF                  0x0	Reserved 
	LOW_POWER_CTRL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:7             RESERVED_1                0x000                0x000	Reserved 
		    6              SLEEP_SYS                  0x0                  0x0	Writing 1'b1 to this bit will disable switch core system clock. Switch core is put into sleep mode. Programming interfaces and SPI are still active. 1'b1: sleep mode 1'b0: normal mode 
		    5          TIMER_DISABLE                  0x0                  0x0	Disable switch timers for core-level. 1'b1: disable timer 1'b0: normal mode (timer running) 
		  4:0             RESERVED_0                 0x00                 0x00	Reserved 
	TCAM_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7         EN_TCAM_CHKSUM                  0x0                  0x0	1 = To enable TCAM checksum. 
		  6:0               RESERVED                 0x00                 0x00	Reserved 
	TCAM_CHKSUM_STS(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15    CFP_TCAM_CHKSUM_ERR                  0x0                  0x0	CFP TCAM checksum error. 1 = checksum error and the error address is stored in the field "CFP_TCAM_CHKSUM_ADDR". This error can be cleared by writing new values to the error address. 0 = no error. 
		 14:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0   CFP_TCAM_CHKSUM_ADDR                 0x00                 0x00	CFP TCAM checksum address [7:0]. 
Page 1 - Status Register
	LNKSTS(2)	value = 0x124
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0                LNK_STS                0x124                0x000	Link Status. 9bit field indicating the Link Status for each 10/ 100/1000 BASE-T port, (bits 0-7 = 10/100/1000 BASE-T, bit 8 IMP port). 0 1 
	LNKSTSCHG(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0            LNK_STS_CHG                0x000                0x1FF	Link Status Change. 9 bit field indicating that the Link Status for an individual 10/100/1000BASE-T port had changed since the last read operation (bits 0-23  = 10/100/1000BASE- T ports, bit 8 = IMP port). Upon change of link status, a bit remains set until cleared by a read operation.  0 = Link Status Constant, 1 = Link Status Change. 
	SPDSTS(4)	value = 0x2AAAA
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0               PORT_SPD              0x2AAAA              0x28AAA	Port Speed. 18 bit field indicating the operating speed for each 10/100/1000BASE-T port. Bit 17:16 = Port 8 (IMP Port) Bit 15:14 = Port 7 Bit 11:0 = Port 5 - Port 0 (Bit[1:0] for Port 0, and Bit[11:10] for Port 5) 00 01 10 11 
	DUPSTS(2)	value = 0x13F
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0                DUP_STS                0x13F                0x1BF	Duplex State. 9 bit field indicating the half/full duplex state for each 10/100/1000BASE-T port. (bits 0-5 = 10/100/1000BASE-T ports, bit 7 = port 7, bit 8 = imp port). 0 1 
	PAUSESTS(4)	value = 0x3C9E4
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0              PAUSE_STS              0x3C9E4              0x24120	PAUSE State. 18 bit field indicating the PAUSE state for each 10/100/1000BASE-T port and IMP port. Bit 8- 0 = IMP port, Port 7 - Port 0 Transmit Pause Capability Bit 17-9 = IMP port, Port 7 - Port 0 Receive Pause Capability 0 = Disabled 1 = Enabled 
	SRCADRCHG(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0        SRC_ADDR_CHANGE                0x000                0x000	Source Address Change. 9 bit field indicating that the value loaded into the Last Source Address register was not the same 48-bit value as the previous value. A 1 value indicates a dedicated link segment, a value greater than 1 generally indicates a mixing (repeated) segment. Upon change of SA, a bit remains set until cleared by a read operation. 0 = Source Address Constant 1 = Source Address Changed 
	LSA_PORT(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0               LST_ADDR       0x000000000000       0x000000000000	Last Source Address 
	LSA_MII_PORT(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0               LST_ADDR       0x000000000000       0x000000000000	Last Source Address 
	BIST_STS0(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0              BIST_STS0       0x000000000000       0x000000000000	Reserved 
	BIST_STS1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0              BIST_STS1               0x0000               0x0000	Reserved 
	STRAP_PIN_STATUS(4)	value = 0x2310E
		 Bits                   Name                Value              Default	Description
		31:21             RESERVED_1                0x000                0x000	Reserved 
		 20:0     STRAP_VALUE_VECTOR             0x02310E             0x000000	Display Strap Pin Value The detail definition refer to the pin definition in strap_pin_list_revx_2009xxxx.xls Bit 20 = Reserved Bit 19 = Reserved Bit 18 = strap_en_EEE Bit 17 = strap_CLKREF_SEL Bit 16 Bit 15 Bit 14 Bit 13 Bit 12 = strap_ledmode1 Bit 11 = strap_ledmode0 Bit 10 = strap_imp_vol_sel Bit 9 = strap_imp_mode Bit 8 = strap_hw_fwdg_en Bit 7 = strap_bist_clrmem_sel Bit 6 = strap_wan_mode Bit 5 = strap_gmii_led_sel Bit 4 = strap_en_loop_detect Bit 3 = strap_en_8051 Bit 2 = strap_cpu_eeprom_sel Bit 1 = strap_clock_freq[1] Bit 0 = strap_clock_freq[0] 
	DIRECT_INPUT_CTRL_VALUE(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3               RESERVED                 0x00                 0x00	Reserved 
		  2:0 DIRECT_INPUT_CTRL_VALU                  0x0                  0x0	Display Direct Input Control Value The detail definition refer to the pin definition in strap_pin_list_revx_2009xxxx.xls Bit 2 Bit 1 Bit 0 
	RESET_STATUS(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10             RESERVED_1                 0x00                 0x00	Reserved 
		    9        SW_CORE_RST_STS                  0x0                  0x0	Switch Core Reset Status 1'b1 indicates switch core is in reset state. 
		    8         SW_REG_RST_STS                  0x0                  0x0	Reserved 
		  7:0             RESERVED_0                 0x00                 0x00	Reserved 
Page 2 - Management/Mirroring Register
	GMNGCFG(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:6               FRM_MNGP                  0x0                  0x0	IMP Port Enable This field enables the IMP(In-band Management Port) function under management mode. 00 = No IMP Port 01 = Reserved 10 = Enable IMP Port(IMP0) only All traffic to CPU from LAN ports and WAN ports will be forwarded to IMP0. 11 = Enable Dual-IMP ports (both IMP0 and IMP1) All traffic to CPU from LAN ports will be forwarded to IMP0; and All traffic from WAN ports will be forwarded to IMP1. These bits are ignored when SW_FWD_MODE = Unmanaged in the Switch Mode Register, and the device will behave as if there is no defined management port. In the chip, IMP0 is Port 8 and IMP1 is Port 5. When only IMP0 is enabled,(FRM_MNGT_PORT = 10), IMP0 is also called IMP port. 
		  5:2               RESERVED                  0x0                  0x0	Reserved 
		    1              RXBPDU_EN                  0x0                  0x0	Receive BPDU Enable. Enables all ports to receive BPDUs and forward to the defined Physical Management Port. Management CPU must set this bit to globally allow BPDUs to be received. 
		    0            RST_MIB_CNT                  0x0                  0x0	Resets all MIB counters for all ports to zero (Pages 20h-28h), also including MIB Snapshot counters (Page 71h). The host must set the bit and then clear the bit in successive write cycles to activate the reset operation. Another per port reset enable bit must be set as well (Page 02h, Offset 54h, Bits 8-0; Page 70h, Offset 0h, Bit 4) 
	IMP0_PRT_ID(1)	value = 0x8
		 Bits                   Name                Value              Default	Description
		  7:4               RESERVED                  0x0                  0x0	Reserved 
		  3:0            IMP0_PRT_ID                  0x8                  0x8	IMP/IMP0 Port ID This field specifies the port ID of the IMP/IMP0 port. In the chip, IMP/IMP0 is fixed at Port 8. 
	BRCM_HDR_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3               RESERVED                 0x00                 0x00	Reserved 
		  2:0            BRCM_HDR_EN                  0x0                  0x1	Broadcom Header enable bit 2: enable BRCM header for Port7 bit 1: enable BRCM header for Port5 bit 0: enable BRCM header for Port8  1: Additional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field.   0: Without additional header information. Default value is determined by hw_fwdg_en strap pin.  When hw_fwdg_en = 1, default 3'b000 When hw_fwdg_en = 0, default 3'b001 (only port-8 is enabled) 
	SPTAGT(4)	value = 0x12C
		 Bits                   Name                Value              Default	Description
		31:21               RESERVED                0x000                0x000	Reserved 
		   20          AGE_CHANGE_EN                  0x0                  0x0	Set 1 to Change Aging Timer by AGE_TIME[19:0]. 
		 19:0               AGE_TIME              0x0012C              0x0012C	Specifies the aging time in seconds for dynamically learned address. Maximum age time is 1,048,575s. Note that while 802.1D specifies a range of values of 10 - 1,000,000 s, this register does not enforce this range. Setting the AGE_TIME to zero disables the aging process. 
	BRCM_HDR_CTRL2(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9             RESERVED_1                 0x00                 0x00	Reserved 
		  8:5             RESERVED_0                  0x0                  0x0	Reserved 
		  4:0            BRCM_HDR_EN                 0x00                 0x00	Broadcom Header Enable Additional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field. 1: Enabled (with additional header information) 0: Disabled (without additional header information). Bit 4: enable BRCM header for Port 4 Bit 3: enable BRCM header for Port 3 Bit 2: enable BRCM header for Port 2 Bit 1: enable BRCM header for Port 1 Bit 0: enable BRCM header for Port 0 Note: The reason code in the BRCM header should be set to 0 and it is useless (invalid) in these ports. 
	IPG_SHRNK_CTRL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            IPG_SHKCTRL              0x00000              0x00000	IPG Shrink Control This field specifies the IPG for each port. IPG shrinking at Egress.  00: No IPG shrinking (default)   01: IPG shrinking of 1-byte  10: IPG shrinking of 4-byte  11: IPG shrinking of 5-byte bit[17:16] = Port 8(IMP port) bit[15:14] = Port 7 bit[13:12] = Reserved bit[11:0] = Port 5 ~ Port 0 Note: For 2G mode, only port 8 supports 1-byte or 4-byte IPG shrinking (excluding 5-byte), and port 5/7 doesn't support any IPG shrinking. 
	MIRCAPCTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15                 MIR_EN                  0x0                  0x0	Global enable/disable for all mirroring on this chip. When reset, mirroring is disabled. When set, mirroring is enabled according to the ingress and egress control rules, to the port designated by the MIRROR_CAPTURE_PORT. 
		   14            BLK_NOT_MIR                  0x0                  0x0	When Enabled, all traffic to Mirror_Capture_Port will be blocked except mirror traffic. 
		 13:6             RESERVED_1                 0x00                 0x00	Reserved 
		  5:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0          SMIR_CAP_PORT                  0x0                  0x0	Mirror Capture Port ID. Port ID which identifies the single unique port which is designated as the port to which all ingress and/or egress traffic is mirrored on this chip/system. 
	IGMIRCTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14            IN_MIR_FLTR                  0x0                  0x0	Ingress Mirror Filter. Defines the conditions under which frames received on a port that has been selected in the IN_MRROR_MASK[10:0], will be compared in order to determine if they should be forwarded to the MIRROR_CAPTURE_PORT. 00: Mirror all ingress frames. 01: Mirror all received frames with DA = IN_MIRROR_MAC. 10: Mirror all received frames with SA = IN_MIRROR_MAC. 11: Reserved 
		   13              IN_DIV_EN                  0x0                  0x0	Ingress Divider Enable. Mirror every nth received frame (n = IN_MIRROR_DIV + 1) that has passed through the IN_MIRROR_FILTER. 
		 12:9               RESERVED                  0x0                  0x0	Reserved 
		  8:0             IN_MIR_MSK                0x000                0x000	Ingress Mirror Port Mask. 9 bit mask which selectively allows any port with its corresponding bit set, to be mirrored to the port identified by the MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port 0-5 Bit 7 = Port 7 Bit 8 = IMP Port. 
	IGMIRDIV(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10               RESERVED                 0x00                 0x00	Reserved 
		  9:0             IN_MIR_DIV                0x000                0x000	Ingress Mirror Divider. Receive frames that have passed the IN_MIRROR_FILTER rule can further be pruned to reduce the overall number of frames returned to the MIRROR_CAPTURE_PORT. When the IN_DIV_EN bit in the Ingress Mirror Control register is set, frames that pass the IN_MIRROR_FILTER rule are further divided by the value loaded into this register, so that only one in n frames (where n = IN_MIRROR_DIV + 1) will be mirrored. 
	IGMIRMAC(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0             IN_MIR_MAC       0x000000000000       0x000000000000	Ingress Mirror MAC Address MAC address that will be compared against ingress frames in accordance with the IN_MIRROR_FILTER rules. 
	EGMIRCTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14           OUT_MIR_FLTR                  0x0                  0x0	Egress Mirror Filter. Defines the conditions under which frames transmitted on a port that has been selected in the OUT_MRROR_MASK[10:0], will be compared in order to determine if they should be forwarded to the MIRROR_CAPTURE_PORT. 00: Mirror all egress frames. 01: Mirror all transmitted frames with DA = OUT_MIROR_MAC. 10: Mirror all transmitted frames with SA = OUT_MIRROR_MAC. 11: Reserved 
		   13             OUT_DIV_EN                  0x0                  0x0	Egress Divider Enable. Mirror every nth transmitted frame (n = OUT_MIRROR_DIV + 1) that has passed through the OUT_MIRROR_FILTER. 
		 12:9               RESERVED                  0x0                  0x0	Reserved 
		  8:0            OUT_MIR_MSK                0x000                0x000	Egress Mirror Port Mask. 9 bit mask which selectively allows any port with its corresponding bit set, to be mirrored to the port identified by the MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port0-5 Bit 7 = Port7 Bit 8 = IMP Port. 
	EGMIRDIV(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10               RESERVED                 0x00                 0x00	Reserved 
		  9:0            OUT_MIR_DIV                0x000                0x000	Egress Mirror Divider. Transmit frames that have passed the OUT_MIRROR_FILTER rule can further be pruned to reduce the overall number of frames returned to the MIRROR_CAPTURE_PORT. When the OUT_DIV_EN bit in the Egress Mirror Control register is set, frames that pass the OUT_MIRROR_FILTER rule are further divided by the value loaded into this register, so that only cp reg_profile.dat reg_profile.dat.julia6one in n frames (where n = OUT_MIRROR_DIV + 1) will be mirrored. 
	EGMIRMAC(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0            OUT_MIR_MAC       0x000000000000       0x000000000000	Egress Mirror MAC Address. MAC address that will be compared against egress frames in accordance with the OUT_MIRROR_FILTER rules. 
	DEVICE_ID(4)	value = 0x5075
		 Bits                   Name                Value              Default	Description
		 31:0              Device ID           0x00005075           0x00000000	Device ID 
	CHIP_REVID(1)	value = 0x2
		 Bits                   Name                Value              Default	Description
		  7:0                  REVID                 0x02                 0x00	Chip Version ID. Bit 3:0 - Revision ID 0000 - A0 0001 - B0 0010 - B1 00xx - Any further revisions 
	HL_PRTC_CTRL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:19             RESERVED_1               0x0000               0x0000	Reserved 
		   18       MLD_QRY_FWD_MODE                  0x0                  0x0	MLD Query Message Forwarding Mode  1: MLD Query Message frames will be trapped to CPU port only.   0: MLD Query Message frames will be forwarded by L2 result and also copied to CPU.  
		   17             MLD_QRY_EN                  0x0                  0x0	MLD Query Message Snooping/Redirect Enable  1: Enable MLD Query Message Snooping/ Redirect. 0: Disable. 
		   16   MLD_RPTDONE_FWD_MODE                  0x0                  0x0	MLD Report/Done Message Forwarding Mode 1: MLD Report/Done Message frames will be trapped to CPU port only. 0: MLD Report/Done Message frames will be forwarded by L2 result and also copied to CPU. 
		   15         MLD_RPTDONE_EN                  0x0                  0x0	MLD Report/Done Message Snooping/Redirect  Enable 1: Enable MLD Report/Done Message Snooping/Redirect. 0: Disable. 
		   14      IGMP_UKN_FWD_MODE                  0x0                  0x0	IGMP Unknown Message Forwarding Mode 1: IGMP Unknown Message frames will be trapped to CPU port only. 0: IGMP Unknown Message frames will be forwarded by L2 result and also copied to CPU. 
		   13            IGMP_UKN_EN                  0x0                  0x0	IGMP Unknown Message Snooping/Redirect Enable 1: Enable IGMP Unknown Message Snooping/ Redirect. 0: Disable. 
		   12      IGMP_QRY_FWD_MODE                  0x0                  0x0	IGMP Query Message Forwarding Mode 1: IGMP Query Message frames will be trapped to CPU port only. 0: IGMP Query Message frames will be forwarded by L2 result and also copied to CPU. 
		   11            IGMP_QRY_EN                  0x0                  0x0	IGMP Query Message Snooping/Redirect Enable 1: Enable IGMP Query Message Snooping/ Redirect. 0: Disable. 
		   10   IGMP_RPTLVE_FWD_MODE                  0x0                  0x0	IGMP Report/Leave Message Forwarding Mode  1: IGMP Report/Leave Message frames will be trapped to CPU port only. 0: IGMP Report/Leave Message frames will be forwarded by L2 result and also copied to CPU. 
		    9         IGMP_RPTLVE_EN                  0x0                  0x0	IGMP Report/Leave Message Snooping/ Redirect Enable 1: Enable IGMP Report/Leave Message Snooping/Redirect. 0: Disable. 
		    8            IGMP_DIP_EN                  0x0                  0x0	IGMP L3 DIP Checking Enable In addition to the IP datagram with a protocol value of 2, IGMP will be classified by matching its DIP with the Class D IP address (224.0.0.0 ~ 239.255.255.255). 
		  7:6             RESERVED_0                  0x0                  0x0	Reserved 
		    5        ICMPv6_FWD_MODE                  0x0                  0x0	ICMPv6(exclude MLD) Forwarding Mode 1: ICMPv6 frames will be trapped to CPU port only. 0: ICMPv6 frames will be forwarded by L2 result and also copied to CPU. 
		    4              ICMPV6_EN                  0x0                  0x0	ICMPv6(exclude MLD) Snooping/ Redirect Enable ICMPv6, with a next header value of 58, will be classified by IPv6 datagram. 
		    3              ICMPV4_EN                  0x0                  0x0	ICMPv4 Snooping Enable  1: ICMPv4 frames will be forwarded by L2 result and also copied to CPU.   0: ICMPv4 frames will be forwarded by L2 result.  
		    2                DHCP_EN                  0x0                  0x0	DHCP Snooping Enable  1: DHCP frames will be forwarded by L2 result and also copied to CPU.   0: DHCP frames will be forwarded by L2 result.  
		    1                RARP_EN                  0x0                  0x0	RARP Snooping Enable  1: RARP frames will be forwarded by L2 result and also copied to CPU.   0: RARP frames will be forwarded by L2 result.  
		    0                 ARP_EN                  0x0                  0x0	ARP Snooping Enable  1: ARP frames will be forwarded by L2 result and also copied to CPU.   0: ARP frames will be forwarded by L2 result.  
	RST_MIB_CNT_EN(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0         RST_MIB_CNT_EN                0x1FF                0x00F	Use the enable port map to determine whether or 0x1F not reset the port based MIB counters at page 0x20-0x28. When the bit of port is set and RST_MIB_CNT (page 0x2, offset 0x0, bit 0) is triggered, the port based MIB counters would be reset to 0. Bit 0-5: Port 0-5 Bit 7: Port 7 Bit 8: Port 8(IMP port) 
Page 3 - Interrupt Control Register
	INT_STS(4)	value = 0x1240080
		 Bits                   Name                Value              Default	Description
		 31:0                INT_STS           0x01240080           0x00000000	Interrupt Status Register. This register contains the raw interrupt status bits. Only those active interrupt status bits which are enabled in page 03h, addr 04h will generate the interrupt to the host. The status bits with interrupt disabled won't generate the interrupt. CPU write a "1" to the interrupt status register to clear the corresponding interrupt status bit. Bit 31:25 - Reserved Bit 24:16 - linkStatusChangeInterrupt[8:0]. 9 bit field indicating that the its link status has changed. (enable by page: 0x03, Offset: 0x24-0x25 linkStatusChangeInterrupt Enable register or by page: 0x03, Offset: 0x28-0x29 Energy detection Interrupt Enable register) -Bit 20:16 = port 4 - port 0 -Bit 24:21 = Reserved Bit 15 - LPI Status Change Interrupt Bits 14:9 - Reserved Bit 8 - arbiter GNT interrupt 1 bit field indicating resource arbiter grant interrupt when catch the rising edge of the external CPU GNT signal. Bit 7 - Internal Memory 2-bit Error Detection Interrupt Bit 6 - Port 7 Sleep Timer Interrupt Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt Bit 3 - Internal CPU to External Host Mailbox Doorbell Interrupt Bit 2 - Internal CPU to External Host Semaphore Interrupt 1 bit field indicating internal CPU trigger an interrupt to external CPU. Bit 1:0 - impSleepTimerRunningInterrupt[1:0] 2 bit field indicating which of the timers has been triggered. -Bit 1 = IMP1 Port (WAN / Port 5) -Bit 0 = IMP0 Port (Port 8) 
	INT_EN(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                 INT_EN           0x00000000           0x00000000	Interrupt Enable Register. To control individual interrupt enable bits for each interrupt type 1 = enable 0 = disable Bit 31:25 - Reserved Bit 24:16 - linkStatusChangeEnable[8:0]. 9 bit field indicating that the link status change interrupt is enable or not. -Bit 20:16 = port 4 - port 0 -Bit 24:21 = Reserved Bit 15 - LPI Status Change Interrupt Enable Bits 14:9 - Reserved Bit 8 - arbiter GNT interrupt 1 bit field indicating arbiter grant interrupt is enable or not. Bits 7 - Internal Memory 2-bit Error Detection Interrupt Enable Bit 6 - Port 7 Sleep Timer Interrupt Enable Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt enable Bit 3 - Internal CPU to External Host Mailbox Doorbell Interrupt Bit 2 - Internal CPU to External Host Semaphore Interrupt 1 bit field indicating internal CPU trigger an interrupt to external CPU is enable or not. Bit 1:0 - impSleepTimerRunningEnable[1:0] 2 bit field indicating that IMP sleep interrupt is enable or not. -Bit 1 = IMP1 Port (WAN / Port 5) -Bit 0 = IMP0 Port (Port 8) 
	IMP_SLEEP_TIMER(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0        IMP_SLEEP_TIMER               0x0000               0x0000	IMP Sleep Timer. The configuration value of IMP port (port 8) sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the IMP port to sleep. The wake-up time is the set value decrease 1. The unit is 1 us 
	WAN_SLEEP_TIMER(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0        WAN_SLEEP_TIMER               0x0000               0x0000	WAN Sleep Timer. The configuration value of port 5 sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the corresponding WAN port to sleep. The wake-up time is the set value decrease 1. The unit is 1 us 
	PORT_SLEEP_STS(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:3               RESERVED                 0x00                 0x00	Reserved 
		    2        PORT7_SLEEP_STS                  0x0                  0x0	Port 7 Sleep Status. 0 = port 7 is not in IMP_Sleep mode whenever either reset or the counter of port 7 Sleep Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = port7 is in IMP_Sleep mode when the counter of port 7 Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) 
		    1     WAN_PORT_SLEEP_STS                  0x0                  0x0	WAN Port(port5) Sleep Status. 0 = WAN port is not in IMP_Sleep mode whenever either reset or the counter of WAN SLEEP Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = WAN port is in IMP_Sleep mode when the counter of WAN Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) 
		    0     IMP_PORT_SLEEP_STS                  0x0                  0x0	IMP Port(port8) Sleep Status. 0 = IMP port is not in IMP_Sleep mode whenever either reset or the counter of IMP SLEEP Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = IMP port is in IMP_Sleep mode when the counter of IMP Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) 
	INT_TRIGGER(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:3               RESERVED           0x00000000           0x00000000	Reserved 
		    2       INT_CPU_DOORBELL                  0x0                  0x0	INT CPU to EXT CPU Mailbox doorbell interrupt  When the bit is set to 1, internal CPU trigger an interrupt to external CPU for Mailbox doorbell. Hardware self-clear. 
		    1       EXT_CPU_DOORBELL                  0x0                  0x0	EXT CPU to INT CPU Mailbox doorbell interrupt  When the bit is set to 1, external CPU trigger an interrupt to internal CPU for Mailbox doorbell. Hardware self-clear. 
		    0            EXT_CPU_INT                  0x0                  0x0	external-to-internal CPU Semaphore interrupt. When the bit is set to 1, external CPU trigger an interrupt to internal CPU. Hardware self-clear. 
	LINK_STS_INT_EN(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0        LINK_STS_INT_EN                0x1FF                0x1FF	It is used to gate link status interrupt set "1" to enable interrupt Bit 0 map to port 0 link status ..... Bit 8 map to port 8 link status 
	ENG_DET_INT_EN(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9             RESERVED_1                 0x00                 0x00	Reserved 
		  8:5             RESERVED_0                  0x0                  0x0	Reserved 
		  4:0         ENG_DET_INT_EN                 0x00                 0x00	It is used to gate energy detect status interrupt set "1" to enable interrupt Bit 0 map to port 0 Energy detection ..... Bit 4 map to port 4 Energy detection 
	LPI_STS_CHG_INT_EN(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0     LPI_STS_CHG_INT_EN                0x1FF                0x1FF	It is used to gate LPI Status Change Interrupt. LPI Status Change Interrupt is only used to inform internal CPU that at least one of the ports has LPI status change.  1: Enable Interrupt.   0: Disable Interrupt. Bit [0:5]: Port 0 - Port 5 Bit 6: Reserved  Bit 7: Port 7 Bit 8: Port 8 (IMP port) 
	CPU_RESOURCE_ARBITER(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:2               RESERVED                 0x00                 0x00	Reserved 
		    1            EXT_CPU_REQ                  0x0                  0x0	REQ signal for external CPU. When CPU need to access critical section, it asserts REQ signal for arbitration. When granted by arbiter, the GNT signal will be asserted to inform the requester. The requester keeps asserting the REQ signal to lock the arbiter. When done, the requester deasserts REQ to give chance to the other requester. 1 0 
		    0            EXT_CPU_GNT                  0x0                  0x0	GNT signal for external CPU. 1 
	CPU_DATA_SHARE(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0         CPU_DATA_SHARE   0x0000000000000000   0x0000000000000000	Data to be shared by internal CPU and external CPU. 
	CPU_DATA_SHARE_1(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0         CPU_DATA_SHARE   0x0000000000000000   0x0000000000000000	Data to be shared by internal CPU and external CPU. 
	PPPOE_SESSION_PARSE_EN(4)	value = 0x8864
		 Bits                   Name                Value              Default	Description
		31:25               RESERVED                 0x00                 0x00	Reserved 
		24:16  PPPOE_SESSION_PARSE_E                0x000                0x000	This configuration bit can be set by software to enable parsing of PPPOE Session stage packets from each ingress port. 1: Enable parsing of PPPOE Session Stage version 1 and type 1 packets 0: Disable parsing of PPPOE Session Stage version 1 and type 1 packets (legacy) Bit[24]: Port 8 (IMP Port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 
		 15:0    PPPOE_SESSION_ETYPE               0x8864               0x8864	This EtherType value is used by the parser to identify a PPPOE Session stage packet with 0, 1, or 2 VLAN headers and IPV4/IPV6 PPP payload. The field is used only when hardware parsing of PPPOE Session packets is enabled. 
Page 4 - ARL Control Register
	GARLCFG(1)	value = 0x2
		 Bits                   Name                Value              Default	Description
		  7:3             RESERVED_1                 0x00                 0x00	Reserved 
		    2                AGE_ACC                  0x0                  0x0	Age Accelerate, test only. 1: Accelerate 109 times for age process. 0: Keep original age process. 
		    1             RESERVED_0                  0x1                  0x1	Reserved 
		    0           HASH_DISABLE                  0x0                  0x0	Disable The hash function for the ARL such that  entries are direct mapped to the table. The hash function is enabled as the default for the chip ARL, but can be disabled by setting this bit. 
	BPDU_MCADDR(6)	value = 0x180C2000000
		 Bits                   Name                Value              Default	Description
		 47:0           BPDU_MC_ADDR       0x0180C2000000       0x000000000000	BPDU Multicast Address 1. Reset Value: 0x180c2000000 (not release to customer). Defaults to the 802.1 defined reserved multicast address for the Bridge Group #Address. Programming to an alternate value allows support of proprietary #protocols in place of the normal Spanning Tree Protocol. Frames with a matching #DA to this address will be forwarded only to the designated management port #(IMP). 
	MULTI_PORT_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15           MPORT0_TS_EN                  0x0                  0x0	Mport 0 Time Sync Enable  1: Packet will be time stamped if forwarded to CPU. MPORT_VECTOR0 should be programed to CPU only if the bit is set   0: Packet will not be time-stamped 
		   14        MPORT_DA_HIT_EN                  0x0                  0x0	Reserved 
		13:12               RESERVED                  0x0                  0x0	Reserved 
		11:10            MPORT_CTRL5                  0x0                  0x0	Multiport 5 Control. 2'b00: Disable Multiport 5 Forward 2'b10: Compare MPORT_ADD5 only, Forward based on MPORT_Vector 5 if matched 2'b01: Compare MPORT_ETYPE5 only, Forward based on MPORT_Vector 5 if matched 2'b11: Compare MPORT_ETYPE5 and MPORT_ADD5, Forward based on MPORT_Vector 5 if matched 
		  9:8            MPORT_CTRL4                  0x0                  0x0	Multiport 4 Control. 2'b00: Disable Multiport 4 Forward 2'b10: Compare MPORT_ADD4 only, Forward based on MPORT_Vector 4 if matched 2'b01: Compare MPORT_ETYPE4 only, Forward based on MPORT_Vector 4 if matched 2'b11: Compare MPORT_ETYPE4 and MPORT_ADD4, Forward based on MPORT_Vector 4 if matched 
		  7:6            MPORT_CTRL3                  0x0                  0x0	Multiport 3 Control. 2'b00: Disable Multiport 3 Forward 2'b10: Compare MPORT_ADD3 only, Forward based on MPORT_Vector 3 if matched 2'b01: Compare MPORT_ETYPE3 only, Forward based on MPORT_Vector 3 if matched 2'b11: Compare MPORT_ETYPE3 and MPORT_ADD3, Forward based on MPORT_Vector 3 if matched 
		  5:4            MPORT_CTRL2                  0x0                  0x0	Multiport 2 Control. 2'b00: Disable Multiport 2 Forward 2'b10: Compare MPORT_ADD2 only, Forward based on MPORT_Vector 2 if matched 2'b01: Compare MPORT_ETYPE2 only, Forward based on MPORT_Vector 2 if matched 2'b11: Compare MPORT_ETYPE2 and MPORT_ADD2, Forward based on MPORT_Vector 2 if matched 
		  3:2            MPORT_CTRL1                  0x0                  0x0	Multiport 1 Control. 2'b00: Disable Multiport 1 Forward 2'b10: Compare MPORT_ADD1 only, Forward based on MPORT_Vector 1 if matched 2'b01: Compare MPORT_ETYPE1 only, Forward based on MPORT_Vector 1 if matched 2'b11: Compare MPORT_ETYPE1 and MPORT_ADD1, Forward based on MPORT_Vector 1 if matched 
		  1:0            MPORT_CTRL0                  0x0                  0x0	Multiport 0 Control. 2'b00: Disable Multiport 0 Forward 2'b10: Compare MPORT_ADD0 only, Forward based on MPORT_Vector 0 if matched 2'b01: Compare MPORT_ETYPE0 only, Forward based on MPORT_Vector 0 if matched 2'b11: Compare MPORT_ETYPE0 and MPORT_ADD0, Forward based on MPORT_Vector 0 if matched 
	MULTIPORT_ADDR0(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 0 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 0 register. Must be enabled using the MPORT_CTRL0 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 0. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 0 register. 
	MPORTVEC0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 0. A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 0 register will be forwarded to each port with a bit set in the Multiport Vector 0 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8 (IMP). 
	MULTIPORT_ADDR1(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 1 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 1 register. Must be enabled using the MPORT_CTRL1 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 1. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 1 register. 
	MPORTVEC1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 1 A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 1 register will be forwarded to each port with a bit set in the Multiport Vector 1 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP) 
	MULTIPORT_ADDR2(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 2 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 2 register. Must be enabled using the MPORT_CTRL2 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 2. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 2 register. 
	MPORTVEC2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 2. A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 2 register will be forwarded to each port with a bit set in the Multiport Vector 2 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). 
	MULTIPORT_ADDR3(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 3 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 3 register. Must be enabled using the MPORT_CTRL3 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 3. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 3 register. 
	MPORTVEC3(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 3. A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 3 register will be forwarded to each port with a bit set in the Multiport Vector 3 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). 
	MULTIPORT_ADDR4(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 4 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 4 register. Must be enabled using the MPORT_CTRL4 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 4. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 4 register. 
	MPORTVEC4(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 4. A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 4 register will be forwarded to each port with a bit set in the Multiport Vector 4 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). 
	MULTIPORT_ADDR5(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:48           MPORT_E_TYPE               0x0000               0x0000	Multiport Ethernet Type 5 Allows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 5 register. Must be enabled using the MPORT_CTRL5 bit in the MultiPort Control register. 
		 47:0             MPORT_ADDR       0x000000000000       0x000000000000	Multiport Address 5. Allows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 5 register. 
	MPORTVEC5(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:9               RESERVED             0x000000             0x000000	Reserved 
		  8:0              PORT_VCTR                0x000                0x000	Multiport Vector 5. A bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 5 register will be forwarded to each port with a bit set in the Multiport Vector 5 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). 
	ARL_BIN_FULL_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0       ARL_BIN_FUL_CNTR           0x00000000           0x00000000	ARL Bin Full Counter When there is no room to insert this SA into the ARL entry in current SA learning stage, this counter will increase one to indicate. At the same time, whether this packet is copied to the IMP port with reason code "SA_Learning" depend on the ARL_BIN_FULL_FWD_EN is enabled or not. This counter is shared for all ingress ports. 
	ARL_BIN_FULL_FWD(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:1               Reserved               0x0000               0x0000	Reserved 
		    0    ARL_BIN_FULL_FWD_EN                  0x0                  0x0	ARL Bin Full Forward Enable 0: Disable When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will not be copied to the IMP port. 1: Enable When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will be copied to the IMP port with reason code "SA_Learning". 
Page 5 - ARL/VTABLE Access Register
	ARLA_RWCTL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7             ARL_STRTDN                  0x0                  0x0	Start/Done Command. Write as 1 to initiate a read or write command, after first loading the MAC_ADDR_INDX register with the MAC address for which the ARL entry is to be read or written. The chip will reset the bit to indicate a write operation completed, or a read operation has completed and data from the bin entry is available in ARL Entry 0/1 Note that both ARL Entry 0 and 1 are both always read/written by the chip when accessing the address table locations in memory. 
		    6         IVL_SVL_SELECT                  0x0                  0x0	Reserved 
		  5:1               RESERVED                 0x00                 0x00	Reserved 
		    0                 ARL_RW                  0x0                  0x0	ARL Read/Write. 1 = Read, 0 = Write. 
	ARLA_MAC(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0          MAC_ADDR_INDX       0x000000000000       0x000000000000	MAC Address Index. The MAC address for which status is to be read or written. By writing the 48 bit SA or DA address, and initiating a read command, the complete ARL bin location is returned in the ARL Entry 0/1/2/3 locations. These entries are 64 bits wide. Initiating a write command will write the contents of ARL Entry 0/1/2/3 to the specified bin location (4 entries deep) and will overwrite the current contents of the bin, regardless of the status of the Valid bit(s) in each entry. 
	ARLA_VID(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12      ARLA_VIDTAB_RSRV0                  0x0                  0x0	Reserved 
		 11:0       ARLA_VIDTAB_INDX                0x000                0x000	VID Index. The MAC address for which status is to be read or written. By writing the 48 bit SA or DA address upon MAC Address Index, upon 12 bit VID Index Register if 802.1Q is enabled, and initiating a read command, the complete ARL bin location is returned in the ARL Entry 0 locations and VID Entry0. Both ARL entries are 64 bits wide. Both VID entries are 12 bits wide.Initiating a write command will write the contents of ARL Entry 0/ 1 and VID Entry 0/1 to the specified bin location and will overwrite the current contents of the bin, regardless of the status of the Valid bit(s) in each entry. Note: When software need to access the ARL entries in global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53), the VID index should be programmed to 0. 
	ARLA_MACVID_ENTRY0(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48                    VID                0x000                0x000	VID0. The VID0 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 0 Register and MAC/VID Entry 0 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVLmode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is "Write" in ARL Read/Write Control Register, the VID0 should be programmed to 0. 
		 47:0            ARL_MACADDR       0x000000000000       0x000000000000	MAC Address 0. 
	ARLA_FWD_ENTRY0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16              ARL_VALID                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR0 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15             ARL_STATIC                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14                ARL_AGE                  0x0                  0x0	Aging Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11                ARL_PRI                  0x0                  0x0	Priority Bit for DA MAC based QoS 
		 10:9                ARL_CON                  0x0                  0x0	ARL MODE 00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_MACVID_ENTRY1(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48                    VID                0x000                0x000	VID1. The VID1 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 1 Register and MAC/VID Entry 1 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is "Write" in ARL Read/Write Control Register, the VID1 should be programmed to 0. 
		 47:0            ARL_MACADDR       0x000000000000       0x000000000000	MAC Address 1. 
	ARLA_FWD_ENTRY1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16              ARL_VALID                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR1 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15             ARL_STATIC                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14                ARL_AGE                  0x0                  0x0	Aging Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11                ARL_PRI                  0x0                  0x0	Priority Bit for DA MAC based QoS 
		 10:9                ARL_CON                  0x0                  0x0	ARL MODE 00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_MACVID_ENTRY2(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48                    VID                0x000                0x000	VID2. The VID2 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 2 Register and MAC/VID Entry 2 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is "Write" in ARL Read/Write Control Register, the VID2 should be programmed to 0. 
		 47:0            ARL_MACADDR       0x000000000000       0x000000000000	MAC Address 2. 
	ARLA_FWD_ENTRY2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16              ARL_VALID                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR2 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15             ARL_STATIC                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14                ARL_AGE                  0x0                  0x0	Aging Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11                ARL_PRI                  0x0                  0x0	Priority Bit for DA MAC based QoS 
		 10:9                ARL_CON                  0x0                  0x0	ARL MODE 00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_MACVID_ENTRY3(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48                    VID                0x000                0x000	VID3. The VID3 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 3 Register and MAC/VID Entry 3 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is "Write" in ARL Read/Write Control Register, the VID3 should be programmed to 0. 
		 47:0            ARL_MACADDR       0x000000000000       0x000000000000	MAC Address 3. 
	ARLA_FWD_ENTRY3(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16              ARL_VALID                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR3 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15             ARL_STATIC                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14                ARL_AGE                  0x0                  0x0	Aging Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11                ARL_PRI                  0x0                  0x0	Priority Bit for DA MAC based QoS 
		 10:9                ARL_CON                  0x0                  0x0	ARL MODE 00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_SRCH_CTL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7         ARLA_SRCH_STDN                  0x0                  0x0	Start/Done. Write as 1 to initiate a sequential search of the ARL entries, returning each entry that is currently occupied (Valid = 1 and AGE = 0) in the ARL Search Result register. Reading the ARL Search Result Register causes the ARL search to continue. The chip will clear this bit to indicate the entire ARL entry database has been searched.) 
		  6:1               RESERVED                 0x00                 0x00	Reserved 
		    0         ARLA_SRCH_VLID                  0x0                  0x0	ARL Search Result Valid Available in the ARL Search Result register. Reset by a host read to the ARL Search Result register 1, which will cause the ARL search process to continue through the ARL entries until the next entry is found with a Valid bit is set.(Note: should not reset by a host read to ARL Search VID Result Register. The correct process of reading a ARL Entry after having searched a valid one: Read ARL Search VID Result Register : Read ARL Search Result Register 1) 
	ARLA_SRCH_ADR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15    ARLA_SRCH_ADR_VALID                  0x0                  0x0	ARL Address Valid. Indicates the lower 15 bits of this register contain a valid internal representation of the ARL entry currently being accessed. Intended for factory test/diagnostic use only. 
		 14:0      ARLA_SRCH_ADDRESS               0x0000               0x0000	ARL Address. 15 bit internal representation of the address of the ARL entry currently being accessed by the ARL search routine. This is not a direct address of the ARL location, and is intended for factory test/diagnostic use only. 
	ARLA_SRCH_RSLT_0_MACVID(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48   ARLA_SRCH_RSLT_VID_0                0x000                0x000	ARL SEARCH VID RESULT. The ARL Search VID Result Registers Keep the VID field in Valid ARL Entry indicated by ARL Search Function. 
		 47:0    ARLA_SRCH_MACADDR_0       0x000000000000       0x000000000000	MAC Address. 
	ARLA_SRCH_RSLT_0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16  ARLA_SRCH_RSLT_VLID_0                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15 ARLA_SRCH_RSLT_STATIC_                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14   ARLA_SRCH_RSLT_AGE_0                  0x0                  0x0	Age. Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for the period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11   ARLA_SRCH_RSLT_PRI_0                  0x0                  0x0	Priority Bit For MAC based QoS. 
		 10:9              ARL_CON_0                  0x0                  0x0	ARL control bit for ARL control mode enhancement 
		  8:0               PORTID_0                0x000                0x000	Port Identification If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_SRCH_RSLT_1_MACVID(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:60               RESERVED                  0x0                  0x0	Reserved 
		59:48   ARLA_SRCH_RSLT_VID_1                0x000                0x000	ARL SEARCH VID RESULT. The ARL Search VID Result Registers Keep the VID field in Valid ARL Entry indicated by ARL Search Function. 
		 47:0    ARLA_SRCH_MACADDR_1       0x000000000000       0x000000000000	MAC Address. 
	ARLA_SRCH_RSLT_1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:17               RESERVED               0x0000               0x0000	Reserved 
		   16  ARLA_SRCH_RSLT_VLID_1                  0x0                  0x0	Valid. Set to indicate that a valid MAC address is stored in the MACADDR field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. 
		   15 ARLA_SRCH_RSLT_STATIC_                  0x0                  0x0	Static. Set to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. 
		   14   ARLA_SRCH_RSLT_AGE_1                  0x0                  0x0	Age. Set to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for the period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. 
		13:11   ARLA_SRCH_RSLT_PRI_1                  0x0                  0x0	Priority Bit For MAC based QoS. 
		 10:9              ARL_CON_1                  0x0                  0x0	ARL control bit for ARL control mode enhancement 
		  8:0               PORTID_1                0x000                0x000	Port Identification If system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. 
	ARLA_VTBL_RWCTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7         ARLA_VTBL_STDN                  0x0                  0x0	Start/Done. Write as 1 to initiate a read or write or clear-table command. For Read or Write Command, the VTBL Address Index register should be loaded with the VLAN ID for which the VTBL entry is to be read or written. chip will reset the bit to indicate a write operation completed or a read operation has completed and data from the bin entry is available in VTBL Entry, or a clear-table operation has completed. 
		  6:2               RESERVED                 0x00                 0x00	Reserved 
		  1:0       ARLA_VTBL_RW_CLR                  0x0                  0x0	VTBL Read/Write/Clear-table 11 10 01 00 
	ARLA_VTBL_ADDR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:0        VTBL_ADDR_INDEX                0x000                0x000	VLAN Table Address Index. The VLAN Table Address Index Register is used to access VLAN Table Entry. Note: When "Per Port IVL or SVL" is selected by the Port IVL or SVL Control Register (Page 0x34, Address 0x52-0x53),  1. the VIDs are used in SVL ports MUST NOT be used in IVL ports.   2. the VID (0) should be programmed for the SVL ports.  
	ARLA_VTBL_ENTRY(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:22               RESERVED                0x000                0x000	Reserved 
		   21               FWD_MODE                  0x0                  0x0	It indicate whether the packet forwarding should  be based on VLAN membership of based on ARL flow. 1: Based on VLAN membership (excluding ingress port) 0: Based on ARL flow. Note that the VLAN membership based forwarding mode is only used for certain ISP tagged packets received from ISP port when Falcon is operating in Double Tag mode. 
		20:18             MSPT_INDEX                  0x0                  0x0	Index for 8 spanning tree. 
		 17:9              UNTAG_MAP                0x000                0x000	Untag Port Map. The VLAN-tagged Frame forward to the destination ports corresponding bits set in the Map will be untagged. Bit [17]: Port 8(IMP), Bit [16]: Port 7, Bit [15]: Reserved, Bits [14:9]: Port 5-0. 
		  8:0                FWD_MAP                0x000                0x000	Forward PORT MAP. The VLAN-tagged Frame is allowed to be forwarded to the destination ports corresponding bits set in the Map. Bit [8]: Port 8(IMP), Bit [7]: Port 7, Bit [6]: Reserved, Bits [5:0]: Port 5-0. 
Page 16 - Internal GPHY MII Register
	G_MIICTL(2)	value = 0x1140
		 Bits                   Name                Value              Default	Description
		   15                  RESET                  0x0                  0x0	1: PHY reset. 0: Normal operation. 
		   14               LOOPBACK                  0x0                  0x0	1: Loopback mode. 0: Normal operation. 
		   13            SPD_SEL_LSB                  0x0                  0x1	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		   12                  AN_EN                  0x1                  0x1	1: Auto-Negotiation Enable. 0: Auto-Negotiation disable. 
		   11               PWR_DOWN                  0x0                  0x0	1: low power mode, 0: Normal operation. 
		   10                ISOLATE                  0x0                  0x0	1: Electrically isolate PHY from MII. 0: Normal operation. 
		    9                  RE_AN                  0x0                  0x0	RESTART AUTO-NEGOTIATION. 1: Restart Auto-Negotiation process. 0: Normal operation. 
		    8             DUPLEX_MOD                  0x1                  0x0	1: Full Duplex. 0: Half Duplex. 
		    7               COL_TEST                  0x0                  0x0	1 = Collision test mode enabled, 0 = Collision test mode disabled. 
		    6            SPD_SEL_MSB                  0x1                  0x0	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		  5:0               RESERVED                 0x00                 0x00	Ignore when read. 
	G_MIISTS(2)	value = 0x79C9
		 Bits                   Name                Value              Default	Description
		   15             B100T4_CAP                  0x0                  0x1	 0 
		   14         B100TX_FDX_CAP                  0x1                  0x1	 0 
		   13             B100TX_CAP                  0x1                  0x1	 0 
		   12           B10T_FDX_CAP                  0x1                  0x1	 0 
		   11               B10T_CAP                  0x1                  0x1	 0 
		   10          B100T2_FD_CAP                  0x0                  0x1	 0 
		    9          B100T2_HD_CAP                  0x0                  0x1	 0 
		    8                EXT_STS                  0x1                  0x1	 0 
		    7               RESERVED                  0x1                  0x0	Reserved. 
		    6             MF_PRE_SUP                  0x1                  0x1	 preamble suppressed 0 with preamble suppressed 
		    5         AUTO_NEGO_COMP                  0x0                  0x1	 0 
		    4           REMOTE_FAULT                  0x0                  0x1	 0 
		    3          AUTO_NEGO_CAP                  0x1                  0x1	 0 
		    2               LINK_STA                  0x0                  0x1	 0 
		    1             JABBER_DET                  0x0                  0x1	 0 
		    0                EXT_CAP                  0x1                  0x1	 0 
	G_PHYIDH(2)	value = 0xAE02
		 Bits                   Name                Value              Default	Description
		 15:0                    OUI               0xAE02               0xAE02	Bits 3:18 of organizationally unique identifier. 
	G_PHYIDL(2)	value = 0x5350
		 Bits                   Name                Value              Default	Description
		15:10                    OUI                 0x14                 0x14	Bits 19:24 of organizationally unique identifier. 
		  9:4                  MODEL                 0x35                 0x20	Device model number (metal programmable). 
		  3:0               REVISION                  0x0                  0x0	Device revision number (metal programmable). 
	G_ANADV(2)	value = 0x5E1
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14             RESERVED_2                  0x0                  0x0	write as 0, ignore on read. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11              ASY_PAUSE                  0x0                  0x1	 0 
		   10          ADV_PAUSE_CAP                  0x1                  0x1	 0 
		    9                 B100T4                  0x0                  0x1	 0 
		    8           ADV_B100_FDX                  0x1                  0x1	 0 
		    7              ADV_B100X                  0x1                  0x1	 0 
		    6           ADV_B10T_FDX                  0x1                  0x1	 0 
		    5               ADV_B10T                  0x1                  0x1	 0 
		  4:0           PROTOCOL_SEL                 0x01                 0x01	00001 = IEEE 802.3 CSMA/CD. 
	G_ANLPA(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14            ACKNOWLEDGE                  0x0                  0x1	 0 = link partner has not received link code word. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11        LK_PAR_ASYM_CAP                  0x0                  0x0	link partners asymmetric pause bit. 
		   10              PAUSE_CAP                  0x0                  0x1	 0 
		    9             B100T4_CAP                  0x0                  0x1	 0 
		    8          B100_TXFD_CAP                  0x0                  0x1	 capable 0 capable. 
		    7          B100_TXHD_CAP                  0x0                  0x1	 capable 0 capable. 
		    6            B10T_FD_CAP                  0x0                  0x1	 0 capable. 
		    5            B10T_HD_CAP                  0x0                  0x0	1 0 capable. 
		  4:0           PROTOCOL_SEL                 0x00                 0x00	link partners protocol selector (see IEEE spec for encodings) 
	G_ANEXP(2)	value = 0x64
		 Bits                   Name                Value              Default	Description
		 15:7             RESERVED_1                0x000                0x000	ignore on read. 
		    6         NEXT_PAGE_ABLE                  0x1                  0x1	 location, 0 receive location. 
		    5              NEXT_PAGE                  0x1                  0x1	 0 
		    4           PAR_DET_FAIL                  0x0                  0x1	 0 
		    3       LP_NEXT_PAGE_ABI                  0x0                  0x1	 0 
		    2          NEXT_PAGE_ABI                  0x1                  0x1	 0 
		    1               PAGE_REC                  0x0                  0x1	 0 
		    0              LP_AN_ABI                  0x0                  0x1	 0 
	G_ANNXP(2)	value = 0x2001
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14             RESERVED_1                  0x0                  0x0	ignore on read. 
		   13               MES_PAGE                  0x1                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 location, 0 receive location. 
		 10:0             CODE_FIELD                0x001                0x001	message code field or unformatted code field. 
	G_LPNXP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14                    ACK                  0x0                  0x1	 0 
		   13               MES_PAGE                  0x0                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 0 
		 10:0             CODE_FIELD                0x000                0x000	message code field or unformatted code field. 
	G_B1000T_CTL(2)	value = 0x200
		 Bits                   Name                Value              Default	Description
		15:13              TEST_MODE                  0x0                  0x0	1xx = Test Mode 4 011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. 
		   12       MAST_SLV_CONG_EN                  0x0                  0x1	 0 
		   11    MAST_SLV_CONG_VALUE                  0x0                  0x1	 0 
		   10           REPEATER_DTE                  0x0                  0x1	 0 
		    9          ADV_B1000T_FD                  0x1                  0x1	 0 capable. 
		    8          ADV_B1000T_HD                  0x0                  0x1	 0 capable. 
		  7:0               RESERVED                 0x00                 0x00	write as 0, ignore on read. 
	G_B1000T_STS(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15    MAST_SLV_CONG_FAULT                  0x0                  0x1	 0 (cleared by restart_an, an_complete or reg read) 
		   14      MAST_SLV_CONG_STS                  0x0                  0x1	 0 
		   13          LOCAL_REC_STS                  0x0                  0x1	 0 
		   12         REMOTE_REC_STS                  0x0                  0x1	 0 
		   11       LP_B1000T_FD_CAP                  0x0                  0x1	 capable, 0 capable. 
		   10       LP_B1000T_HD_CAP                  0x0                  0x1	 capable, 0 capable. 
		  9:8               RESERVED                  0x0                  0x0	ignore on read. 
		  7:0           IDLE_ERR_CNT                 0x00                 0x00	Number of idle errors since last read. 
	G_EXT_STS(2)	value = 0x3000
		 Bits                   Name                Value              Default	Description
		   15          B1000X_FD_CAP                  0x0                  0x1	 0 
		   14          B1000X_HD_CAP                  0x0                  0x1	 0 
		   13          B1000T_FD_CAP                  0x1                  0x1	 0 
		   12          B1000T_HD_CAP                  0x1                  0x1	 0 
		 11:0               RESERVED                0x000                0x000	ignore on read. 
	G_PHY_EXT_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15           MAC_PHY_MODE                  0x0                  0x1	 0 
		   14      DIS_AUTO_MDI_CROS                  0x0                  0x1	 0 
		   13           TRANSMIT_DIS                  0x0                  0x1	 0 
		   12          INTERRUPT_DIS                  0x0                  0x1	 0 
		   11        FORCE_INTERRUPT                  0x0                  0x1	 0 
		   10          BYPASS_ENCODE                  0x0                  0x1	 0 
		    9       BYPASS_SCRAMBLER                  0x0                  0x1	 0 
		    8       BYPASS_NRZI_MLT3                  0x0                  0x1	 0 
		    7       BYPASS_ALIGNMENT                  0x0                  0x1	 0 
		    6          RST_SCRAMBLER                  0x0                  0x1	 0 
		    5     EN_LED_TRAFFIC_MOD                  0x0                  0x1	 0 
		    4           FORCE_LED_ON                  0x0                  0x1	 0 
		    3          FORCE_LED_OFF                  0x0                  0x1	 0 
		    2           BLK_TXEN_MOD                  0x0                  0x0	1 100Base-TX mode, 0 
		    1          GMII_FIFO_MOD                  0x0                  0x0	 1 
		    0  B1000T_PCS_TRANS_FIFO                  0x0                  0x1	 0 
	G_PHY_EXT_STS(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15   AN_PAGE_SEL_MISMATCH                  0x0                  0x1	 mismatched advertised selector field since last read 0 
		   14    WIRESPEED_DOWNGRADE                  0x0                  0x1	 0 09h. 
		   13         MDI_CROS_STATE                  0x0                  0x1	 0 
		   12          INTERRUPT_STS                  0x0                  0x1	 0 
		   11         REMOTE_REC_STS                  0x0                  0x1	 0 
		   10          LOCAL_REC_STS                  0x0                  0x1	 0 
		    9                   LOCK                  0x0                  0x1	 0 
		    8               LINK_STS                  0x0                  0x1	 0 
		    7            CRC_ERR_DET                  0x0                  0x1	 0 
		    6           CARR_ERR_DET                  0x0                  0x1	 0 = no carrier ext. error detected since last read. 
		    5            BAD_SSD_DET                  0x0                  0x1	 0 
		    4            BAD_ESD_DET                  0x0                  0x1	 0 
		    3            REC_ERR_DET                  0x0                  0x0	1 = receive coding error detected since last read,  0 
		    2          TRMIT_ERR_DET                  0x0                  0x0	1 0 
		    1            LCK_ERR_DET                  0x0                  0x1	 0 
		    0           MLT3_ERR_DET                  0x0                  0x1	 0 
	G_REC_ERR_CNT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            REC_ERR_CNT               0x0000               0x0000	Number of non-collision packets with receive errors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_FALSE_CARR_CNT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8         SERDES_BER_CNT                 0x00                 0x00	Number of invalid code groups received while sync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. 
		  7:0            REC_ERR_CNT                 0x00                 0x00	Number of false carrier sense events since last read. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_REC_NOTOK_CNT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8    LOCAL_REC_NOTOK_CNT                 0x00                 0x00	since last read. Freezes at FFh. 
		  7:0   REMOTE_REC_NOTOK_CNT                 0x00                 0x00	number of times remote receiver status was not OK since last read. Freezes at FFh. 
	G_DSP_COEFFICIENT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        DSP_COEFFICIENT               0x0000               0x0000	No Description 
	G_DSP_COEFFICIENT_ADDR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15        ALL_CHANNEL_CTL                  0x0                  0x0	when this bit is set, writes to per-channel control  bits affect all channels, regardless of bits 14:13 
		14:13            CHANNEL_SEL                  0x0                  0x0	channel select for DSP coefficient read/writes and per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 
		   12         ALL_FILTER_CTL                  0x0                  0x0	when this bit is set, writes to per-filter control bits  affect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) 
		 11:8             FILTER_SEL                  0x0                  0x0	select DSP filter for coefficient read/write: 1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. 
		  7:0                TAP_NUM                 0x00                 0x00	selects which tap is to be read/written within the selected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth and Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 
	G_AUX_CTL(2)	value = 0x7007
		 Bits                   Name                Value              Default	Description
		 15:0             SHADOW_REG               0x7007               0x0000	Shadow Registers: 001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control 
	G_AUX_STS(2)	value = 0x1000
		 Bits                   Name                Value              Default	Description
		 15:0                AUX_STS               0x1000               0x0000	No Description.
	G_INTERRUPT_STS(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_STS               0x0000               0x0000	No Description.
	G_INTERRUPT_MSK(2)	value = 0xFFFF
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0xFFFF               0x0000	No Description.
	G_MISC_SHADOW(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0x0000               0x0000	00000 : Cabletron LED modes 00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Linkstatus Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control 
	G_MASTER_SLAVE_SEED(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   SEED               0x0000               0x0000	Shadow Register: 1 : HCD Status 
	G_TEST1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	No Description.
	G_TEST2(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	- 
Page 32 - Port MIB Counter Register
	TxOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of good bytes of data transmitted by a port (excluding preamble, but including FCS). 
	TxDropPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	This counter is increased every time a transmit packet is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. 
	TxQPKTQ0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS0, which is specified in MIB queue select register when QoS is enabled. 
	TxBroadcastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	TxMulticastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	TxUnicastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are addressed to a unicast address. 
	TxCollisions(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of collisions experienced by a port during packet transmissions. 
	TxSingleCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced exactly one collision. 
	TxMultipleCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced more than one collision. 
	TxDeferredTransmit(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets transmitted by a port for which the first transmission attempt is delayed because the medium is busy. 
	TxLateCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times that a collision is detected later than 512 bit-times into the transmission of a packet. 
	TxExcessiveCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets that are not transmitted from a port because the packet experienced 16 transmission attempts. 
	TxFrameInDisc(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of valid packets received that are discarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. 
	TxPausePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE events on a given port. 
	TxQPKTQ1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS1, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS2, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ3(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS3, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ4(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS4, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ5(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS5, which is specified in MIB queue select register when QoS is enabled. 
	RxOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The number of bytes of data received by a port (excluding preamble, but including FCS), including bad packets. 
	RxUndersizePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are less than 64 bytes long (excluding framing bits, but including the FCS). 
	RxPausePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE frames received by a port. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. 
	RxPkts64Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are 64 bytes long. 
	RxPkts65to127Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 65 and 127 bytes long. 
	RxPkts128to255Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 128 and 255 bytes long. 
	RxPkts256to511Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 256 and 511 bytes long. 
	RxPkts512to1023Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 512 and 1023 bytes long. 
	RxPkts1024toMaxPktOctets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 1024 and MaxPacket bytes long. 
	RxOversizePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are greater than standard max frame size. 
	RxJabbers(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that meet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. 
	RxAlignmentErrors(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. 
	RxFCSErrors(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. 
	RxGoodOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of bytes in all good packets received by a port (excluding framing bits but including FCS). 
	RxDropPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. 
	RxUnicastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are addressed to a unicast address. 
	RxMulticastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	RxBroadcastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	RxSAChanges(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times the SA of good receive packets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. 
	RxFragments(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that are less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. 
	RxJumboPkt(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with frame size greater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. 
	RxSymblErr(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of times a valid length packet was received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. 
	InRangeErrCount(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). 
	OutRangeErrCount(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the value of Length/Type field is greater than 1500 and less than 1536. 
	EEE_LPI_EVENT(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle event In asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate (from the receive path) are asserted simultaneously. 
	EEE_LPI_DURATION(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle duration. In symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. 
	RxDiscard(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were discarded by the Forwarding Process. 
	TxQPKTQ6(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ7(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	TxPkts64Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are 64 bytes long. 
	TxPkts65to127Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 65 and 127 bytes long. 
	TxPkts128to255Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 128 and 255 bytes long. 
	TxPkts256to511Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 256 and 511 bytes long. 
	TxPkts512to1023Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 512 and 1023 bytes long. 
	TxPkts1024toMaxPktOctets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 1024 and MaxPacket bytes long. 
Page 40 - IMP port MIB counter Register
	TxOctets_IMP(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of good bytes of data transmitted by a port (excluding preamble, but including FCS). 
	TxDropPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	This counter is increased every time a transmit packet is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. 
	TxQPKTQ0_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS0, which is specified in MIB queue select register when QoS is enabled. 
	TxBroadcastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	TxMulticastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	TxUnicastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are addressed to a unicast address. 
	TxCollisions_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of collisions experienced by a port during packet transmissions. 
	TxSingleCollision_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced exactly one collision. 
	TxMultipleCollision_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced more than one collision. 
	TxDeferredTransmit_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets transmitted by a port for which the first transmission attempt is delayed because the medium is busy. 
	TxLateCollision_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times that a collision is detected later than 512 bit-times into the transmission of a packet. 
	TxExcessiveCollision_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets that are not transmitted from a port because the packet experienced 16 transmission attempts. 
	TxFrameInDisc_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of valid packets received that are discarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. 
	TxPausePkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE events on a given port. 
	TxQPKTQ1_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS1, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ2_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS2, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ3_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS3, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ4_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS4, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ5_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS5, which is specified in MIB queue select register when QoS is enabled. 
	RxOctets_IMP(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The number of bytes of data received by a port (excluding preamble, but including FCS), including bad packets. 
	RxUndersizePkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are less than 64 bytes long (excluding framing bits, but including the FCS). 
	RxPausePkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE frames received by a port. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. 
	RxPkts64Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are 64 bytes long. 
	RxPkts65to127Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 65 and 127 bytes long. 
	RxPkts128to255Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 128 and 255 bytes long. 
	RxPkts256to511Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 256 and 511 bytes long. 
	RxPkts512to1023Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 512 and 1023 bytes long. 
	RxPkts1024toMaxPktOctets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 1024 and MaxPacket bytes long. 
	RxOversizePkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are greater than standard max frame size. 
	RxJabbers_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that meet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. 
	RxAlignmentErrors_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. 
	RxFCSErrors_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. 
	RxGoodOctets_IMP(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of bytes in all good packets received by a port (excluding framing bits but including FCS). 
	RxDropPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is incremented only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. 
	RxUnicastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are addressed to a unicast address. 
	RxMulticastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	RxBroadcastPkts_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	RxSAChanges_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times the SA of good receive packets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. 
	RxFragments_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that are less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. 
	RxJumboPkt_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with frame size greater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. 
	RxSymblErr_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of times a valid length packet was received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. 
	InRangeErrCount_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). 
	OutRangeErrCount_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the value of Length/Type field is greater than 1500 and less than 1536. 
	EEE_LPI_EVENT_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle event In asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate (from the receive path) are asserted simultaneously. 
	EEE_LPI_DURATION_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle duration. In symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. 
	RxDiscard_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were discarded by the Forwarding Process. 
	TxQPKTQ6_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	TxQPKTQ7_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	TxPkts64Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are 64 bytes long. 
	TxPkts65to127Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 65 and 127 bytes long. 
	TxPkts128to255Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 128 and 255 bytes long. 
	TxPkts256to511Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 256 and 511 bytes long. 
	TxPkts512to1023Octets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 512 and 1023 bytes long. 
	TxPkts1024toMaxPktOctets_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 1024 and MaxPacket bytes long. 
Page 48 - QoS Register
	QOS_GLOBAL_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7    P8_AGGREGATION_MODE                  0x0                  0x0	When set the IMP operated as the uplink port to  the upstream network processor and the COS is decided from the TC based the normal packet classification flow. Otherwise, the IMP operates as the interface to the management CPU, and the COS is decided based on the reasons for forwarding the packet to the CPU. 
		  6:5             RESERVED_1                  0x0                  0x0	Reserved 
		    4    P5_AGGREGATION_MODE                  0x0                  0x0	When set the Port5 operated as the uplink port to  the upstream network processor and the COS is decided from the TC based the normal packet classification flow. Otherwise, the Port5 operates as the interface to the management CPU, and the COS is decided based on the reasons for forwarding the packet to the CPU. 
		  3:0             RESERVED_0                  0x0                  0x0	Reserved 
	QoS IEEE 802.1p Enable Register(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0              QOS_1P_EN                0x000                0x000	Enable 802.1p priority for individual ports. Bit 8:0 = Port 8~ Port 0. 
	QOS_EN_DIFFSERV(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0        QOS_EN_DIFFSERV                0x000                0x000	Enable DiffServ priority for individual ports. Bit 8:0 = Port 8~ Port 0. 
	PN_PCP2TC_DEI0(4)	value = 0xFAC688
		 Bits                   Name                Value              Default	Description
		31:24               RESERVED                 0x00                 0x00	Reserved 
		23:21         TAG111_PRI_MAP                  0x7                  0x7	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 111 
		20:18         TAG110_PRI_MAP                  0x6                  0x6	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 110 
		17:15         TAG101_PRI_MAP                  0x5                  0x5	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 101 
		14:12         TAG100_PRI_MAP                  0x4                  0x4	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 100 
		 11:9         TAG011_PRI_MAP                  0x3                  0x3	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 011 
		  8:6         TAG010_PRI_MAP                  0x2                  0x2	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 010 
		  5:3         TAG001_PRI_MAP                  0x1                  0x1	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 001 
		  2:0         TAG000_PRI_MAP                  0x0                  0x0	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 000 
	IMP_PCP2TC_DEI0(4)	value = 0xFAC688
		 Bits                   Name                Value              Default	Description
		31:24               RESERVED                 0x00                 0x00	Reserved 
		23:21         TAG111_PRI_MAP                  0x7                  0x7	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 111 
		20:18         TAG110_PRI_MAP                  0x6                  0x6	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 110 
		17:15         TAG101_PRI_MAP                  0x5                  0x5	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 101 
		14:12         TAG100_PRI_MAP                  0x4                  0x4	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 100 
		 11:9         TAG011_PRI_MAP                  0x3                  0x3	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 011 
		  8:6         TAG010_PRI_MAP                  0x2                  0x2	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 010 
		  5:3         TAG001_PRI_MAP                  0x1                  0x1	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 001 
		  2:0         TAG000_PRI_MAP                  0x0                  0x0	Priority Map for DEI is equal to 0. The TC value is mapped from the 802.1P/1Q Priority Tag field with 000 
	QOS_DIFF_DSCP0(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		47:45        PRI_DSCP_001111                  0x0                  0x0	DiffServ DSCP== 001111 to Priority ID map Register. 
		44:42        PRI_DSCP_001110                  0x0                  0x0	DiffServ DSCP== 001110 to Priority ID map Register. 
		41:39        PRI_DSCP_001101                  0x0                  0x0	DiffServ DSCP== 001101 to Priority ID map Register. 
		38:36        PRI_DSCP_001100                  0x0                  0x0	DiffServ DSCP== 001100 to Priority ID map Register. 
		35:33        PRI_DSCP_001011                  0x0                  0x0	DiffServ DSCP== 001011 to Priority ID map Register. 
		32:30        PRI_DSCP_001010                  0x0                  0x0	DiffServ DSCP== 001010 to Priority ID map Register. 
		29:27        PRI_DSCP_001001                  0x0                  0x0	DiffServ DSCP== 001001 to Priority ID map Register. 
		26:24        PRI_DSCP_001000                  0x0                  0x0	DiffServ DSCP== 001000 to Priority ID map Register. 
		23:21        PRI_DSCP_000111                  0x0                  0x0	DiffServ DSCP== 000111 to Priority ID map Register. 
		20:18        PRI_DSCP_000110                  0x0                  0x0	DiffServ DSCP== 000110 to Priority ID map Register. 
		17:15        PRI_DSCP_000101                  0x0                  0x0	DiffServ DSCP== 000101 to Priority ID map Register. 
		14:12        PRI_DSCP_000100                  0x0                  0x0	DiffServ DSCP== 000100 to Priority ID map Register. 
		 11:9        PRI_DSCP_000011                  0x0                  0x0	DiffServ DSCP== 000011 to Priority ID map Register. 
		  8:6        PRI_DSCP_000010                  0x0                  0x0	DiffServ DSCP== 000010 to Priority ID map Register. 
		  5:3        PRI_DSCP_000001                  0x0                  0x0	DiffServ DSCP== 000001 to Priority ID map Register. 
		  2:0        PRI_DSCP_000000                  0x0                  0x0	DiffServ DSCP== 000000 to Priority ID map Register. 
	QOS_DIFF_DSCP1(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		47:45        PRI_DSCP_011111                  0x0                  0x0	DiffServ DSCP== 011111 to Priority ID map Register. 
		44:42        PRI_DSCP_011110                  0x0                  0x0	DiffServ DSCP== 011110 to Priority ID map Register. 
		41:39        PRI_DSCP_011101                  0x0                  0x0	DiffServ DSCP== 011101 to Priority ID map Register. 
		38:36        PRI_DSCP_011100                  0x0                  0x0	DiffServ DSCP== 011100 to Priority ID map Register. 
		35:33        PRI_DSCP_011011                  0x0                  0x0	DiffServ DSCP== 011011 to Priority ID map Register. 
		32:30        PRI_DSCP_011010                  0x0                  0x0	DiffServ DSCP== 011010 to Priority ID map Register. 
		29:27        PRI_DSCP_011001                  0x0                  0x0	DiffServ DSCP== 011001 to Priority ID map Register. 
		26:24        PRI_DSCP_011000                  0x0                  0x0	DiffServ DSCP== 011000 to Priority ID map Register. 
		23:21        PRI_DSCP_010111                  0x0                  0x0	DiffServ DSCP== 010111 to Priority ID map Register. 
		20:18        PRI_DSCP_010110                  0x0                  0x0	DiffServ DSCP== 010110 to Priority ID map Register. 
		17:15        PRI_DSCP_010101                  0x0                  0x0	DiffServ DSCP== 010101 to Priority ID map Register. 
		14:12        PRI_DSCP_010100                  0x0                  0x0	DiffServ DSCP== 010100 to Priority ID map Register. 
		 11:9        PRI_DSCP_010011                  0x0                  0x0	DiffServ DSCP== 010011 to Priority ID map Register. 
		  8:6        PRI_DSCP_010010                  0x0                  0x0	DiffServ DSCP== 010010 to Priority ID map Register. 
		  5:3        PRI_DSCP_010001                  0x0                  0x0	DiffServ DSCP== 010001 to Priority ID map Register. 
		  2:0        PRI_DSCP_010000                  0x0                  0x0	DiffServ DSCP== 010000 to Priority ID map Register. 
	QOS_DIFF_DSCP2(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		47:45        PRI_DSCP_101111                  0x0                  0x0	DiffServ DSCP== 101111 to Priority ID map Register. 
		44:42        PRI_DSCP_101110                  0x0                  0x0	DiffServ DSCP== 101110 to Priority ID map Register. 
		41:39        PRI_DSCP_101101                  0x0                  0x0	DiffServ DSCP== 101101 to Priority ID map Register. 
		38:36        PRI_DSCP_101100                  0x0                  0x0	DiffServ DSCP== 101100 to Priority ID map Register. 
		35:33        PRI_DSCP_101011                  0x0                  0x0	DiffServ DSCP== 101011 to Priority ID map Register. 
		32:30        PRI_DSCP_101010                  0x0                  0x0	DiffServ DSCP== 101010 to Priority ID map Register. 
		29:27        PRI_DSCP_101001                  0x0                  0x0	DiffServ DSCP== 101001 to Priority ID map Register. 
		26:24        PRI_DSCP_101000                  0x0                  0x0	DiffServ DSCP== 101000 to Priority ID map Register. 
		23:21        PRI_DSCP_100111                  0x0                  0x0	DiffServ DSCP== 000111 to Priority ID map Register. 
		20:18        PRI_DSCP_100110                  0x0                  0x0	DiffServ DSCP== 100110 to Priority ID map Register. 
		17:15        PRI_DSCP_100101                  0x0                  0x0	DiffServ DSCP== 100101 to Priority ID map Register. 
		14:12        PRI_DSCP_100100                  0x0                  0x0	DiffServ DSCP== 100100 to Priority ID map Register. 
		 11:9        PRI_DSCP_100011                  0x0                  0x0	DiffServ DSCP== 100011 to Priority ID map Register. 
		  8:6        PRI_DSCP_100010                  0x0                  0x0	DiffServ DSCP== 100010 to Priority ID map Register. 
		  5:3        PRI_DSCP_100001                  0x0                  0x0	DiffServ DSCP== 100001 to Priority ID map Register. 
		  2:0        PRI_DSCP_100000                  0x0                  0x0	DiffServ DSCP== 100000 to Priority ID map Register. 
	QOS_DIFF_DSCP3(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		47:45        PRI_DSCP_111111                  0x0                  0x0	DiffServ DSCP== 111111 to Priority ID map Register. 
		44:42        PRI_DSCP_111110                  0x0                  0x0	DiffServ DSCP== 111110 to Priority ID map Register. 
		41:39        PRI_DSCP_111101                  0x0                  0x0	DiffServ DSCP== 111101 to Priority ID map Register. 
		38:36        PRI_DSCP_111100                  0x0                  0x0	DiffServ DSCP== 111100 to Priority ID map Register. 
		35:33        PRI_DSCP_111011                  0x0                  0x0	DiffServ DSCP== 111011 to Priority ID map Register. 
		32:30        PRI_DSCP_111010                  0x0                  0x0	DiffServ DSCP== 111010 to Priority ID map Register. 
		29:27        PRI_DSCP_111001                  0x0                  0x0	DiffServ DSCP== 111001 to Priority ID map Register. 
		26:24        PRI_DSCP_111000                  0x0                  0x0	DiffServ DSCP== 111000 to Priority ID map Register. 
		23:21        PRI_DSCP_110111                  0x0                  0x0	DiffServ DSCP== 110111 to Priority ID map Register. 
		20:18        PRI_DSCP_110110                  0x0                  0x0	DiffServ DSCP== 110110 to Priority ID map Register. 
		17:15        PRI_DSCP_110101                  0x0                  0x0	DiffServ DSCP== 110101 to Priority ID map Register. 
		14:12        PRI_DSCP_110100                  0x0                  0x0	DiffServ DSCP== 110100 to Priority ID map Register. 
		 11:9        PRI_DSCP_110011                  0x0                  0x0	DiffServ DSCP== 110011 to Priority ID map Register. 
		  8:6        PRI_DSCP_110010                  0x0                  0x0	DiffServ DSCP== 110010 to Priority ID map Register. 
		  5:3        PRI_DSCP_110001                  0x0                  0x0	DiffServ DSCP== 110001 to Priority ID map Register. 
		  2:0        PRI_DSCP_110000                  0x0                  0x0	DiffServ DSCP== 110000 to Priority ID map Register. 
	PID2TC(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:27               RESERVED                 0x00                 0x00	Reserved 
		 26:0                 PID2TC            0x0000000            0x0000000	Port to TC mapping table entry corresponding to the ingress port on which the packet was received. bit[26:24]: TC mapping for port 8. bit[23:21]: TC mapping for port 7. bit[20:18]: reserved. bit[17:15]: TC mapping for port 5. bit[14:12]: TC mapping for port 4. bit[11:9]: TC mapping for port 3. bit[8:6]: TC mapping for port 2. bit[5:3]: TC mapping for port 1. bit[2:0]: TC mapping for port 0. 
	TC_SEL_TABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14               TC_SEL_7                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		13:12               TC_SEL_6                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		11:10               TC_SEL_5                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  9:8               TC_SEL_4                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  7:6               TC_SEL_3                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  5:4               TC_SEL_2                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  3:2               TC_SEL_1                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  1:0               TC_SEL_0                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
	IMP_TC_SEL_TABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14               TC_SEL_7                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		13:12               TC_SEL_6                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		11:10               TC_SEL_5                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  9:8               TC_SEL_4                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  7:6               TC_SEL_3                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  5:4               TC_SEL_2                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  3:2               TC_SEL_1                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
		  1:0               TC_SEL_0                  0x0                  0x0	A lookup table is indexed by the internal flags, including IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. 
	CPU2COS_MAP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		17:15             EXCPT_PRCS                  0x0                  0x0	The packet forwarded to the CPU for Exception Processing reason. The COS selection is based on the highest COS values among all the reasons for the packet. 
		14:12             PRTC_SNOOP                  0x0                  0x0	The packet forwarded to the CPU for Protocol Snooping reason. The COS selection is based on the highest COS values among all the reasons for the packet. 
		 11:9             PRTC_TRMNT                  0x0                  0x0	The packet forwarded to the CPU for Protocol Termination reason. The COS selection is based on the highest COS values among all the reasons for the packet. 
		  8:6                 SW_FLD                  0x0                  0x0	The packet forwarded to the CPU for Switching/ Flooding reason. The COS selection is based on the highest COS values among all the reasons for the packet. 
		  5:3                 SA_LRN                  0x0                  0x0	The packet forwarded to the CPU for SA Learning reason.The COS selection is based on the highest COS values among all the reasons for the packet. 
		  2:0                 MIRROR                  0x0                  0x0	The packet forwarded to the CPU for mirroring reason. The COS selection is based on the highest COS values among all the reasons for the packet. 
	PN_TC2COS_MAP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:24      BCAST_DLF_DROP_TC                 0x00                 0x00	Broadcast and DLF Packet Drop Control for each TC When the bit is enabled, the broadcast and DLF (Unicast and Multicast) packet for this TC will be dropped. 0: Drop Disable 1: Drop Enable Bit[31]: TC is 7 Bit[30]: TC is 6 Bit[29]: TC is 5 Bit[28]: TC is 4 Bit[27]: TC is 3 Bit[26]: TC is 2 Bit[25]: TC is 1 Bit[24]: TC is 0 
		23:21          PRT111_TO_QID                  0x0                  0x0	*** Note that *** Queue ID 0: 000 Queue ID 1: 001 Queue ID 2: 010 Queue ID 3: 011 Queue ID 4: 100 Queue ID 5: 101 Priority ID 111 mapped to TX Queue ID. 
		20:18          PRT110_TO_QID                  0x0                  0x0	Priority ID 110 mapped to TX Queue ID. 
		17:15          PRT101_TO_QID                  0x0                  0x0	Priority ID 101 mapped to TX Queue ID. 
		14:12          PRT100_TO_QID                  0x0                  0x0	Priority ID 100 mapped to TX Queue ID. 
		 11:9          PRT011_TO_QID                  0x0                  0x0	Priority ID 011 mapped to TX Queue ID. 
		  8:6          PRT010_TO_QID                  0x0                  0x0	Priority ID 010 mapped to TX Queue ID. 
		  5:3          PRT001_TO_QID                  0x0                  0x0	Priority ID 001 mapped to TX Queue ID. 
		  2:0          PRT000_TO_QID                  0x0                  0x0	Priority ID 000 mapped to TX Queue ID. 
	IMP_TC2COS_MAP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:24      BCAST_DLF_DROP_TC                 0x00                 0x00	Broadcast and DLF Packet Drop Control for each TC When the bit is enabled, the broadcast and DLF (Unicast and Multicast) packet for this TC will be dropped. 0: Drop Disable 1: Drop Enable Bit[31]: TC is 7 Bit[30]: TC is 6 Bit[29]: TC is 5 Bit[28]: TC is 4 Bit[27]: TC is 3 Bit[26]: TC is 2 Bit[25]: TC is 1 Bit[24]: TC is 0 
		23:21          PRT111_TO_QID                  0x0                  0x0	*** Note that *** Queue ID 0: 000 Queue ID 1: 001 Queue ID 2: 010 Queue ID 3: 011 Queue ID 4: 100 Queue ID 5: 101 Priority ID 111 mapped to TX Queue ID. 
		20:18          PRT110_TO_QID                  0x0                  0x0	Priority ID 110 mapped to TX Queue ID. 
		17:15          PRT101_TO_QID                  0x0                  0x0	Priority ID 101 mapped to TX Queue ID. 
		14:12          PRT100_TO_QID                  0x0                  0x0	Priority ID 100 mapped to TX Queue ID. 
		 11:9          PRT011_TO_QID                  0x0                  0x0	Priority ID 011 mapped to TX Queue ID. 
		  8:6          PRT010_TO_QID                  0x0                  0x0	Priority ID 010 mapped to TX Queue ID. 
		  5:3          PRT001_TO_QID                  0x0                  0x0	Priority ID 001 mapped to TX Queue ID. 
		  2:0          PRT000_TO_QID                  0x0                  0x0	Priority ID 000 mapped to TX Queue ID. 
	PN_PCP2TC_DEI1(4)	value = 0xFAC688
		 Bits                   Name                Value              Default	Description
		31:24               RESERVED                 0x00                 0x00	Reserved 
		23:21         TAG111_PRI_MAP                  0x7                  0x7	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 111 
		20:18         TAG110_PRI_MAP                  0x6                  0x6	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 110 
		17:15         TAG101_PRI_MAP                  0x5                  0x5	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 101 
		14:12         TAG100_PRI_MAP                  0x4                  0x4	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 100 
		 11:9         TAG011_PRI_MAP                  0x3                  0x3	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 011 
		  8:6         TAG010_PRI_MAP                  0x2                  0x2	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 010 
		  5:3         TAG001_PRI_MAP                  0x1                  0x1	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 001 
		  2:0         TAG000_PRI_MAP                  0x0                  0x0	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 000 
	IMP_PCP2TC_DEI1(4)	value = 0xFAC688
		 Bits                   Name                Value              Default	Description
		31:24               RESERVED                 0x00                 0x00	Reserved 
		23:21         TAG111_PRI_MAP                  0x7                  0x7	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 111 
		20:18         TAG110_PRI_MAP                  0x6                  0x6	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 110 
		17:15         TAG101_PRI_MAP                  0x5                  0x5	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 101 
		14:12         TAG100_PRI_MAP                  0x4                  0x4	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 100 
		 11:9         TAG011_PRI_MAP                  0x3                  0x3	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 011 
		  8:6         TAG010_PRI_MAP                  0x2                  0x2	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 010 
		  5:3         TAG001_PRI_MAP                  0x1                  0x1	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 001 
		  2:0         TAG000_PRI_MAP                  0x0                  0x0	Priority Map for DEI is equal to 1. The TC value is mapped from the 802.1P/1Q Priority Tag field with 000 
Page 49 - Port Based VLAN Register
	PORT_VLAN_CTL(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0         PORT_EGRESS_EN                0x1FF                0x1FF	Per bit per port VLAN forwarding vector. A bit mask corresponding to the physical ports on the chip. Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port. Bit 5: Port 5. Bit 0-3: Port 0-3. 
	PORT_VLAN_CTL_IMP(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0         PORT_EGRESS_EN                0x1FF                0x1FF	Per bit per port VLAN forwarding vector. A bit mask corresponding to the physical ports on the chip. Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port. Bit 5: Port 5. Bit 0-3: Port 0-3. 
Page 50 - Trunking Register
	MAC_TRUNK_CTL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:4               SERVER_1                  0x0                  0x0	Reserved 
		    3         EN_TRUNK_LOCAL                  0x0                  0x0	Enable Mac trunking. The chip support 2 trunking groups. The trunking group can support up to 4 ports as defined trunking group register. 
		    2               SERVER_0                  0x0                  0x0	Reserved 
		  1:0               HASH_SEL                  0x0                  0x0	index selection 00 = Use hash ((VLAN_ID + MAC_DA) ^ (VLAN_ID + MAC_SA)) to generate index. 01 = Use hash (VLAN_ID + MAC_DA) to generate index. 10 = Use hash (VLAN_ID + MAC_SA) to generate index. 11 = Illegal state. 
	TRUNK_GRP_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0           EN_TRUNK_GRP                0x000                0x000	Trunk Group Enable 1 0 Bit 8: IMP port. Bit 7: port 7. Bits[5:0]: port 5-0. 
Page 52 - 
	VLAN_CTRL0(1)	value = 0x63
		 Bits                   Name                Value              Default	Description
		    7                VLAN_EN                  0x0                  0x0	When set to 1, the 802.1Q VLAN function will be  enabled. This bit must be set if double tagging (dt_mode or idt_mode) is enable. 
		  6:5        VLAN_LEARN_MODE                  0x3                  0x3	00: SVL (Shared VLAN Learning Mode) (MAC used to hash ARL table). 11:IVL(Individual VLAN Learning Mode) (MAC and VID used to hash ARL table). 10 = illegal Setting. 01 = illegal Setting. This rule applies to 1Q enable mode. dt_mode and idt_mode. Note: When SVL mode (00) is selected, 1. the VID in the ARL table will be learned to 0 in the hardware SA learning stage. 2. the VID (0) should be programmed in the VLAN table. 
		    4             RESERVED_1                  0x0                  0x0	Reserved 
		    3          CHANGE_1Q_VID                  0x0                  0x0	Change 1Q VID to PVID This bit controls whether to replace 1Q VID to PVID. (This bit can't be set in iDT_mode) For example, when this bit is zero: No change for 1Q/ISP tag if VID!=0. when this bit is one: a.For a single tag frame with VID!=0, change the VID to PVID. b.For a double tag frame with outer tag VID!=0, change the outer tag VID to PVID. 
		    2             RESERVED_0                  0x0                  0x0	Reserved 
		    1    CHANGE_1P_VID_OUTER                  0x1                  0x1	Change Outer 1P VID to PVID This bit controls whether to replace Ingress Outer 1P VID. (ingress VID=12'h000) to PVID For example When this bit is zero: Do not change the Outer tag VID when this bit is one: a.For a single tag frame with VID==0, change the VID to PVID b.For a double tag frame with VID==0, change the outer tag VID to PVID. 
		    0    CHANGE_1P_VID_INNER                  0x1                  0x1	Change Inner 1P VID to PVID This bit controls whether to replace Ingress Inner 1P VID. (ingress VID=12'h000) to PVID For example When this bit is zero: (Falcon DT mode compatible) Do not change the Inner tag VID when this bit is one: For a double tag frame with the inner tag VID==0, change the inner tag VID to PVID. 
	VLAN_CTRL1(1)	value = 0x2
		 Bits                   Name                Value              Default	Description
		    7             RESERVED_3                  0x0                  0x0	Reserved 
		    6   EN_IPMC_BYPASS_UNTAG                  0x0                  0x0	When deasserted, the IPMC frames tag/untag will be controlled by V_untagmap. When asserted, The IPMC frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. 
		    5  EN_IPMC_BYPASS_FWDMAP                  0x0                  0x0	When asserted will not check IPMC frame with V_fwdmap. This rule applies to 1Q enable, dt_mode and idt_mode. 
		    4             RESERVED_2                  0x0                  0x0	Reserved It's illegal to set 1. 
		    3     EN_RSV_MCAST_UNTAG                  0x0                  0x0	When asserted, reserved multicast frames tag/ untag will be controlled by v_untagmap. When deasserted, reserved multicast frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. **Reserved multicast frames except GMRP amd GVRP. 
		    2    EN_RSV_MCAST_FWDMAP                  0x0                  0x0	When asserted, reserved multicast frames (except GMRP and GVRP) will be checked by v_fwdmap. **This rule applies to 1Q enable, dt_mode and idt_mode. 
		    1             RESERVED_1                  0x1                  0x1	Reserved It's illegal to set 0. 
		    0             RESERVED_0                  0x0                  0x0	Reserved 
	VLAN_CTRL2(1)	value = 0x10
		 Bits                   Name                Value              Default	Description
		    7               RESERVED                  0x0                  0x0	No Description.
		    6   EN_GMRP_GVRP_UNTAG_M                  0x0                  0x0	When asserted, GMRP/GVRP frames tag/untag  will be controlled by v_untagmap. When deasserted,GMRP/GVRP frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. 
		    5   EN_GMRP_GVRP_V_FWDMA                  0x0                  0x0	When set to 1, GMRP,GVRP will be checked by  v_fwdmap. ** this rule do not apply to MII_manage EXP and SPI ports. 
		  4:3             RESERVED_2                  0x2                  0x2	Reserved 
		    2  EN_MIIM_BYPASS_V_FWDM                  0x0                  0x0	When set to 1, frames reveived by MII_manage  port will bypass V_fwdmap checking. **This rule applies to 1Q enable, dt_mode and idt_mode. 
		  1:0             RESERVED_0                  0x0                  0x0	Reserved 
	VLAN_CTRL3(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0          EN_DROP_NON1Q                0x000                0x000	When enabled, any non_1Q frame will be dropped by this port. Ports 8-0 respectively. This field makes no effect under the double tagging modes. This field is ignored by IMP port(s), the IMP port(s) won't drop non 1Q frames even this field is set. 
	VLAN_CTRL4(1)	value = 0xC0
		 Bits                   Name                Value              Default	Description
		  7:6           INGR_VID_CHK                  0x3                  0x3	00: forward ingress VID violation frame (VID is not in v_fwdmap). But do not learn in ARL table. 01: Drop frame if frame has VID violation, not Learned. 10: Do not check ingress VID violation.(Forward and Learn as no violation case) 11:Forward ingress VIO violation frame to IMP, but not learn(default) **This field is ignored by IMP port(s), the IMP port(s) won't check ingress VID violation frames. 
		    5        EN_MGE_REV_GVRP                  0x0                  0x0	When set to 1. management port (the port with CPU) will be the destination port of GVRP frame. 
		    4        EN_MGE_REV_GMRP                  0x0                  0x0	When set to 1, management port (the port with CPU) will be the destination port of GMRP frame. In multiple chip system, a GMRP frame received by a chip without CPU will pass it to expansion port, and eventually it will be forward to CPU. 
		  3:2          EN_DOUBLE_TAG                  0x0                  0x0	Enable double tagging mode. 0:Disable double tagging mode 01:Enable dt_mode(Falcon double tagging mode) 10:Enable idt_mode(intelligent double tagging mode in Vulcan) when idt_mode is enable, egress VID remarking is achieved by CFP classification ID. 11:Reserved 
		    1       RESV_MCAST_FLOOD                  0x0                  0x0	When chip is programmed as double tag mode(dt_mode and idt_mode) and management mode. 1: flood (include all data port and CPU) reserved mcast based on the VLAN rule. 0: trap reserved mcast to CPU. reserved multicast include 01-80-c2-00-00- (00,02-2f) 
		    0             RESERVED_1                  0x0                  0x0	Reserved 
	VLAN_CTRL5(1)	value = 0x10
		 Bits                   Name                Value              Default	Description
		    7             RESERVED_2                  0x0                  0x0	Reserved #Enable Reserved Multicast Address Learn #1: The frame with reserved multicast DA will be learned. # Either {SA+Default PVID} or {SA + Frame VID} #0: It will not be learned. 
		    6            PRESV_NON1Q                  0x0                  0x0	- en_preserv_non_1q_frame: (default 0) When set to 1, regardless of untag map in VLAN table, non-1Q frames (including 802.1p frames) will not be changed at TX. This field makes no effect under the double tagged modes (dt_mode and idt_mode). 
		    5             RESERVED_1                  0x0                  0x0	Reserved 
		    4  EGRESS_DIR_FRM_BYPASS                  0x1                  0x1	Egress Directed Frame Bypass Trunking Re- direction Enable Set to 1: Egress Directed Frame From Management Port will bypass Re-Trunking Re- directed Rule Set to 0: Egress Directed Frame will From Management Port will follow Trunking Re- directed Rule. 
		    3       DROP_VTABLE_MISS                  0x0                  0x0	When set to 1, a frame with V_table miss will be dropped. When set to 0, a frame with V_table miss will be forwarded to IMP. 
		    2         EN_VID_FFF_FWD                  0x0                  0x0	0: comply with standard, drop frame. 1: forward frame. 
		    1             RESERVED_0                  0x0                  0x0	Reserved 
		    0  EN_CPU_RX_BYP_INNER_C                  0x0                  0x0	1:The management port (IMP) will ignore CRC check. 0:The management port (IMP) with CPU on it will check the CRC. 
	VLAN_CTRL6(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:5             RESERVED_1                  0x0                  0x0	Reserved 
		    4       DIS_ARL_BUST_LMT                  0x0                  0x0	Reserved 
		  3:1             RESERVED_0                  0x0                  0x0	Reserved 
		    0      STRICT_SFD_DETECT                  0x0                  0x0	Reserved 
	VLAN_MULTI_PORT_ADDR_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		   11      EN_MPORT5_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD5 will be checked by v_untagmap  ** this rule do not apply to MII_manage or idt_mode.   ** When set to 0, MPORT_ADDx frames will be preserved tagged type of frames as follows, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frames on ingress -> tagged frames on egress. 3.1p frame on ingress -> 1Q frame on egress. 
		   10    EN_MPORT5_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD5 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
		    9      EN_MPORT4_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD4 will be checked by v_untagmap ** this rule do not apply to MII_manage 
		    8    EN_MPORT4_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD4 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
		    7      EN_MPORT3_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD3 will be checked by v_untagmap ** this rule do not apply to MII_manage 
		    6    EN_MPORT3_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD3 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
		    5      EN_MPORT2_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD2 will be checked by v_untagmap ** this rule do not apply to MII_manage 
		    4    EN_MPORT2_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD2 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
		    3      EN_MPORT1_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD1 will be checked by v_untagmap ** this rule do not apply to MII_manage 
		    2    EN_MPORT1_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD1 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
		    1      EN_MPORT0_UTG_MAP                  0x0                  0x0	When set to 1, MPORT_ADD0 will be checked by v_untagmap ** this rule do not apply to MII_manage 
		    0    EN_MPORT0_V_FWD_MAP                  0x0                  0x0	When set to 1, MPORT_ADD0 will be checked by v_fwdmap ** this rule do not apply to MII_manage 
	DEFAULT_1Q_TAG(2)	value = 0x1
		 Bits                   Name                Value              Default	Description
		15:13                    PRI                  0x0                  0x0	Default IEEE 802.1Q priority If an ISP-tag or a customer tag is added to any incoming frame, these bits are the default priority value for the new tag. 
		   12                    CFI                  0x0                  0x0	Canonical Form Indicator (The chip don't care this bit). 
		 11:0                    VID                0x001                0x001	Default VLAN ID('h0 and 'hfff are illegal setting). When incoming packet is non-1Q tagged frame or priority tagged frame, Default VLAN ID will be used as the VID for the port if VLAN_1Q enabled. 
	DEFAULT_1Q_TAG_IMP(2)	value = 0x1
		 Bits                   Name                Value              Default	Description
		15:13                    PRI                  0x0                  0x0	Default IEEE 802.1Q priority If an ISP-tag or a customer tag is added to any incoming frame, these bits are the default priority value for the new tag. 
		   12                    CFI                  0x0                  0x0	Canonical Form Indicator (The chip don't care this bit). 
		 11:0                    VID                0x001                0x001	Default VLAN ID.('h0 and 'hfff are illegal setting). When incoming packet is non-1Q tagged frame or priority tagged frame, Default VLAN ID will be used as the VID for the port if VLAN_1Q enabled. 
	DTAG_TPID(2)	value = 0x88A8
		 Bits                   Name                Value              Default	Description
		 15:0               ISP_TPID               0x88A8               0x88A8	TPID used to identify double tagged frame or not. 
	ISP_SEL_PORTMAP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0            ISP_PORTMAP                0x000                0x000	Bitmap to define which port as ISP-port. 
	EGRESS_VID_RMK_TBL_ACS(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   31           GLOBAL_WR_EN                  0x0                  0x0	Reserved 
		30:16              RESERVED1               0x0000               0x0000	Reserved 
		 15:8               TBL_ADDR                 0x00                 0x00	VID remarking table address This field define the address of the VID remarking table, from address 0 to address 255. 
		  7:4            EGRESS_PORT                  0x0                  0x0	Egress Port Select This field selects which egress port of the VID remarking table is selected for the access. 4'b0000: port 0 4'b0001: port 1 4'b0010: port 2 4'b0011: port 3 4'b0100: port 4 4'b0101: port 5 4'b0111: port 7 4'b1000: port 8(IMP port) Others: reserved 
		    3              RESERVED2                  0x0                  0x0	Reserved 
		    2              RESET_EVT                  0x0                  0x0	Clear All EVT Tables When this bit is set, it reset sll the EVT tables. This bit will be auto-cleared by hardware when the reset is done. 
		    1                     OP                  0x0                  0x0	Operation 1'b0: Read operation (the data read from the table is specified in the Egress VID remarking Table DATA Register) 1'b1: Write operation (the data to be written to the table is specified in the Egress VID remarking Table Data Register) 
		    0             START_DONE                  0x0                  0x0	Operation Start Software set this bit to start the operation after having configured all the necessary operation related information to the registers. Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done. 
	EGRESS_VID_RMK_TBL_DATA(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:30              RESERVED1                  0x0                  0x0	Reserved 
		29:28               OUTER_OP                  0x0                  0x0	Outer Tag Operation This field specifies how the outer tag is modified. 00: as is 01: as received 10: removed 11: VID remarking 
		27:16              OUTER_VID                0x000                0x000	Outer VID for modification This field specifies the VID of the outer tag remarking. This field is only valid when the operation is set to '11', other than that this field is don't care. 
		15:14              RESERVED2                  0x0                  0x0	Reserved 
		13:12               INNER_OP                  0x0                  0x0	Inner Tag Operation This field specifies how the inner tag is modified. 00: as is 01: as received 10: removed 11: VID remarking 
		 11:0              INNER_VID                0x000                0x000	Inner VID for modification This field specifies the VID of the inner tag remarking. This field is only valid when the operation is set to '11', other than that this field is don't care. 
	JOIN_ALL_VLAN_EN(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0       JOIN_ALL_VLAN_EN                0x000                0x000	Join All VLAN Enable The VLAN-tagged Frame is always allowed to be forwarded to the destination ports irrespective of the FWD_MAP for the VLAN. In addition, no packet will be untagged if the port has this bit set even if the UNTAG_MAP bit is set for this port. 1: Enable. 0: Disable. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: This bit is used to set all VLANs into one group for this port and help user can achieve the Transparent VLAN implementation more easier in CTC3.0 
	PORT_IVL_SVL_CTRL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15        PORT_IVL_SVL_EN                  0x0                  0x0	Enable the Port IVL or SVL Selection 1: Enable Per Port IVL or SVL Setting  0: Use Global IVL or SVL Setting (Page 0x34, Address 0x00)  Note: When this bit is enabled, the SVL domain and IVL domain will coexist in the switch. Currently, users have to take care the VIDs usage in VLAN table between SVL domain and IVL domain. 
		 14:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0       PORT_IVL_SVL_SEL                0x000                0x000	Port IVL or SVL Selection Select the SVL or IVL for the ARL table Lookup. 1: Select SVL 0: Select IVL Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: When PORT_IVL_SVL_EN is enabled, 1. the VIDs are used in SVL ports MUST NOT be used in IVL ports. 2. the VID (0) should be programmed for the SVL ports. 
Page 54 - DOS Prevent Register
	DOS_CTRL(4)	value = 0x1
		 Bits                   Name                Value              Default	Description
		31:14             RESERVED_1              0x00000              0x00000	Reserved 
		   13  ICMPV6_LONG_PING_DROP                  0x0                  0x0	ICMPv6_LongPing:The ICMPv6 Ping (Echo Request) protocol data unit carried in an unfragmented IPv6 datagram with its Payload Length indicating a value greater than the MAX_ICMPv6_Size. 1 0 
		   12  ICMPV4_LONG_PING_DROP                  0x0                  0x0	ICMPv4_LongPing:The ICMPv4 Ping (Echo Request) protocol data unit carried in an unfragmented IPv4 datagram with its Payload Length indicating a value greater than the MAX_ICMPv4_Size + size of IPv4 heater. 1 0 
		   11  ICMPV6_FRAGMENT_DROP_                  0x0                  0x0	ICMPv6_Fragment:The ICMPv6 protocol data unit carrier in a fragmented IPv6 datagram. 1 0 
		   10  ICMPV4_FRAGMENT_DROP_                  0x0                  0x0	ICMPv4_Fragment:The ICMPv4 protocol data unit carrier in a fragmented IPv4 datagram. 1 0 
		    9   TCP_FRAG_ERR_DROP_EN                  0x0                  0x0	TCP_FragError:The Fragment_Offset = 1 in any  fragment of a fragmented IP datagram carrying part of TCP data. 1 0 
		    8   TCP_SHORT_HDR_DROP_E                  0x0                  0x0	TCP_ShortHDR:The length of a TCP header carried in an unfragmented IP datagram or the first fragment of a fragmented IP datagram is less than MIN_TCP_Header_Size. 1 0 
		    7    TCP_SYN_ERR_DROP_EN                  0x0                  0x0	TCP_SYNError:SYN=1 & ACK=0 & SRC_Port<1024 in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    6  TCP_SYNFIN_SCAN_DROP_                  0x0                  0x0	TCP_SYNFINScan:SYN=1 & FIN=1 in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    5  TCP_XMASS_SCAN_DROP_E                  0x0                  0x0	TCP_XMASScan:Seq_Num=0 & FIN=1 & URG=1 & PSH=1 in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    4  TCP_NULL_SCAN_DROP_EN                  0x0                  0x0	TCP_NULLScan:Seq_Num=0 & All TCP_FLAGs=0, in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    3       UDP_BLAT_DROP_EN                  0x0                  0x0	UDP_BLAT:DPport=SPort in a UDP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    2       TCP_BLAT_DROP_EN                  0x0                  0x0	TCP_BLAT:DPort=SPort in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 
		    1        IP_LAND_DROP_EN                  0x0                  0x0	IP_LAND:IPDA=IPSA in an IP(v4/v6) datagram.  1 0 
		    0             RESERVED_0                  0x1                  0x1	Reserved 
	MINIMUM_TCP_HDR_SZ(1)	value = 0x14
		 Bits                   Name                Value              Default	Description
		  7:0         MIN_TCP_HDR_SZ                 0x14                 0x14	MIN_TCP_Header_Size is programmable between 0 and 255 bytes, inclusive. The default value is set to 20 bytes (TCP header without options). 
	MAX_ICMPV4_SIZE_REG(4)	value = 0x200
		 Bits                   Name                Value              Default	Description
		 31:0        MAX_ICMPV4_SIZE           0x00000200           0x00000000	MAX_ICMPv4_Size is programmable between 0 0x20 and 9.6 KB, inclusive. The default value is set to 512 bytes. 
	MAX_ICMPV6_SIZE_REG(4)	value = 0x200
		 Bits                   Name                Value              Default	Description
		 31:0        MAX_ICMPV6_SIZE           0x00000200           0x00000000	MAX_ICMPv6_Size is programmable between 0 0x20 and 9.6 KB, inclusive. The default value is set to 512 bytes. 
	DOS_DIS_LRN_REG(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:1               RESERVED                 0x00                 0x00	Reserved 
		    0            DOS_DIS_LRN                  0x0                  0x0	When this bit is enabled, all frames drop by dos  prevent module will NOT be learned. 
Page 64 - Jumbo Frame Control Register
	JUMBO_PORT_MASK(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:25             RESERVED_1                 0x00                 0x00	Reserved 
		   24        EN_10_100_JUMBO                  0x0                  0x0	Enable 10/100 Port can receive and transmit jumbo frame. Besides Bit[8:0] Jumbo Frame Port Mask select, it requires to set this bit to enable 10/100 Mb/s port jumbo frame support. 
		 23:9             RESERVED_0               0x0000               0x0000	Reserved 
		  8:0     JUMBO_FM_PORT_MASK                0x000                0x000	Jumbo Frame Port Mask. Ports defined in the Jumbo Frame Port Mask Register can Receive/Transmit Jumbo Frame (Frame Size over the bytes defined in "Standard Max. Frame Size" register and less than 9720B). Bit7:0 = Port 7-0 in chip 0.  0: Disable Jumbo Frame Capability,   1: Enable Jumbo Frame Capability,  Jumbo Frames can be allowed to be delivered among these Ports. Non-Jumbo Frame will not be constrained by the register. It is recommended that no more than two ports be enabled simultaneously to ensure system performance. 
	MIB_GD_FM_MAX_SIZE(2)	value = 0x7D0
		 Bits                   Name                Value              Default	Description
		15:14               RESERVED                  0x0                  0x0	Reserved 
		 13:0               MAX_SIZE               0x07D0               0x07D0	Standard Max. Frame Size. The Register defines the Standard MAX. Frame Size for MAC and MIB counter. The register should be either 14'd1518 or 14'd2000. When jumbo is disable, the MAC and MIB counter use this field to check for good frame size. When this field is 1518, 1. Untagged frames will be dropped if the frame size is larger than 1518 bytes. 2. Single tagged frames will be dropped if the frame size is lager than 1522 bytes. 3. Double tagged frames will be dropped if the frame size is lager than 1526 bytes. On the other hand, when this field is 2000, all untagged, single tagged, and double tagged frames will be dropped if the frame size is larger than 2000 bytes. when jumbo is enable, all the frames will be dropped if the frame size is larger than 9720B. The Register setting will affect those MIB counting including in RxSAChange RxgoodOctets RxUnicastPkts RxMulticastPkts RxBroadcastPkts RxOverSizePkts For iProc CTP MAC, The maximum Jumbo size support in the internal CTP MAC for port 5/port 7/port 8 is 2500 byte. More than the packet size will be dropped in the internal CTF MAC. 
Page 65 - Common Ingress Rate control Register
	COMM_IRC_CON(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18             RESERVED_2               0x0000               0x0000	Reserved 
		   17             RATE_TYPE1                  0x0                  0x0	Bit Rate Mode selection for Bucket 1. 0:Absolute Bit Rate Mode Incoming Bit Rate is Defined in Refresh Count in per Ingress Port Rate Control Register with Absolute amount and Nothing about Link Speed. 1:Bit Rate Related to Link Speed Mode Incoming Bit Rate is Define in Refresh Count in Per Ingress Port Rate Control Register with Related Amount to Link Speed 
		 16:9             RESERVED_1                 0x00                 0x00	Reserved 
		    8             RATE_TYPE0                  0x0                  0x0	Bit Rate Mode selection for Bucket 0. 0:Absolute Bit Rate Mode Incoming Bit Rate is Defined in Refresh Count in per Ingress Port Rate Control Register with Absolute amount and Nothing about Link Speed. 1:Bit Rate Related to Link Speed Mode Incoming Bit Rate is Define in Refresh Count in Per Ingress Port Rate Control Register with Related Amount to Link Speed 
		  7:0             RESERVED_0                 0x00                 0x00	Reserved 
	BC_SUP_RATECTRL_P(4)	value = 0x60008010
		 Bits                   Name                Value              Default	Description
		   31             RESERVED_1                  0x0                  0x0	Reserved 
		   30           BUCKET_MODE1                  0x1                  0x1	Reserved 
		   29           BUCKET_MODE0                  0x1                  0x1	Ingress Rate Control Mode Selection for Bucket  0. 1:The incoming packet will be dropped if the allowed bandwidth for those packets defined in Packet Type Mask is up. 0:The Pause Frame/Jamming Frame will be transmitted depend on Full/HalfDuplex Mode if the allowed bandwidth for those packets defined in Packet Type Mask is up. Note: Bucket 0 can be configured as Policer or Shaper and Bucket 1 is fixed to Policer. 
		28:24             RESERVED_0                 0x00                 0x00	Reserved 
		   23             EN_BUCKET1                  0x0                  0x0	Enable Rate Control of the Ingress Port, Bucket  1 1:Enable, 0:Disable. 
		   22             EN_BUCKET0                  0x0                  0x0	Enable Rate Control of the Ingress Port, Bucket  0 1:Enable, 0:Disable. 
		21:19           BUCKET1_SIZE                  0x0                  0x0	Bucket Size for Bucket 1. Bucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB 
		18:11        BUCKET1_REF_CNT                 0x10                 0x10	Refresh Count in Bucket 1. Refresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb 
		 10:8           BUCKET0_SIZE                  0x0                  0x0	Bucket Size for Bucket 0. Bucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB 
		  7:0        BUCKET0_REF_CNT                 0x10                 0x10	Refresh Count in Bucket 0. Refresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb 
	BC_SUP_RATECTRL_IMP(4)	value = 0x60008010
		 Bits                   Name                Value              Default	Description
		   31             RESERVED_1                  0x0                  0x0	Reserved 
		   30             RESERVED_1                  0x1                  0x0	Reserved 
		   29           BUCKET_MODE0                  0x1                  0x1	Ingress Rate Control Mode Selection for Bucket  0. 1:The incoming packet will be dropped if the allowed bandwidth for those packets defined in Packet Type Mask is up. 0:The Pause Frame/Jamming Frame will be transmitted depend on Full/HalfDuplex Mode if the allowed bandwidth for those packets defined in Packet Type Mask is up. Note: Bucket 0 can be configured as Policer or Shaper and Bucket 1 is fixed to Policer. 
		28:24             RESERVED_0                 0x00                 0x00	Reserved 
		   23             EN_BUCKET1                  0x0                  0x0	Enable Rate Control of the Ingress Port, Bucket  1 1:Enable, 0:Disable. 
		   22             EN_BUCKET0                  0x0                  0x0	Enable Rate Control of the Ingress Port, Bucket  0 1:Enable, 0:Disable. 
		21:19           BUCKET1_SIZE                  0x0                  0x0	Bucket Size for Bucket 1. Bucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB 
		18:11        BUCKET1_REF_CNT                 0x10                 0x10	Refresh Count in Bucket 1. Refresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port 8 Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8 Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08 Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8 Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb 
		 10:8           BUCKET0_SIZE                  0x0                  0x0	Bucket Size for Bucket 0. Bucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB 
		  7:0        BUCKET0_REF_CNT                 0x10                 0x10	Refresh Count in Bucket 0. Refresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port 8 Receive Rate Control 1 Register When Bit Rate Mode Selection is 0 (Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8 Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08 Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8 Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb 
	BC_SUP_RATECTRL_1_P(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15             IFG_BYTES1                  0x0                  0x0	Bit Rate Mode Selection for Bucket 1 0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) 
		 14:8               PKT_MSK1                 0x00                 0x00	Packet Mask for Bucket 1 Bit 8: Unicast lookup hit Bit 9: Multicast lookup hit Bit 10: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 11: Broadcast Bit 12: Multicast lookup fail Bit 13: Unicast lookup fail Bit 14: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. 
		    7             IFG_BYTES0                  0x0                  0x0	Bit Rate Mode Selection for Bucket 0 0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) 
		  6:0               PKT_MSK0                 0x00                 0x00	Packet Mask for Bucket 0 Bit 0: Unicast lookup hit Bit 1: Multicast lookup hit Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 3: Broadcast Bit 4: Multicast lookup fail Bit 5: Unicast lookup fail Bit 6: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. 
	BC_SUP_RATECTRL_1_IMP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15             IFG_BYTES1                  0x0                  0x0	Bit Rate Mode Selection for Bucket 1 0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) 
		 14:8               PKT_MSK1                 0x00                 0x00	Packet Mask for Bucket 1 Bit 8: Unicast lookup hit Bit 9: Multicast lookup hit Bit 10: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 11: Broadcast Bit 12: Multicast lookup fail Bit 13: Unicast lookup fail Bit 14: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. 
		    7             IFG_BYTES0                  0x0                  0x0	Bit Rate Mode Selection for Bucket 0 0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) 
		  6:0               PKT_MSK0                 0x00                 0x00	Packet Mask for Bucket 0 Bit 0: Unicast lookup hit Bit 1: Multicast lookup hit Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 3: Broadcast Bit 4: Multicast lookup fail Bit 5: Unicast lookup fail Bit 6: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. 
	BC_SUP_PKTDROP_CNT_P(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0            PK_DROP_CNT           0x00000000           0x00000000	Packet Dropped Count. Record the Dropped packet count for Suppression Drop Count or Jumbo Filtered Count. Reset after the Register has been read. 
	BC_SUP_PKTDROP_CNT_IMP(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0            PK_DROP_CNT           0x00000000           0x00000000	Packet Dropped Count. Record the Dropped packet count for Suppression Drop Count or Jumbo Filtered Count. Reset after the Register has been read. 
Page 66 - EAP Control Register
	EAP_GLO_CON(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		    7             RESERVED_0                  0x0                  0x0	Reserved 
		    6                EN_RARP                  0x0                  0x0	1'b1: allow RARP to pass 1'b0: drop RARP 
		    5                EN_BPDU                  0x0                  0x0	When EAP_BLK_MODE is set, 1'b1: allow BPDU to pass 1'b0: drop BPDU 
		    4                 EN_RMC                  0x0                  0x0	When EAP_BLK_MODE is set, 1'b1: allow DA = 01-80-C2-00-00-02, 04-0F to pass 1'b0: drop DA = 01-80-C2-00-00-02, 04-0F 
		    3                EN_DHCP                  0x0                  0x0	1'b1: allow DHCP to pass 1'b0: drop DHCP 
		    2                 EN_ARP                  0x0                  0x0	1'b1: allow ARP to pass 1'b0: drop ARP 
		    1               EN_2_DIP                  0x0                  0x0	1'b1: 2 subnet destination IP defined in EAP_DIP0_MASK & EAP_DIP1_MASK are allowed to pass 1'b0: drop 
		    0               RESERVED                  0x0                  0x0	Reserved 
	EAP_MULTI_ADDR_CTRL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:6               RESERVED                  0x0                  0x0	Reserved 
		    5              EN_MPORT5                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/60h to pass 1'b0: drop 
		    4              EN_MPORT4                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/50h to pass 1'b0: drop 
		    3              EN_MPORT3                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/40h to pass 1'b0: drop 
		    2              EN_MPORT2                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/30h to pass 1'b0: drop 
		    1              EN_MPORT1                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/20h to pass 1'b0: drop 
		    0              EN_MPORT0                  0x0                  0x0	1'b1: allow multiport address define at Page/ Offset = 04/10h to pass 1'b0: drop 
	EAP_DIP(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:32            DIP_SUB_REG           0x00000000           0x00000000	EAP destination IP subnet register N 
		 31:0           DIP_MASK_REG           0x00000000           0x00000000	EAP destination IP mask register N 
	PORT_EAP_CON(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:53               RESERVED                0x000                0x000	Reserved 
		52:51               EAP_MODE                  0x0                  0x0	00: Basic mode, do not check SA, 01: Reserved  10: Extend mode, check SA & port-number. Drop if SA is unknown.  11: Simplified mode, check SA & port-number. Trap to mgnt-port if SA is unknown. 
		50:49           EAP_BLK_MODE                  0x0                  0x0	00: Do not check EAP_BLK_MODE. 01: Check EAP_BLK_MODE on ingress port, only frame defined in EAP_GCFG will be forwarded. Otherwise frame will be dropped. 10: Reserved 11: Check EAP_BLK_MODE on both ingress and egress port, only frame defined in EAP_GCFG will be forwarded. Especially, the forwarding process will check whether each egress port is at block mode or not. 
		   48          EAP_EN_UNI_DA                  0x0                  0x0	enable EAP frame with DA. 
		 47:0             EAP_UNI_DA       0x000000000000       0x000000000000	EAP frame DA register. 
	PORT_EAP_CON_IMP(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		63:53               RESERVED                0x000                0x000	Reserved 
		52:51               EAP_MODE                  0x0                  0x0	00: Basic mode, do not check SA, 01: Reserved  10: Extend mode, check SA & port-number. Drop if SA is unknown.  11: Simplified mode, check SA & port-number. Trap to mgnt-port if SA is unknown. 
		50:49           EAP_BLK_MODE                  0x0                  0x0	00: Do not check EAP_BLK_MODE. 01: Check EAP_BLK_MODE on ingress port, only frame defined in EAP_GCFG will be forwarded. Otherwise frame will be dropped. 10: Reserved 11: Check EAP_BLK_MODE on both ingress and egress port, only frame defined in EAP_GCFG will be forwarded. Especially, the forwarding process will check whether each egress port is at block mode or not. 
		   48          EAP_EN_UNI_DA                  0x0                  0x0	enable EAP frame with DA. 
		 47:0             EAP_UNI_DA       0x000000000000       0x000000000000	EAP frame DA register. 
Page 67 - MSPT (Multi Spanning Tree) Control Register
	MST_CON(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:1               RESERVED                 0x00                 0x00	Reserved 
		    0              EN_802_1S                  0x0                  0x0	1: Enable 802.1s 0: Only one spanning tree support 
	MST_AGE(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:8               RESERVED             0x000000             0x000000	Reserved 
		  7:0             AGE_EN_PRT                 0x00                 0x00	Per-spanning tree aging enable. 
	MST_TAB(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:27           MST_TAB_RSRV                 0x00                 0x00	Reserved 
		26:24             RESERVED_1                  0x0                  0x0	Reserved 
		23:21               SPT_STA7                  0x0                  0x0	Spanning tree state for port 7. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		20:18             RESERVED_0                  0x0                  0x0	Reserved 
		17:15               SPT_STA5                  0x0                  0x0	Spanning tree state for port 5. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		14:12               SPT_STA4                  0x0                  0x0	Spanning tree state for port 4. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		 11:9               SPT_STA3                  0x0                  0x0	Spanning tree state for port 3. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		  8:6               SPT_STA2                  0x0                  0x0	Spanning tree state for port 2. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		  5:3               SPT_STA1                  0x0                  0x0	Spanning tree state for port 1. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
		  2:0               SPT_STA0                  0x0                  0x0	Spanning tree state for port 0. 000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. 
	SPT_MULTI_ADDR_BPS_CTRL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:6               RESERVED                0x000                0x000	Reserved 
		    5   EN_MPORT5_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD5 will not be checked by  SPT Status 1'b1: The MPORT_ADD5 will be checked by SPT Status 
		    4   EN_MPORT4_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD4 will not be checked by  SPT Status 1'b1: The MPORT_ADD4 will be checked by SPT Status 
		    3   EN_MPORT3_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD3 will not be checked by  SPT Status 1'b1: The MPORT_ADD3 will be checked by SPT Status 
		    2   EN_MPORT2_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD2 will not be checked by  SPT Status 1'b1: The MPORT_ADD2 will be checked by SPT Status 
		    1   EN_MPORT1_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD1 will not be checked by  SPT Status 1'b1: The MPORT_ADD1 will be checked by SPT Status 
		    0   EN_MPORT0_BYPASS_SPT                  0x0                  0x0	1'b0: The MPORT_ADD0 will not be checked by  SPT Status 1'b1: The MPORT_ADD0 will be checked by SPT Status 
Page 69 - Source MAC Address Limit Control Register
	SA_LIMIT_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0            SA_LIMIT_EN                0x000                0x000	Enables MAC Address Limit feature. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: For each trunk port, this feature should be disabled. 
	SA_LRN_CNTR_RST(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15  TOTAL_SA_LRN_CNTR_RST                  0x0                  0x0	Total SA Learned Counter Reset Note:  1. When the Total SA Learned Counter is reset, the total SA learned in the ARL table will be inconsistent with the Total SA Learned Counter.   2. Strong recommend to use this register in debugging purpose.  
		 14:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   PORT_SA_LRN_CNTR_RST                0x000                0x000	Port SA Learned Counter Reset: Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8. Note:  1. When the Port SA Learned Counter is reset, the per port SA learned in the ARL table will be inconsistent with the Port SA Learned Counter.   2. Strong recommend to use this register in debugging purpose.  
	SA_OVERLIMIT_CNTR_RST(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0 PORT_SA_OVER_LIMIT_CNT                0x000                0x000	Port SA Over Limit Counter Reset: Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 
	TOTAL_SA_LIMIT_CTL(2)	value = 0x1000
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0   TOTAL_SA_LRN_CNT_LIM               0x1000               0x1000	Total SA Learned Limit It defines the maximum number of MAC addresses allowed to learn on all ports. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over the maximum ARL table size (4096). If it is written above the maximum ARL table size (4096), it will be to set to the maximum ARL table size (4096). 
	PORT_N_SA_LIMIT_CTL(2)	value = 0x400
		 Bits                   Name                Value              Default	Description
		15:14     OVER_LIMIT_ACTIONS                  0x0                  0x0	Indicates the actions after CFP when the MAC Address Limit of the port is reached.  00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR.   01: Drop the packet and increment SA_OVER_LIMIT_CNTR.  If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.  10: Copy to CPU and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.  11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration. 
		   13               RESERVED                  0x0                  0x0	Reserved 
		 12:0         SA_LRN_CNT_LIM               0x0400               0x0400	Port SA Learned Limit It defines the maximum number of MAC addresses allowed to learn on the ingress port. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over 4096. If it is written above 4096, it will be set to the 4096. 
	PORT_8_SA_LIMIT_CTL(2)	value = 0x400
		 Bits                   Name                Value              Default	Description
		15:14     OVER_LIMIT_ACTIONS                  0x0                  0x0	Indicates the actions after CFP when the MAC Address Limit of the port is reached.  00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR.   01: Drop the packet and increment SA_OVER_LIMIT_CNTR.  If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.  10: Copy to CPU and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.  11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration. 
		   13               RESERVED                  0x0                  0x0	Reserved 
		 12:0         SA_LRN_CNT_LIM               0x0400               0x0400	Port SA Learned Limit It defines the maximum number of MAC addresses allowed to learn on the ingress port. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over 4096. If it is written above 4096, it will be set to the 4096. 
	TOTAL_SA_LRN_CNTR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0    TOTAL_SA_LRN_CNT_NO               0x0000               0x0000	The number of SA MAC addresses learned on all ports. (Software should be able to reset the counter) This counter can't over the value programmed in TOTAL_SA_LRN_CNT_LIM. 
	PORT_N_SA_LRN_CNTR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0          SA_LRN_CNT_NO               0x0000               0x0000	The number of SA MAC addresses learned on the ingress port. (Software should be able to reset the counter) This counter can't over the value programmed in SA_LRN_CNT_LIM. 
	PORT_8_SA_LRN_CNTR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13               RESERVED                  0x0                  0x0	Reserved 
		 12:0          SA_LRN_CNT_NO               0x0000               0x0000	The number of SA MAC addresses learned on the ingress port. (Software should be able to reset the counter) This counter can't over the value programmed in SA_LRN_CNT_LIM. 
	PORT_N_SA_OVERLIMIT_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0     SA_OVER_LIMIT_CNTR           0x00000000           0x00000000	The number of packets exceeded the port SA limit. (Software should be able to reset the counter) 
	PORT_8_SA_OVERLIMIT_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0     SA_OVER_LIMIT_CNTR           0x00000000           0x00000000	The number of packets exceeded the port SA limit. (Software should be able to reset the counter) 
	SA_OVER_LIMIT_COPY_REDIRECT(2)	value = 0x8
		 Bits                   Name                Value              Default	Description
		 15:4               RESERVED                0x000                0x000	Reserved 
		  3:0  COPY_REDIRECT_PORT_ID                  0x8                  0x8	Defines the COPY/REDIRCT PORT ID. When the SA MAC Address limit is reached and the Over Limit Action is configured to COPY or REDIRECT, the incoming packet will be forwarded according to COPY_REDIRCT_PORT_ID. 0000 - 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Port 8 
Page 70 - Port QoS Priority Control Register
	PN_QOS_PRI_CTL(1)	value = 0x10
		 Bits                   Name                Value              Default	Description
		    7  TXQ_EMPTY_STATUS_SELE                  0x0                  0x0	Transmit queue empty status selection for scheduler reference  1: Use the empty status gated by the egress queue shaper  When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.  0: Use the empty status directly generated by the transmit queue  If the transmit queue is not empty, the empty status will never been sent to scheduler. 
		    6               RESERVED                  0x0                  0x0	Reserved 
		    5 NEGATIVE_CREDIT_CLR_DIS                  0x0                  0x0	Disable the clear action whenever the TXQ empty status is received with the negative credit. 1: Disable the clear action When TXQ empty status is received, the negative credit will not be clear. 0: Enable the clear action When TXQ empty status is received, the negative credit will be clear. 
		    4   ROUNDROBIN_BURST_MOD                  0x1                  0x1	Enable the bursting packet transmits from the serviced queue before next arbitration with Round-Robin scheduling. It only affects on any queue configured with WDRR/WRR scheduling. 1: Successive packets will be serviced before the next arbitration. 0: It represents only one packet being serviced before next arbitration. 
		    3       WDRR_GRANULARITY                  0x0                  0x0	Granularity selector for WDRR weight or WRR weight 1: The unit of WRR weight is in term of packet. 0: The unit of WDRR weight is in term of 256- bytes. 
		  2:0       SCHEDULER_SELECT                  0x0                  0x0	Select QoS scheduling algorithm for Q7 - Q0. [Bit2, Bit1, Bit0]: 000: for all Q7 - Q0 are Strict Priority (SP) 001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR) 010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR) 011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR) 100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR) 101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR) 
	IMP_QOS_PRI_CTL(1)	value = 0x10
		 Bits                   Name                Value              Default	Description
		    7  TXQ_EMPTY_STATUS_SELE                  0x0                  0x0	Transmit queue empty status selection for scheduler reference  1: Use the empty status gated by the egress queue shaper  When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.  0: Use the empty status directly generated by the transmit queue  If the transmit queue is not empty, the empty status will never been sent to scheduler. 
		    6               RESERVED                  0x0                  0x0	Reserved 
		    5 NEGATIVE_CREDIT_CLR_DIS                  0x0                  0x0	Disable the clear action whenever the TXQ empty status is received with the negative credit. 1: Disable the clear action When TXQ empty status is received, the negative credit will not be clear. 0: Enable the clear action When TXQ empty status is received, the negative credit will be clear. 
		    4   ROUNDROBIN_BURST_MOD                  0x1                  0x1	Enable the bursting packet transmits from the serviced queue before next arbitration with Round-Robin scheduling. It only affects on any queue configured with WDRR/WRR scheduling.  1: Successive packets will be serviced before the next arbitration.   0: It represents only one packet being serviced before next arbitration.  
		    3       WDRR_GRANULARITY                  0x0                  0x0	Granularity selector for WDRR weight or WRR weight 1: The unit of WRR weight is in term of packet. 0: The unit of WDRR weight is in term of 256- bytes. 
		  2:0       SCHEDULER_SELECT                  0x0                  0x0	Select QoS scheduling algorithm for Q7 - Q0. [Bit2, Bit1, Bit0]: 000: for all Q7 - Q0 are Strict Priority (SP) 001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR) 010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR) 011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR) 100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR) 101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR) 
	IMP_QOS_WEIGHT(8)	value = 0x101010101010101
		 Bits                   Name                Value              Default	Description
		63:56              Q7_WEIGHT                 0x01                 0x01	Queue N Weight Register. ***Service Weight unit is in term of packet count or 256-bytes count*** This field defines the service weight for Queen N if the QoS is under weight round robin mode. If it is strict priority mode, this field doesn't affect the QoS scheduler. User should program higher Queue with higher weight. And this field mustn't be programmed as zero. Queue 7 Weight. 
		55:48              Q6_WEIGHT                 0x01                 0x01	Queue 6 Weight. 
		47:40              Q5_WEIGHT                 0x01                 0x01	Queue 5 Weight. 
		39:32              Q4_WEIGHT                 0x01                 0x01	Queue 4 Weight. 
		31:24              Q3_WEIGHT                 0x01                 0x01	Queue 3 Weight. 
		23:16              Q2_WEIGHT                 0x01                 0x01	Queue 2 Weight. 
		 15:8              Q1_WEIGHT                 0x01                 0x01	Queue 1 Weight. 
		  7:0              Q0_WEIGHT                 0x01                 0x01	Queue 0 Weight. 
Page 71 - Port Shaper Control Register
	PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_PORT_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_PORT_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	PORT_SHAPER_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  PORT_SHAPER_AVB_SHAPI                0x000                0x000	Enable/Disable port shaper AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	PORT_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0     PORT_SHAPER_ENABLE                0x000                0x000	Enable/Disable port Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	PORT_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  PORT_SHAPER_BUCKET_CO                0x000                0x000	Select byte-based or packet-based bucket count in port Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	PORT_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   PORT_SHAPER_BLOCKING                0x000                0x000	Blocking or non-blocking on the Port Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	IFG_BYTES(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0              IFG_BYTES                0x000                0x000	Enable/Disable IFG correction for each egress port.  0: Exclude the preamble and the IFG bytes from the shaping counter.   1: Include the preamble and the IFG bytes in the shaping counter.  Preamble is counted as 8 bytes. IFG is counted as 12 bytes by default, but when IFG shrinking is enabled, it should reflect the actual IFG count in the shaping counter. bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 72 - Port Queue 0 Shaper Control Register
	PN_QUEUE0_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_QUEUE0_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5bit/7.8125us (= 64 Kb/s), (one token = 0.5bit) 
	PN_QUEUE0_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE0_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE0_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE0_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE0_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE0_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE0_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE0_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE0_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE0_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 0 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE0_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE0_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 0 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE0_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE0_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 0 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE0_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE0_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 0 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 73 - Port Queue 1 Shaper Control Register
	PN_QUEUE1_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) 
	IMP_QUEUE1_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE1_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE1_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE1_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE1_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE1_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE1_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE1_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE1_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE1_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE1_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 1 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE1_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE1_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 1 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE1_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE1_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 1 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE1_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE1_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 1 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 74 - Port Queue 2 Shaper Control Register
	PN_QUEUE2_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token =0.5 bit) 
	IMP_QUEUE2_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE2_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE2_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE2_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE2_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE2_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE2_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE2_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE2_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE2_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE2_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 2 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE2_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE2_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 2 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE2_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE2_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 2 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE2_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE2_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 2 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 75 - Port Queue 3 Shaper Control Register
	PN_QUEUE3_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_QUEUE3_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE3_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE3_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE3_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE3_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE3_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE3_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE3_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE3_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE3_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE3_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 3 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE3_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE3_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 3 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE3_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE3_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 3 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE3_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE3_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 3 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 76 - Port Queue 4 Shaper Control Register
	PN_QUEUE4_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_QUEUE4_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE4_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE4_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE4_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE4_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE4_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE4_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE4_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE4_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE4_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE4_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 4 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE4_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE4_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 4 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE4_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE4_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 4 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE4_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE4_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 4 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 77 - Port Queue 5 Shaper Control Register
	PN_QUEUE5_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_QUEUE5_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE5_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE5_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE5_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE5_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE5_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE5_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE5_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE5_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE5_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE5_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 5 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE5_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE5_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 5 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE5_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE5_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 5 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE5_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE5_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 5 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 78 - Port Queue 6 Shaper Control Register
	PN_QUEUE6_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) 
	IMP_QUEUE6_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) 
	PN_QUEUE6_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE6_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE6_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE6_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE6_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE6_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE6_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE6_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE6_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE6_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 6 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE6_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE6_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 6 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE6_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE6_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 6 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE6_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE6_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 6 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 79 - Port Queue 7 Shaper Control Register
	PN_QUEUE7_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	IMP_QUEUE7_MAX_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) 
	PN_QUEUE7_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	IMP_QUEUE7_MAX_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in byte-based mode. Burst size = MAX_THD_SEL * 64B 
	PN_QUEUE7_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	IMP_QUEUE7_SHAPER_STS(4)	value = 0x80000000
		 Bits                   Name                Value              Default	Description
		   31        IN_PROFILE_FLAG                  0x1                  0x1	Indicates the current state of the maximum bandwidth shaper 1: In profile 0: Out-of-profile 
		30:29               RESERVED                  0x0                  0x0	Reserved 
		 28:0             BUCKET_CNT           0x00000000           0x00000000	Current count of the number of tokens in the bucket. Bit 28 is overflow bit. 
	PN_QUEUE7_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	IMP_QUEUE7_MAX_PACKET_REFRESH(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_REFRESH              0x00000              0x00000	The number of tokens removed from the bucket in each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) 
	PN_QUEUE7_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	IMP_QUEUE7_MAX_PACKET_THD_SEL(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:18               RESERVED               0x0000               0x0000	Reserved 
		 17:0            MAX_THD_SEL              0x00000              0x00000	Burst size of the meter in packet-based mode. Burst size = MAX_THD_SEL * 1 packet 
	QUEUE7_AVB_SHAPING_MODE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE7_AVB_SHAPING_MO                0x000                0x000	Enable/Disable queue 7 AVB Shaping mode for each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE7_SHAPER_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0   QUEUE7_SHAPER_ENABLE                0x000                0x000	Enable/Disable queue 7 Shaper for each egress port. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE7_SHAPER_BUCKET_COUNT_SELECT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE7_SHAPER_BUCKET_                0x000                0x000	Select byte-based or packet-based bucket count in queue 7 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
	QUEUE7_SHAPER_BLOCKING(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0  QUEUE7_SHAPER_BLOCKIN                0x000                0x000	Blocking or non-blocking on queue 7 Shaper for each egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. 
Page 112 - Port MIB Snapshot Control Register
	MIB_SNAPSHOT_CTL(1)	value = 0x10
		 Bits                   Name                Value              Default	Description
		    7        SNAPSHOT_STDONE                  0x0                  0x0	Write 1'b1 to initiate MIB snapshot access clear to 1'b0 when MIB snapshot access is done. 
		    6        SNAPSHOT_MIRROR                  0x0                  0x0	1'b1: enable read address to port MIB, but data from MIB snapshot memory. 1'b0: enable to read from port MIB memory. 
		    5               RESERVED                  0x0                  0x0	No Description.
		    4  RST_MIB_SNAPSHOT_CNT_                  0x1                  0x1	When the bit is set and RST_MIB_CNT (page 0x2, offset 0x0, bit 0) is triggered, the MIB snapshot counters at page 0x71 would be reset to 0. 
		  3:0          SNAPSHOT_PORT                  0x0                  0x0	Port number for MIB snapshot function. 
Page 113 - Port MIB Snapshot counter Register
	S_TxOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of good bytes of data transmitted by a port (excluding preamble, but including FCS). 
	S_TxDropPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	This counter is increased every time a transmit packet is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. 
	S_TxQPKTQ0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS0, which is specified in MIB queue select register when QoS is enabled. 
	S_TxBroadcastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	S_TxMulticastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	S_TxUnicastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets transmitted by a port that are addressed to a unicast address. 
	S_TxCollisions(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of collisions experienced by a port during packet transmissions. 
	S_TxSingleCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced exactly one collision. 
	S_TxMultipleCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets successfully transmitted by a port that experienced more than one collision. 
	S_TxDeferredTransmit(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets transmitted by a port for which the first transmission attempt is delayed because the medium is busy. 
	S_TxLateCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times that a collision is detected later than 512 bit-times into the transmission of a packet. 
	S_TxExcessiveCollision(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets that are not transmitted from a port because the packet experienced 16 transmission attempts. 
	S_TxFrameInDisc(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of valid packets received that are discarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. 
	S_TxPausePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE events on a given port. 
	S_TxQPKTQ1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS1, which is specified in MIB queue select register when QoS is enabled. 
	S_TxQPKTQ2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS2, which is specified in MIB queue select register when QoS is enabled. 
	S_TxQPKTQ3(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS3, which is specified in MIB queue select register when QoS is enabled. 
	S_TxQPKTQ4(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS4, which is specified in MIB queue select register when QoS is enabled. 
	S_TxQPKTQ5(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS5, which is specified in MIB queue select register when QoS is enabled. 
	S_RxOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The number of bytes of data received by a port (excluding preamble, but including FCS), including bad packets. 
	S_RxUndersizePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are less than 64 bytes long (excluding framing bits, but including the FCS). 
	S_RxPausePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of PAUSE frames received by a port. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. 
	S_RxPkts64Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are 64 bytes long. 
	S_RxPkts65to127Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 65 and 127 bytes long. 
	S_RxPkts128to255Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 128 and 255 bytes long. 
	S_RxPkts256to511Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 256 and 511 bytes long. 
	S_RxPkts512to1023Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 512 and 1023 bytes long. 
	S_RxPkts1024toMaxPktOctets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of received packets (including error packets) that are between 1024 and MaxPacket bytes long. 
	S_RxOversizePkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are greater than standard max frame size. 
	S_RxJabbers(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that meet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. 
	S_RxAlignmentErrors(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. 
	S_RxFCSErrors(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that have a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. 
	S_RxGoodOctets(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0                  COUNT   0x0000000000000000   0x0000000000000000	The total number of bytes in all good packets received by a port (excluding framing bits but including FCS). 
	S_RxDropPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. 
	S_RxUnicastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are addressed to a unicast address. 
	S_RxMulticastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. 
	S_RxBroadcastPkts(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. 
	S_RxSAChanges(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of times the SA of good receive packets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. 
	S_RxFragments(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of packets received by a port that are less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. 
	S_RxJumboPkt(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with frame size greater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. 
	S_RxSymblErr(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of times a valid length packet was received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. 
	S_InRangeErrCount(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). 
	S_OutRangeErrCount(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of frames received with good CRC and the value of Length/Type field is greater than 1500 and less than 1536. 
	S_EEE_LPI_EVENT(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle event In asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate(from the receive path) are asserted simultaneously. 
	S_EEE_LPI_DURATION(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	EEE low-power idle duration. In symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. 
	S_RxDiscard(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of good packets received by a port that were discarded by the Forwarding Process. 
	S_TxQPKTQ6(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	S_TxQPKTQ7(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The total number of good packets transmitted on COS6, which is specified in MIB queue select register when QoS is enabled. 
	S_TxPkts64Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are 64 bytes long. 
	S_TxPkts65to127Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 65 and 127 bytes long. 
	S_TxPkts128to255Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 128 and 255 bytes long. 
	S_TxPkts256to511Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 256 and 511 bytes long. 
	S_TxPkts512to1023Octets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 512 and 1023 bytes long. 
	S_TxPkts1024toMaxPktOctets(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0                  COUNT           0x00000000           0x00000000	The number of transmitted packets (including error packets) that are between 1024 and MaxPacket bytes long. 
Page 114 - Loop Discovery Register
	LPDET_CFG(2)	value = 0x25
		 Bits                   Name                Value              Default	Description
		   15               RESERVED                  0x0                  0x0	Reserved 
		   14               DFQ_SEL2                  0x0                  0x0	specify which queue to be put for received discovery frame. This bit has to combine with DFQ_SEL to select which Queue will be used. {DFQ_SEL2, DFQ_SEL}: 000: Queue 0 001: Queue 1 010: Queue 2 011: Queue 3 100: Queue 4 101: Queue 5 110: Queue 6 111: Queue 7 
		   13              EN_TXPASS                  0x0                  0x0	1b1:when EN LPDET and act loop detect are active, LoopDetect frame would send out even if prefetch fifo is occupied by low-Q frame. 1b0:follow OV PAUSE ON (bit-2) setting 
		   12               EN_LPDET                  0x0                  0x0	1b1: enable loop detection feature. (Starfighter-2 support for unmanaged mode only) 1b0: disable loop detection feature. 
		   11           LOOP_IMP_SEL                  0x0                  0x0	1'b1: IMP support loop detection feature. 1'b0: IMP do not support loop detection feature. 
		 10:3            LED_RST_CTL                 0x04                 0x04	specify how many times we can miss discovery time before we reset LED_warning_portmap. 
		    2            OV_PAUSE_ON                  0x1                  0x1	1'b1: transmit frame in highest queue even the port is in pause on state (might not work if prefetch fifo is occupied by low-Q frame). 1'b0: transmit frame follow the pause state rule. 
		  1:0                DFQ_SEL                  0x1                  0x1	specify which queue to be put for received discovery frame. These bits have to combine with DFQ_SEL2 to select which Queue will be used. {DFQ_SEL2, DFQ_SEL}: 000: Queue 0 001: Queue 1 010: Queue 2 011: Queue 3 100: Queue 4 101: Queue 5 110: Queue 6 111: Queue 7 
	DF_TIMER(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:4               RESERVED                  0x0                  0x0	Reserved 
		  3:0                DF_TIME                  0x0                  0x0	From 1 sec to 15 sec, 4'h0: 1 sec . . 4'hE: 15 sec scale = 1 sec 
	LED_PORTMAP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0    LED_WARNING_PORTMAP                0x000                0x000	LED indication for loop detection found bit 8 for IMP bit 7:0 for port 7-0 
	MODULE_ID0(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 47:0                 MID_SA       0x000000000000       0x000000000000	48 bit SA for module ID. 
	MODULE_ID1(6)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   47              MID_AVAIL                  0x0                  0x0	module ID available, once 1 st packet received.  1: available. 0: unavailable, wait for 1st packet. 
		46:40               RESERVED                 0x00                 0x00	Reserved 
		39:32            MID_PORTNUM                 0x00                 0x00	8 bit portnum for module ID. 
		 31:0                MID_CRC           0x00000000           0x00000000	32 bits CRC for module ID. 
	LPDET_SA(6)	value = 0x180C2000001
		 Bits                   Name                Value              Default	Description
		 47:0               LPDET_SA       0x0180C2000001       0x000000000000	Loop Detection Frame SA.Reset Value: 0x180c2000001 
Page 133 - Port 5 External PHY MII Register
	G_MIICTL_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15                  RESET                  0x0                  0x0	1: PHY reset. 0: Normal operation. 
		   14               LOOPBACK                  0x0                  0x0	1: Loopback mode. 0: Normal operation. 
		   13            SPD_SEL_LSB                  0x0                  0x1	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		   12                  AN_EN                  0x0                  0x1	1: Auto-Negotiation Enable. 0: Auto-Negotiation disable. 
		   11               PWR_DOWN                  0x0                  0x0	1:low power mode, 0:Normal operation. 
		   10                ISOLATE                  0x0                  0x0	1: Electrically isolate PHY from MII. 0: Normal operation. 
		    9                  RE_AN                  0x0                  0x0	RESTART AUTO-NEGOTIATION. 1: Restart Auto-Negotiation process. 0: Normal operation. 
		    8             DUPLEX_MOD                  0x0                  0x0	1: Full Duplex. 0: Half Duplex. 
		    7               COL_TEST                  0x0                  0x0	1 = Collision test mode enabled, 0 = Collision test mode disabled. 
		    6            SPD_SEL_MSB                  0x0                  0x0	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		  5:0               RESERVED                 0x00                 0x00	External Ignore when read. 
	G_MIISTS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15             B100T4_CAP                  0x0                  0x1	 0 
		   14         B100TX_FDX_CAP                  0x0                  0x1	 0 
		   13             B100TX_CAP                  0x0                  0x1	 0 
		   12           B10T_FDX_CAP                  0x0                  0x1	 0 
		   11               B10T_CAP                  0x0                  0x1	 0 
		   10          B100T2_FD_CAP                  0x0                  0x1	 0 
		    9          B100T2_HD_CAP                  0x0                  0x1	 0 
		    8                EXT_STS                  0x0                  0x1	 0 
		    7               RESERVED                  0x0                  0x0	Reserved 
		    6             MF_PRE_SUP                  0x0                  0x1	 preamble suppressed 0 with preamble suppressed 
		    5         AUTO_NEGO_COMP                  0x0                  0x1	 0 
		    4           REMOTE_FAULT                  0x0                  0x1	 0 
		    3          AUTO_NEGO_CAP                  0x0                  0x1	 0 
		    2               LINK_STA                  0x0                  0x1	 0 
		    1             JABBER_DET                  0x0                  0x1	 0 
		    0                EXT_CAP                  0x0                  0x1	 0 
	G_PHYIDH_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                    OUI               0x0000               0x0143	Bits 3:18 of organizationally unique identifier. 
	G_PHYIDL_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10                    OUI                 0x00                 0x2F	Bits 19:24 of organizationally unique identifier. 
		  9:4                  MODEL                 0x00                 0x0D	Device model number (metal programmable). Note: this register read value come from external PHY. 
		  3:0               REVISION                  0x0                  0x0	Device revision number (metal programmable). Note: this register read value come from external PHY. 
	G_ANADV_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14             RESERVED_2                  0x0                  0x0	write as 0, ignore on read. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11              ASY_PAUSE                  0x0                  0x1	 0 
		   10          ADV_PAUSE_CAP                  0x0                  0x1	 0 
		    9                 B100T4                  0x0                  0x1	 0 
		    8           ADV_B100_FDX                  0x0                  0x1	 0 
		    7              ADV_B100X                  0x0                  0x1	 0 
		    6           ADV_B10T_FDX                  0x0                  0x1	 0 
		    5               ADV_B10T                  0x0                  0x1	 0 
		  4:0           PROTOCOL_SEL                 0x00                 0x01	00001 = IEEE 802.3 CSMA/CD. 
	G_ANLPA_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14            ACKNOWLEDGE                  0x0                  0x1	 0 = link partner has not received link code word. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11        LK_PAR_ASYM_CAP                  0x0                  0x0	link partners asymmetric pause bit. 
		   10              PAUSE_CAP                  0x0                  0x1	 0 
		    9             B100T4_CAP                  0x0                  0x1	 0 
		    8          B100_TXFD_CAP                  0x0                  0x1	 capable 0 capable. 
		    7          B100_TXHD_CAP                  0x0                  0x1	 capable 0 capable. 
		    6            B10T_FD_CAP                  0x0                  0x1	 0 capable. 
		    5            B10T_HD_CAP                  0x0                  0x0	1 0 capable. 
		  4:0           PROTOCOL_SEL                 0x00                 0x00	link partners protocol selector (see IEEE spec for encoding) 
	G_ANEXP_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:7             RESERVED_1                0x000                0x000	ignore on read. 
		    6         NEXT_PAGE_ABLE                  0x0                  0x1	 location, 0 receive location. 
		    5              NEXT_PAGE                  0x0                  0x1	 0 
		    4           PAR_DET_FAIL                  0x0                  0x1	 0 
		    3       LP_NEXT_PAGE_ABI                  0x0                  0x1	 0 
		    2          NEXT_PAGE_ABI                  0x0                  0x1	 0 
		    1               PAGE_REC                  0x0                  0x1	 0 
		    0              LP_AN_ABI                  0x0                  0x1	 0 
	G_ANNXP_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14             RESERVED_1                  0x0                  0x0	ignore on read. 
		   13               MES_PAGE                  0x0                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 location, 0 receive location. 
		 10:0             CODE_FIELD                0x000                0x001	message code field or unformatted code field. 
	G_LPNXP_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14                    ACK                  0x0                  0x1	 0 
		   13               MES_PAGE                  0x0                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 0 
		 10:0             CODE_FIELD                0x000                0x000	message code field or unformatted code field. 
	G_B1000T_CTL_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13              TEST_MODE                  0x0                  0x0	1xx = Test Mode 4 011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. 
		   12       MAST_SLV_CONG_EN                  0x0                  0x1	 0 
		   11    MAST_SLV_CONG_VALUE                  0x0                  0x1	 0 
		   10           REPEATER_DTE                  0x0                  0x1	 0 
		    9          ADV_B1000T_FD                  0x0                  0x1	 0 capable. 
		    8          ADV_B1000T_HD                  0x0                  0x1	 0 capable. 
		  7:0               RESERVED                 0x00                 0x00	write as 0, ignore on read. 
	G_B1000T_STS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15    MAST_SLV_CONG_FAULT                  0x0                  0x1	 0 (cleared by restart_an, an_complete or reg read) 
		   14      MAST_SLV_CONG_STS                  0x0                  0x1	 0 
		   13          LOCAL_REC_STS                  0x0                  0x1	 0 
		   12         REMOTE_REC_STS                  0x0                  0x1	 0 
		   11       LP_B1000T_FD_CAP                  0x0                  0x1	 capable, 0 capable. 
		   10       LP_B1000T_HD_CAP                  0x0                  0x1	 capable, 0 capable. 
		  9:8               RESERVED                  0x0                  0x0	ignore on read. 
		  7:0           IDLE_ERR_CNT                 0x00                 0x00	Number of idle errors since last read. 
	G_EXT_STS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15          B1000X_FD_CAP                  0x0                  0x1	 0 
		   14          B1000X_HD_CAP                  0x0                  0x1	 0 
		   13          B1000T_FD_CAP                  0x0                  0x1	 0 
		   12          B1000T_HD_CAP                  0x0                  0x1	 0 
		 11:0               RESERVED                0x000                0x000	ignore on read. 
	G_PHY_EXT_CTL_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15           MAC_PHY_MODE                  0x0                  0x1	 0 
		   14      DIS_AUTO_MDI_CROS                  0x0                  0x1	 0 
		   13           TRANSMIT_DIS                  0x0                  0x1	 0 
		   12          INTERRUPT_DIS                  0x0                  0x1	 0 
		   11        FORCE_INTERRUPT                  0x0                  0x1	 0 
		   10          BYPASS_ENCODE                  0x0                  0x1	 0 
		    9       BYPASS_SCRAMBLER                  0x0                  0x1	 0 
		    8       BYPASS_NRZI_MLT3                  0x0                  0x1	 0 
		    7       BYPASS_ALIGNMENT                  0x0                  0x1	 0 
		    6          RST_SCRAMBLER                  0x0                  0x1	 0 
		    5     EN_LED_TRAFFIC_MOD                  0x0                  0x1	 0 
		    4           FORCE_LED_ON                  0x0                  0x1	 0 
		    3          FORCE_LED_OFF                  0x0                  0x1	 0 
		    2           BLK_TXEN_MOD                  0x0                  0x0	1 100Base-TX mode, 0 
		    1          GMII_FIFO_MOD                  0x0                  0x0	0=new synchronous mode, 1=old asynchronous mode. 
		    0  B1000T_PCS_TRANS_FIFO                  0x0                  0x1	 0 
	G_PHY_EXT_STS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15   AN_PAGE_SEL_MISMATCH                  0x0                  0x1	 mismatched advertised selector field since last read 0 
		   14    WIRESPEED_DOWNGRADE                  0x0                  0x1	 0 09h. 
		   13         MDI_CROS_STATE                  0x0                  0x1	 0 
		   12          INTERRUPT_STS                  0x0                  0x1	 0 
		   11         REMOTE_REC_STS                  0x0                  0x1	 0 
		   10          LOCAL_REC_STS                  0x0                  0x1	 0 
		    9                   LOCK                  0x0                  0x1	 0 
		    8               LINK_STS                  0x0                  0x1	 0 
		    7            CRC_ERR_DET                  0x0                  0x1	 0 
		    6           CARR_ERR_DET                  0x0                  0x1	 0 = no carrier ext. error detected since last read. 
		    5            BAD_SSD_DET                  0x0                  0x1	 0 
		    4            BAD_ESD_DET                  0x0                  0x1	 0 
		    3            REC_ERR_DET                  0x0                  0x0	1 = receive coding error detected since last read,  0 
		    2          TRMIT_ERR_DET                  0x0                  0x0	1 0 
		    1            LCK_ERR_DET                  0x0                  0x1	 0 
		    0           MLT3_ERR_DET                  0x0                  0x1	 0 
	G_REC_ERR_CNT_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            REC_ERR_CNT               0x0000               0x0000	Number of non-collision packets with receive errors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_FALSE_CARR_CNT_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8         SERDES_BER_CNT                 0x00                 0x00	Number of invalid code groups received while sync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. 
		  7:0            REC_ERR_CNT                 0x00                 0x00	Number of false carrier sense events since last read. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_REC_NOTOK_CNT_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8    LOCAL_REC_NOTOK_CNT                 0x00                 0x00	since last read. Freezes at FFh. 
		  7:0   REMOTE_REC_NOTOK_CNT                 0x00                 0x00	number of times remote receiver status was not OK since last read. Freezes at FFh. 
	G_DSP_COEFFICIENT_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        DSP_COEFFICIENT               0x0000               0x0000	No Description.
	G_DSP_COEFFICIENT_ADDR_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15        ALL_CHANNEL_CTL                  0x0                  0x0	when this bit is set, writes to per-channel control  bits affect all channels, regardless of bits 14:13 
		14:13            CHANNEL_SEL                  0x0                  0x0	channel select for DSP coefficient read/writes and per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 
		   12         ALL_FILTER_CTL                  0x0                  0x0	when this bit is set, writes to per-filter control bits  affect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) 
		 11:8             FILTER_SEL                  0x0                  0x0	select DSP filter for coefficient read/write: 1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. 
		  7:0                TAP_NUM                 0x00                 0x00	selects which tap is to be read/written within the selected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth & Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 
	G_AUX_CTL_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0             SHADOW_REG               0x0000               0x0000	Shadow Registers: 001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control 
	G_AUX_STS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                AUX_STS               0x0000               0x0000	No Description.
	G_INTERRUPT_STS_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_STS               0x0000               0x0000	No Description.
	G_INTERRUPT_MSK_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0x0000               0x0000	No Description.
	G_MISC_SHADOW_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0x0000               0x0000	00000 : Cabletron LED modes 00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Link status Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control 
	G_MASTER_SLAVE_SEED_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   SEED               0x0000               0x0000	Shadow Register: 1 : HCD Status 
	G_TEST1_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	No Description.
	G_TEST2_EXT_P5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	No Description.
Page 136 - IMP port External PHY MII Register
	G_MIICTL_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15                  RESET                  0x0                  0x0	1: PHY reset. 0: Normal operation. 
		   14               LOOPBACK                  0x0                  0x0	1: Loopback mode. 0: Normal operation. 
		   13            SPD_SEL_LSB                  0x0                  0x1	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		   12                  AN_EN                  0x0                  0x1	1: Auto-Negotiation enable. 0: Auto-Negotiation disable. 
		   11               PWR_DOWN                  0x0                  0x0	1: Low power mode, 0:Normal operation. 
		   10                ISOLATE                  0x0                  0x0	1: Electrically isolate PHY from MII. 0: Normal operation. 
		    9                  RE_AN                  0x0                  0x0	RESTART AUTO-NEGOTIATION. 1: Restart Auto-Negotiation process. 0: Normal operation. 
		    8             DUPLEX_MOD                  0x0                  0x0	1: Full Duplex. 0: Half Duplex. 
		    7               COL_TEST                  0x0                  0x0	1 = Collision test mode enabled, 0 = Collision test mode disabled. 
		    6            SPD_SEL_MSB                  0x0                  0x0	{SPD_SEL_MSB, SPD_SEL_LSB} 11 10 01 00 
		  5:0               RESERVED                 0x00                 0x00	External Ignore when read. 
	G_MIISTS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15             B100T4_CAP                  0x0                  0x1	 0 
		   14         B100TX_FDX_CAP                  0x0                  0x1	 0 
		   13             B100TX_CAP                  0x0                  0x1	 0 
		   12           B10T_FDX_CAP                  0x0                  0x1	 0 
		   11               B10T_CAP                  0x0                  0x1	 0 
		   10          B100T2_FD_CAP                  0x0                  0x1	 0 
		    9          B100T2_HD_CAP                  0x0                  0x1	 0 
		    8                EXT_STS                  0x0                  0x1	 0 
		    7               RESERVED                  0x0                  0x0	Reserved 
		    6             MF_PRE_SUP                  0x0                  0x1	 preamble suppressed 0 with preamble suppressed 
		    5         AUTO_NEGO_COMP                  0x0                  0x1	 0 
		    4           REMOTE_FAULT                  0x0                  0x1	 0 
		    3          AUTO_NEGO_CAP                  0x0                  0x1	 0 
		    2               LINK_STA                  0x0                  0x1	 0 
		    1             JABBER_DET                  0x0                  0x1	 0 
		    0                EXT_CAP                  0x0                  0x1	 0 
	G_PHYIDH_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                    OUI               0x0000               0x0143	Bits 3:18 of organizationally unique identifier. 
	G_PHYIDL_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:10                    OUI                 0x00                 0x2F	Bits 19:24 of organizationally unique identifier. 
		  9:4                  MODEL                 0x00                 0x0D	Device model number (metal programmable). Note: this register read value come from external PHY. 
		  3:0               REVISION                  0x0                  0x0	Device revision number (metal programmable). Note: this register read value come from external PHY. 
	G_ANADV_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14             RESERVED_2                  0x0                  0x0	write as 0, ignore on read. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11              ASY_PAUSE                  0x0                  0x1	 0 
		   10          ADV_PAUSE_CAP                  0x0                  0x1	 0 
		    9                 B100T4                  0x0                  0x1	 0 
		    8           ADV_B100_FDX                  0x0                  0x1	 0 
		    7              ADV_B100X                  0x0                  0x1	 0 
		    6           ADV_B10T_FDX                  0x0                  0x1	 0 
		    5               ADV_B10T                  0x0                  0x1	 0 
		  4:0           PROTOCOL_SEL                 0x00                 0x01	00001 = IEEE 802.3 CSMA/CD. 
	G_ANLPA_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x1	 0 
		   14            ACKNOWLEDGE                  0x0                  0x1	 0 = link partner has not received link code word. 
		   13           REMOTE_FAULT                  0x0                  0x1	 0 
		   12             RESERVED_1                  0x0                  0x0	write as 0, ignore on read. 
		   11        LK_PAR_ASYM_CAP                  0x0                  0x0	link partners asymmetric pause bit. 
		   10              PAUSE_CAP                  0x0                  0x1	 0 
		    9             B100T4_CAP                  0x0                  0x1	 0 
		    8          B100_TXFD_CAP                  0x0                  0x1	 capable 0 capable. 
		    7          B100_TXHD_CAP                  0x0                  0x1	 capable 0 capable. 
		    6            B10T_FD_CAP                  0x0                  0x1	 0 capable. 
		    5            B10T_HD_CAP                  0x0                  0x0	1 0 capable. 
		  4:0           PROTOCOL_SEL                 0x00                 0x00	link partners protocol selector (see IEEE spec for encoding) 
	G_ANEXP_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:7             RESERVED_1                0x000                0x000	ignore on read. 
		    6         NEXT_PAGE_ABLE                  0x0                  0x1	 location, 0 receive location. 
		    5              NEXT_PAGE                  0x0                  0x1	 0 
		    4           PAR_DET_FAIL                  0x0                  0x1	 0 
		    3       LP_NEXT_PAGE_ABI                  0x0                  0x1	 0 
		    2          NEXT_PAGE_ABI                  0x0                  0x1	 0 
		    1               PAGE_REC                  0x0                  0x1	 0 
		    0              LP_AN_ABI                  0x0                  0x1	 0 
	G_ANNXP_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14             RESERVED_1                  0x0                  0x0	ignore on read. 
		   13               MES_PAGE                  0x0                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 location, 0 receive location. 
		 10:0             CODE_FIELD                0x000                0x001	message code field or unformatted code field. 
	G_LPNXP_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15              NEXT_PAGE                  0x0                  0x0	1 = additional next pages will follow, 0 
		   14                    ACK                  0x0                  0x1	 0 
		   13               MES_PAGE                  0x0                  0x1	 0 
		   12          ACKNOWLEDGE_2                  0x0                  0x1	 1000Base-T next pages) 0 
		   11                 TOGGLE                  0x0                  0x1	 0 
		 10:0             CODE_FIELD                0x000                0x000	message code field or unformatted code field. 
	G_B1000T_CTL_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:13              TEST_MODE                  0x0                  0x0	1xx = Test Mode 4 011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. 
		   12       MAST_SLV_CONG_EN                  0x0                  0x1	 0 
		   11    MAST_SLV_CONG_VALUE                  0x0                  0x1	 0 
		   10           REPEATER_DTE                  0x0                  0x1	 0 
		    9          ADV_B1000T_FD                  0x0                  0x1	 0 capable. 
		    8          ADV_B1000T_HD                  0x0                  0x1	 0 capable. 
		  7:0               RESERVED                 0x00                 0x00	write as 0, ignore on read. 
	G_B1000T_STS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15    MAST_SLV_CONG_FAULT                  0x0                  0x1	 0 (cleared by restart_an, an_complete or reg read) 
		   14      MAST_SLV_CONG_STS                  0x0                  0x1	 0 
		   13          LOCAL_REC_STS                  0x0                  0x1	 0 
		   12         REMOTE_REC_STS                  0x0                  0x1	 0 
		   11       LP_B1000T_FD_CAP                  0x0                  0x1	 capable, 0 capable. 
		   10       LP_B1000T_HD_CAP                  0x0                  0x1	 capable, 0 capable. 
		  9:8               RESERVED                  0x0                  0x0	ignore on read. 
		  7:0           IDLE_ERR_CNT                 0x00                 0x00	Number of idle errors since last read. 
	G_EXT_STS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15          B1000X_FD_CAP                  0x0                  0x1	 0 
		   14          B1000X_HD_CAP                  0x0                  0x1	 0 
		   13          B1000T_FD_CAP                  0x0                  0x1	 0 
		   12          B1000T_HD_CAP                  0x0                  0x1	 0 
		 11:0               RESERVED                0x000                0x000	ignore on read. 
	G_PHY_EXT_CTL_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15           MAC_PHY_MODE                  0x0                  0x1	 0 
		   14      DIS_AUTO_MDI_CROS                  0x0                  0x1	 0 
		   13           TRANSMIT_DIS                  0x0                  0x1	 0 
		   12          INTERRUPT_DIS                  0x0                  0x1	 0 
		   11        FORCE_INTERRUPT                  0x0                  0x1	 0 
		   10          BYPASS_ENCODE                  0x0                  0x1	 0 
		    9       BYPASS_SCRAMBLER                  0x0                  0x1	 0 
		    8       BYPASS_NRZI_MLT3                  0x0                  0x1	 0 
		    7       BYPASS_ALIGNMENT                  0x0                  0x1	 0 
		    6          RST_SCRAMBLER                  0x0                  0x1	 0 
		    5     EN_LED_TRAFFIC_MOD                  0x0                  0x1	 0 
		    4           FORCE_LED_ON                  0x0                  0x1	 0 
		    3          FORCE_LED_OFF                  0x0                  0x1	 0 
		    2           BLK_TXEN_MOD                  0x0                  0x0	1 100Base-TX mode, 0 
		    1          GMII_FIFO_MOD                  0x0                  0x0	 1 
		    0  B1000T_PCS_TRANS_FIFO                  0x0                  0x1	 0 
	G_PHY_EXT_STS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15   AN_PAGE_SEL_MISMATCH                  0x0                  0x1	 mismatched advertised selector field since last read 0 
		   14    WIRESPEED_DOWNGRADE                  0x0                  0x1	 0 09h. 
		   13         MDI_CROS_STATE                  0x0                  0x1	 0 
		   12          INTERRUPT_STS                  0x0                  0x1	 0 
		   11         REMOTE_REC_STS                  0x0                  0x1	 0 
		   10          LOCAL_REC_STS                  0x0                  0x1	 0 
		    9                   LOCK                  0x0                  0x1	 0 
		    8               LINK_STS                  0x0                  0x1	 0 
		    7            CRC_ERR_DET                  0x0                  0x1	 0 
		    6           CARR_ERR_DET                  0x0                  0x1	 0 = no carrier ext. error detected since last read. 
		    5            BAD_SSD_DET                  0x0                  0x1	 0 
		    4            BAD_ESD_DET                  0x0                  0x1	 0 
		    3            REC_ERR_DET                  0x0                  0x0	1 = receive coding error detected since last read,  0 
		    2          TRMIT_ERR_DET                  0x0                  0x0	1 0 
		    1            LCK_ERR_DET                  0x0                  0x1	 0 
		    0           MLT3_ERR_DET                  0x0                  0x1	 0 
	G_REC_ERR_CNT_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            REC_ERR_CNT               0x0000               0x0000	Number of non-collision packets with receive errors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_FALSE_CARR_CNT_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8         SERDES_BER_CNT                 0x00                 0x00	Number of invalid code groups received while sync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. 
		  7:0            REC_ERR_CNT                 0x00                 0x00	Number of false carrier sense events since last read. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) 
	G_REC_NOTOK_CNT_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8    LOCAL_REC_NOTOK_CNT                 0x00                 0x00	Since last read. Freezes at FFh. 
		  7:0   REMOTE_REC_NOTOK_CNT                 0x00                 0x00	Number of times remote receiver status was not OK Since last read. Freezes at FFh. 
	G_DSP_COEFFICIENT_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        DSP_COEFFICIENT               0x0000               0x0000	No Description.
	G_DSP_COEFFICIENT_ADDR_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15        ALL_CHANNEL_CTL                  0x0                  0x0	When this bit is set, writes to per-channel control  bits affect all channels, regardless of bits 14:13 
		14:13            CHANNEL_SEL                  0x0                  0x0	Channel select for DSP coefficient read/writes and per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 
		   12         ALL_FILTER_CTL                  0x0                  0x0	When this bit is set, writes to per-filter control bits  affect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) 
		 11:8             FILTER_SEL                  0x0                  0x0	Select DSP filter for coefficient read/write: 1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. 
		  7:0                TAP_NUM                 0x00                 0x00	Selects which tap is to be read/written within the selected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth & Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 
	G_AUX_CTL_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0             SHADOW_REG               0x0000               0x0000	Shadow Registers: 001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control 
	G_AUX_STS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                AUX_STS               0x0000               0x0000	No Description.
	G_INTERRUPT_STS_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_STS               0x0000               0x0000	No Description.
	G_INTERRUPT_MSK_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0x0000               0x0000	No Description.
	G_MISC_SHADOW_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          INTERRUPT_MSK               0x0000               0x0000	00000 : Cabletron LED modes 00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Links tat us Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control 
	G_MASTER_SLAVE_SEED_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   SEED               0x0000               0x0000	Shadow Register: 1 : HCD Status 
	G_TEST1_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	No Description.
	G_TEST2_EXT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                   TEST               0x0000               0x0000	No Description.
Page 145 - Traffic Remarking Registers
	TRREG_CTRL0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:25             RESERVED_1                 0x00                 0x00	Reserved 
		24:16             PCP_RMK_EN                0x000                0x000	PCP Remark Enable A bitmap representing one bit per port. If a bit is set, the outer PCP of the corresponding port can be re-marked by hardware. This per-port configuration, along with the per- flow SPCP_RMK_DISABLE or CPCP_RMK_DISABLE bit in CFP actions decides whether the PCP field in the packet is remarked. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When the SPCP_RMK_DISABLE and CPCP_RMK_DISABLE are set to 0 in CFP action, this bit will OR with S_PCP_RMK_EN or C_PCP_RMK_EN. This will be backward compatible with BCM53125 family.   2. When the SPCP_RMK_DISABLE or  CPCP_RMK_DISABLE is set to 1 in CFP action, the PCP Remarking will also be disabled (no matter this bit is enabled or disabled) depends on the PCP field whether in the outmost tag. 
		 15:9             RESERVED_0                 0x00                 0x00	Reserved 
		  8:0             CFI_RMK_EN                0x000                0x000	CFI/DEI Remark Enable A bitmap representing one bit per port. If a bit is set, the CFI (in C-Tag) or the DEI (in S- Tag) bit in the outer tag of the corresponding egress port can be re-marked by hardware. In a double-tagged packet the CFI bit in the inner tag is not modified. Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 Note: 1. When DEI_RMK_DISABLE is set to 0 in CFP action, this bit will OR with DEI_RMK_EN. This will be backward compatible with BCM53125 family. 2. When DEI_RMK_DISABLE is set to 1 in CFP action, this bit will control whether the DEI/CFI is remarked or not. 
	TRREG_CTRL1(4)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		31:25             RESERVED_1                 0x00                 0x00	Reserved 
		24:16             DEI_RMK_EN                0x000                0x000	DEI Remark Enable in Egress Port Enable DEI marking of all S-tagged packets transmitted on the egress port. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When DEI_RMK_DISABLE is set to 0 in CFP action, this bit will OR with CFI_RMK_EN in DEI remarking of S-TAG. This will be backward compatible with BCM53125 family.  2. When DEI_RMK_DISABLE is set to 1 in CFP action, this bit will be disabled.  
		   15      PPPOE_DSCP_RMK_EN                  0x0                  0x0	DSCP remaking enable for IP within PPPoE Session Packet This configuration bit can be set by software to enable remarking of the DSCP field in a PPPOE packet. 1: Enable remarking of the DSCP field in PPPOE Session Stage version 1 and type 1 packets 0: Disable remarking of the DSCP field in PPPOE Session Stage version 1 and type 1 packets. 
		 14:9             RESERVED_0                 0x00                 0x00	Reserved 
		  8:0            DSCP_RMK_EN                0x1FF                0x1FF	DSCP Remark Enable in Egress Port Enable DSCP marking of IP packets transmitted on the egress port Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 
	TRREG_CTRL2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:25             RESERVED_1                 0x00                 0x00	Reserved 
		24:16           C_PCP_RMK_EN                0x000                0x000	C-Tag PCP Remark Enable in Egress Port Enable C-PCP remarking of all 802.1Q packets or the inner C-PCP remarking of double-tagged packets on the egress port. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When the CPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN for the C-PCP remarking. This will be backward compatible with BCM53125 family.  2. When the CPCP_RMK_DISABLE is set to 1 in CFP action, the C-PCP Remarking will also be disabled (no matter this bit is enabled or disabled). 
		 15:9             RESERVED_0                 0x00                 0x00	Reserved 
		  8:0           S_PCP_RMK_EN                0x000                0x000	S-Tag PCP Remark Enable in Egress Port Enable S-PCP marking of all S-tagged packets transmitted on the egress port. Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 Note:  1. When the SPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN. This will be backward compatible with BCM53125 family.   2. When the SPCP_RMK_DISABLE is set to 1 in CFP action, the S-PCP Remarking will also be disabled (no matter this bit is enabled or disabled). 
	PN_EGRESS_PKT_TC2PCP_MAP(8)	value = 0xFEDCBA9876543210
		 Bits                   Name                Value              Default	Description
		63:60        PCP_FOR_RV1_TC7                  0xF                  0xF	The {CFI,PCP} Field for {RV,TC} = {1,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		59:56        PCP_FOR_RV1_TC6                  0xE                  0xE	The {CFI,PCP} Field for {RV,TC} = {1,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		55:52        PCP_FOR_RV1_TC5                  0xD                  0xD	The {CFI,PCP} Field for {RV,TC} = {1,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		51:48        PCP_FOR_RV1_TC4                  0xC                  0xC	The {CFI,PCP} Field for {RV,TC} = {1,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		47:44        PCP_FOR_RV1_TC3                  0xB                  0xB	The {CFI,PCP} Field for {RV,TC} = {1,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		43:40        PCP_FOR_RV1_TC2                  0xA                  0xA	The {CFI,PCP} Field for {RV,TC} = {1,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		39:36        PCP_FOR_RV1_TC1                  0x9                  0x9	The {CFI,PCP} Field for {RV,TC} = {1,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		35:32        PCP_FOR_RV1_TC0                  0x8                  0x8	The {CFI,PCP} Field for {RV,TC} = {1,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		31:28        PCP_FOR_RV0_TC7                  0x7                  0x7	The {CFI,PCP} Field for {RV,TC} = {0,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		27:24        PCP_FOR_RV0_TC6                  0x6                  0x6	The {CFI,PCP} Field for {RV,TC} = {0,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		23:20        PCP_FOR_RV0_TC5                  0x5                  0x5	The {CFI,PCP} Field for {RV,TC} = {0,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		19:16        PCP_FOR_RV0_TC4                  0x4                  0x4	The {CFI,PCP} Field for {RV,TC} = {0,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		15:12        PCP_FOR_RV0_TC3                  0x3                  0x3	The {CFI,PCP} Field for {RV,TC} = {0,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		 11:8        PCP_FOR_RV0_TC2                  0x2                  0x2	The {CFI,PCP} Field for {RV,TC} = {0,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		  7:4        PCP_FOR_RV0_TC1                  0x1                  0x1	The {CFI,PCP} Field for {RV,TC} = {0,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		  3:0        PCP_FOR_RV0_TC0                  0x0                  0x0	The {CFI,PCP} Field for {RV,TC} = {0,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
	IMP_EGRESS_PKT_TC2PCP_MAP(8)	value = 0xFEDCBA9876543210
		 Bits                   Name                Value              Default	Description
		63:60        PCP_FOR_RV1_TC7                  0xF                  0xF	The {CFI,PCP} Field for {RV,TC} = {1,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		59:56        PCP_FOR_RV1_TC6                  0xE                  0xE	The {CFI,PCP} Field for {RV,TC} = {1,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		55:52        PCP_FOR_RV1_TC5                  0xD                  0xD	The {CFI,PCP} Field for {RV,TC} = {1,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		51:48        PCP_FOR_RV1_TC4                  0xC                  0xC	The {CFI,PCP} Field for {RV,TC} = {1,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		47:44        PCP_FOR_RV1_TC3                  0xB                  0xB	The {CFI,PCP} Field for {RV,TC} = {1,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		43:40        PCP_FOR_RV1_TC2                  0xA                  0xA	The {CFI,PCP} Field for {RV,TC} = {1,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		39:36        PCP_FOR_RV1_TC1                  0x9                  0x9	The {CFI,PCP} Field for {RV,TC} = {1,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		35:32        PCP_FOR_RV1_TC0                  0x8                  0x8	The {CFI,PCP} Field for {RV,TC} = {1,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		31:28        PCP_FOR_RV0_TC7                  0x7                  0x7	The {CFI,PCP} Field for {RV,TC} = {0,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		27:24        PCP_FOR_RV0_TC6                  0x6                  0x6	The {CFI,PCP} Field for {RV,TC} = {0,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		23:20        PCP_FOR_RV0_TC5                  0x5                  0x5	The {CFI,PCP} Field for {RV,TC} = {0,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		19:16        PCP_FOR_RV0_TC4                  0x4                  0x4	The {CFI,PCP} Field for {RV,TC} = {0,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		15:12        PCP_FOR_RV0_TC3                  0x3                  0x3	The {CFI,PCP} Field for {RV,TC} = {0,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		 11:8        PCP_FOR_RV0_TC2                  0x2                  0x2	The {CFI,PCP} Field for {RV,TC} = {0,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		  7:4        PCP_FOR_RV0_TC1                  0x1                  0x1	The {CFI,PCP} Field for {RV,TC} = {0,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
		  3:0        PCP_FOR_RV0_TC0                  0x0                  0x0	The {CFI,PCP} Field for {RV,TC} = {0,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). 
	PN_EGRESS_PKT_TC2CPCP_MAP(8)	value = 0x7654321076543210
		 Bits                   Name                Value              Default	Description
		   63            RESERVED_15                  0x0                  0x0	Reserved 
		62:60       CPCP_FOR_RV1_TC7                  0x7                  0x7	The Customer Tag PCP Field for {RV,TC} = {1,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   59            RESERVED_14                  0x0                  0x0	Reserved 
		58:56       CPCP_FOR_RV1_TC6                  0x6                  0x6	The Customer Tag PCP Field for {RV,TC} = {1,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   55            RESERVED_13                  0x0                  0x0	Reserved 
		54:52       CPCP_FOR_RV1_TC5                  0x5                  0x5	The Customer Tag PCP Field for {RV,TC} = {1,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   51            RESERVED_12                  0x0                  0x0	Reserved 
		50:48       CPCP_FOR_RV1_TC4                  0x4                  0x4	The Customer Tag PCP Field for {RV,TC} = {1,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   47            RESERVED_11                  0x0                  0x0	Reserved 
		46:44       CPCP_FOR_RV1_TC3                  0x3                  0x3	The Customer Tag PCP Field for {RV,TC} = {1,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   43            RESERVED_10                  0x0                  0x0	Reserved 
		42:40       CPCP_FOR_RV1_TC2                  0x2                  0x2	The Customer Tag PCP Field for {RV,TC} = {1,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   39             RESERVED_9                  0x0                  0x0	Reserved 
		38:36       CPCP_FOR_RV1_TC1                  0x1                  0x1	The Customer Tag PCP Field for {RV,TC} = {1,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   35             RESERVED_8                  0x0                  0x0	Reserved 
		34:32       CPCP_FOR_RV1_TC0                  0x0                  0x0	The Customer Tag PCP Field for {RV,TC} = {1,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   31             RESERVED_7                  0x0                  0x0	Reserved 
		30:28       CPCP_FOR_RV0_TC7                  0x7                  0x7	The Customer Tag PCP Field for {RV,TC} = {0,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   27             RESERVED_6                  0x0                  0x0	Reserved 
		26:24       CPCP_FOR_RV0_TC6                  0x6                  0x6	The Customer Tag PCP Field for {RV,TC} = {0,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   23             RESERVED_5                  0x0                  0x0	Reserved 
		22:20       CPCP_FOR_RV0_TC5                  0x5                  0x5	The Customer Tag PCP Field for {RV,TC} = {0,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   19             RESERVED_4                  0x0                  0x0	Reserved 
		18:16       CPCP_FOR_RV0_TC4                  0x4                  0x4	The Customer Tag PCP Field for {RV,TC} = {0,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   15             RESERVED_3                  0x0                  0x0	Reserved 
		14:12       CPCP_FOR_RV0_TC3                  0x3                  0x3	The Customer Tag PCP Field for {RV,TC} = {0,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   11             RESERVED_2                  0x0                  0x0	Reserved 
		 10:8       CPCP_FOR_RV0_TC2                  0x2                  0x2	The Customer Tag PCP Field for {RV,TC} = {0,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This is field used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		    7             RESERVED_1                  0x0                  0x0	Reserved 
		  6:4       CPCP_FOR_RV0_TC1                  0x1                  0x1	The Customer Tag PCP Field for {RV,TC} = {0,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		    3             RESERVED_0                  0x0                  0x0	Reserved 
		  2:0       CPCP_FOR_RV0_TC0                  0x0                  0x0	The Customer Tag PCP Field for {RV,TC} = {0,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
	IMP_EGRESS_PKT_TC2CPCP_MAP(8)	value = 0x7654321076543210
		 Bits                   Name                Value              Default	Description
		   63            RESERVED_15                  0x0                  0x0	Reserved 
		62:60       CPCP_FOR_RV1_TC7                  0x7                  0x7	The Customer Tag PCP Field for {RV,TC} = {1,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   59            RESERVED_14                  0x0                  0x0	Reserved 
		58:56       CPCP_FOR_RV1_TC6                  0x6                  0x6	The Customer Tag PCP Field for {RV,TC} = {1,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   55            RESERVED_13                  0x0                  0x0	Reserved 
		54:52       CPCP_FOR_RV1_TC5                  0x5                  0x5	The Customer Tag PCP Field for {RV,TC} = {1,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   51            RESERVED_12                  0x0                  0x0	Reserved 
		50:48       CPCP_FOR_RV1_TC4                  0x4                  0x4	The Customer Tag PCP Field for {RV,TC} = {1,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   47            RESERVED_11                  0x0                  0x0	Reserved 
		46:44       CPCP_FOR_RV1_TC3                  0x3                  0x3	The Customer Tag PCP Field for {RV,TC} = {1,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   43            RESERVED_10                  0x0                  0x0	Reserved 
		42:40       CPCP_FOR_RV1_TC2                  0x2                  0x2	The Customer Tag PCP Field for {RV,TC} = {1,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   39             RESERVED_9                  0x0                  0x0	Reserved 
		38:36       CPCP_FOR_RV1_TC1                  0x1                  0x1	The Customer Tag PCP Field for {RV,TC} = {1,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   35             RESERVED_8                  0x0                  0x0	Reserved 
		34:32       CPCP_FOR_RV1_TC0                  0x0                  0x0	The Customer Tag PCP Field for {RV,TC} = {1,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   31             RESERVED_7                  0x0                  0x0	Reserved 
		30:28       CPCP_FOR_RV0_TC7                  0x7                  0x7	The Customer Tag PCP Field for {RV,TC} = {0,7}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   27             RESERVED_6                  0x0                  0x0	Reserved 
		26:24       CPCP_FOR_RV0_TC6                  0x6                  0x6	The Customer Tag PCP Field for {RV,TC} = {0,6}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   23             RESERVED_5                  0x0                  0x0	Reserved 
		22:20       CPCP_FOR_RV0_TC5                  0x5                  0x5	The Customer Tag PCP Field for {RV,TC} = {0,5}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   19             RESERVED_4                  0x0                  0x0	Reserved 
		18:16       CPCP_FOR_RV0_TC4                  0x4                  0x4	The Customer Tag PCP Field for {RV,TC} = {0,4}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   15             RESERVED_3                  0x0                  0x0	Reserved 
		14:12       CPCP_FOR_RV0_TC3                  0x3                  0x3	The Customer Tag PCP Field for {RV,TC} = {0,3}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		   11             RESERVED_2                  0x0                  0x0	Reserved 
		 10:8       CPCP_FOR_RV0_TC2                  0x2                  0x2	The Customer Tag PCP Field for {RV,TC} = {0,2}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This is field used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		    7             RESERVED_1                  0x0                  0x0	Reserved 
		  6:4       CPCP_FOR_RV0_TC1                  0x1                  0x1	The Customer Tag PCP Field for {RV,TC} = {0,1}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
		    3             RESERVED_0                  0x0                  0x0	Reserved 
		  2:0       CPCP_FOR_RV0_TC0                  0x0                  0x0	The Customer Tag PCP Field for {RV,TC} = {0,0}; where RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. 
Page 146 - EEE Register
	EEE_EN_CTRL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0                 EN_EEE                0x000                0x000	Enable/Disable EEE  9 bit field to enable/disable EEE.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port)  1 = Enable EEE   0 = Disable EEE  The port 0 ~ port 4(internal PHY) default value read from en_eee strap pin on power-on. Can be overwritten subsequently. For unmanaged switch, the default value is suggested to enable EEE on power-on(i.e. en_eee_pin = 1). For managed switch, the default value is suggested to disable EEE on power-on(i.e. en_eee_pin = 0). to allow the processor to initial application and configuration, before EEE is enable. 
	EEE_LPI_ASSERT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0             LPI_ASSERT                0x000                0x000	Low Power Assert input signal status. 9 bit indicating that a lowPowerAssert input signal that commands the transmit MAC to generate low-power idle symbols to the PHY once the transmit MAC is done transmitting any in-process packet.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 = asserted 0 = deasserted 
	EEE_LPI_INDICATE(2)	value = 0x4
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0           LPI_INDICATE                0x004                0x000	lowPowerIndicate output signal status. 9 bit indicating that a lowPowerIndicate output that is asserted whenever the receive PHY is sending low-power idle symbols to the receive MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 0 
	EEE_RX_IDLE_SYMBOL(2)	value = 0xB
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0         RX_IDLE_SYMBOL                0x00B                0x000	receivingIdleSymbols output signal status. 9 bit indicating that a receivingIdleSymbols output that is asserted whenever the receive PHY is sending normal idle symbols to the receive MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 = asserted 0 = deasserted 
	EEE_PIPELINE_TIMER(4)	value = 0x20
		 Bits                   Name                Value              Default	Description
		 31:0         PIPELINE_TIMER           0x00000020           0x00000020	EEE pipeline delay timer load value. The unit is system clock rate (ex. If system clock = 100 MHz, unit = 10 ns). 
	EEE_SLEEP_TIMER_G(4)	value = 0x190
		 Bits                   Name                Value              Default	Description
		 31:0          SLEEP_TIMER_G           0x00000190           0x00000190	EEE sleep delay timer load value for 1G operation. The unit is 1us. 
	EEE_SLEEP_TIMER_H_IMP(4)	value = 0xFA0
		 Bits                   Name                Value              Default	Description
		 31:0      SLEEP_TIMER_H_IMP           0x00000FA0           0x00000FA0	EEE sleep delay timer load value for 100M operation. The unit is 1us. 
	EEE_MIN_LP_TIMER_G(4)	value = 0x32
		 Bits                   Name                Value              Default	Description
		 31:0         MIN_LP_TIMER_G           0x00000032           0x00000032	EEE minimum low-power duration delay timer load value for 1G operation. The unit is 1us. 
	EEE_MIN_LP_TIMER_G_IMP(4)	value = 0x32
		 Bits                   Name                Value              Default	Description
		 31:0     MIN_LP_TIMER_G_IMP           0x00000032           0x00000032	EEE minimum low-power duration delay timer load value for 1G operation. The unit is 1us. 
	EEE_MIN_LP_TIMER_H(4)	value = 0x1F4
		 Bits                   Name                Value              Default	Description
		 31:0         MIN_LP_TIMER_H           0x000001F4           0x000001F4	EEE minimum low-power duration delay timer load value for 100M operation. The unit is 1us. 
	EEE_MIN_LP_TIMER_H_IMP(4)	value = 0x1F4
		 Bits                   Name                Value              Default	Description
		 31:0     MIN_LP_TIMER_H_IMP           0x000001F4           0x000001F4	EEE minimum low-power duration delay timer load value for 100M operation. The unit is 1us. 
	EEE_WAKE_TIMER_G(2)	value = 0x11
		 Bits                   Name                Value              Default	Description
		 15:0           WAKE_TIMER_G               0x0011               0x0011	EEE wake transition delay timer load value for 1G operation. The unit is 1us. 
	EEE_WAKE_TIMER_G_IMP(2)	value = 0x11
		 Bits                   Name                Value              Default	Description
		 15:0       WAKE_TIMER_G_IMP               0x0011               0x0011	EEE wake transition delay timer load value for 1G operation. The unit is 1us. 
	EEE_WAKE_TIMER_H(2)	value = 0x24
		 Bits                   Name                Value              Default	Description
		 15:0           WAKE_TIMER_H               0x0024               0x0024	EEE wake transition delay timer load value for 100M operation. The unit is 1us. 
	EEE_WAKE_TIMER_H_IMP(2)	value = 0x24
		 Bits                   Name                Value              Default	Description
		 15:0       WAKE_TIMER_H_IMP               0x0024               0x0024	EEE wake transition delay timer load value for 100M operation. The unit is 1us. 
	EEE_GLB_CONG_TH(2)	value = 0x100
		 Bits                   Name                Value              Default	Description
		15:11               RESERVED                 0x00                 0x00	Reserved 
		 10:0            GLB_CONG_TH                0x100                0x000	EEE Global packet buffer congestion threshold. 0x10 If this threshold is set to zero, then EEE is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 128 KB size and the threshold is 0x100. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x300. 
	EEE_TXQ_CONG_TH(2)	value = 0x1F
		 Bits                   Name                Value              Default	Description
		15:11               RESERVED                 0x00                 0x00	Reserved 
		 10:0            TXQ_CONG_TH                0x01F                0x000	EEE TXQ packet buffer congestion threshold. If this threshold is set to zero, then EEE for queue N is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 128 KB size and the thresholds for each queue N are [0x01F,0x01F,0x01F,0x001,0x001,0x001]. If (mmu_mem_sel = 1), then MMU is 384 KB size and the thresholds for each queue N are [0x050,0x050,0x050,0x050,0x050,0x001]. 
	EEE_TXQ_CONG_TH6(2)	value = 0x1
		 Bits                   Name                Value              Default	Description
		15:11               RESERVED                 0x00                 0x00	Reserved 
		 10:0            TXQ_CONG_TH                0x001                0x001	EEE TXQ packet buffer congestion threshold. If this threshold is set to zero, then EEE for queue 6 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 64 KB size and the threshold is 0x001. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x001. 
	EEE_TXQ_CONG_TH7(2)	value = 0x1
		 Bits                   Name                Value              Default	Description
		15:11               RESERVED                 0x00                 0x00	Reserved 
		 10:0            TXQ_CONG_TH                0x001                0x001	EEE TXQ packet buffer congestion threshold. If this threshold is set to zero, then EEE for queue 7 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is "Buffer Cell Size": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 64 KB size and the threshold is 0x001. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x001. 
Page 147 - 1588 Control Register
	PORT_ENABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8        RX_PORT_1588_EN                 0x00                 0x00	Enables the 1588 RX slice. Bit 15 -- enable RX port 8 Bit 14 -- enable RX port 7 Bit 13 -- enable RX port 5 Bit 12 -- enable RX port 4 Bit 11 -- enable RX port 3 Bit 10 -- enable RX port 2 Bit 9 Bit 8 
		  7:0        TX_PORT_1588_EN                 0x00                 0x00	Enables the 1588 TX slice. Bit 7 Bit 6 Bit 5 -- enable TX port 5 Bit 4 -- enable TX port 4 Bit 3 -- enable TX port 3 Bit 2 -- enable TX port 2 Bit 1 -- enable TX port 1 Bit 0 -- enable TX port 0 
	TX_MODE_PORT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:6            TX_MODE1_M3                  0x0                  0x0	TX Port mode selection -- event message 3 
		  5:4            TX_MODE1_M2                  0x0                  0x0	TX Port mode selection -- event message 2 
		  3:2            TX_MODE1_M1                  0x0                  0x0	TX Port mode selection -- event message 1 
		  1:0            TX_MODE1_M0                  0x0                  0x0	TX Port mode selection -- event message 0 Example: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - replace correction field and origin timestamp field, original timestamp would be replaced by 80bits original time code registers at page 0x93, offset 0x88-0x91. 2'b11: event 0 message - replace origin timestamp field by 80bits local updated time code. 
	TX_MODE_PORT_IMP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:6            TX_MODE1_M3                  0x0                  0x0	TX Port mode selection -- event message 3 
		  5:4            TX_MODE1_M2                  0x0                  0x0	TX Port mode selection -- event message 2 
		  3:2            TX_MODE1_M1                  0x0                  0x0	TX Port mode selection -- event message 1 
		  1:0            TX_MODE1_M0                  0x0                  0x0	TX Port mode selection -- event message 0 Example: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - replace correction field and origin timestamp field, original timestamp would be replaced by 80bits original time code registers at page 0x93, offset 0x88-0x91. 2'b11: event 0 message - replace origin timestamp field by 80bits local updated time code. 
	RX_MODE_PORT(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:6            RX_MODE1_M3                  0x0                  0x0	RX Port mode selection -- event message 3 
		  5:4            RX_MODE1_M2                  0x0                  0x0	RX Port mode selection -- event message 2 
		  3:2            RX_MODE1_M1                  0x0                  0x0	RX Port mode selection -- event message 1 
		  1:0            RX_MODE1_M0                  0x0                  0x0	RX Port mode selection -- event message 0 Example: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - insert timestamp 2'b11: event 0 message - insert internal IEEE time code[63:0] or previous frame sync time stamp? 
	RX_MODE_PORT_IMP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:6            RX_MODE1_M3                  0x0                  0x0	RX Port mode selection -- event message 3 
		  5:4            RX_MODE1_M2                  0x0                  0x0	RX Port mode selection -- event message 2 
		  3:2            RX_MODE1_M1                  0x0                  0x0	RX Port mode selection -- event message 1 
		  1:0            RX_MODE1_M0                  0x0                  0x0	RX Port mode selection -- event message 0 Example: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - insert timestamp 2'b11: event 0 message - insert internal IEEE time code[63:0] or previous frame sync time stamp? 
	TX_TS_CAP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8              TX_CS_DIS                 0x00                 0x00	Reserved 
		  7:0              TX_TS_CAP                 0x00                 0x00	Individual bits enable the timestamp capture of the appropriate TX port bit 7 -- enable TX port 8 bit 6 -- enable TX port 7 bit 5 -- enable TX port 5 bit 4 -- enable TX port 4 bit 3 -- enable TX port 3 bit 2 -- enable TX port 2 bit 1 -- enable TX port 1 bit 0 -- enable TX port 0 
	RX_TS_CAP(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8              RX_CS_DIS                 0x00                 0x00	Reserved 
		  7:0              RX_TS_CAP                 0x00                 0x00	Individual bits enable the timestamp capture of the appropriate RX port bit 7 -- enable RX port 8 bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0 
	RX_PORT_0_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_0_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_1_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_1_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_2_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_2_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_3_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_3_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_4_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_4_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_5_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_5_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_8_LINK_DELAY_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_LSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_8_LINK_DELAY_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      RX_LINK_DELAY_MSB               0x0000               0x0000	Port RX link delay register, the unit is signed ns. The final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} 
	RX_PORT_0_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_0_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_1_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_1_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_2_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_2_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_3_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_3_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_4_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_4_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_5_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_5_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_8_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_RX_LSB               0x0000               0x0000	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	RX_PORT_8_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_1                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port TX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4             RESERVED_0                  0x0                  0x0	Reserved 
		  3:0       TS_OFFSET_RX_MSB                  0x0                  0x0	Port RX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} 
	TX_PORT_0_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_0_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_1_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_1_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_2_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_2_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_3_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_3_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_4_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_4_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_5_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_5_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_8_TS_OFFSET_LSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       TS_OFFSET_TX_LSB               0x0000               0x0000	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TX_PORT_8_TS_OFFSET_MSB(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:8                 TS_CAP                  0x0                  0x0	TS_CAP Port RX timestamp event message capture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable 
		  7:4                  TS_LD                  0x0                  0x0	TS_LD Port RX timestamp event message link delay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable 
		  3:0       TS_OFFSET_TX_MSB                  0x0                  0x0	Port TX timestamp offset register, the unit is signed ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} 
	TIME_CODE_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            TIME_CODE_N               0x0000               0x0000	Original time code value that will be used in egress port for sync, delay_req and Pdelay_req message. TIME_CODE={TIME_CODE_4, TIME_CODE_3, TIME_CODE_2, TIME_CODE_1, TIME_CODE_0} 
	RX_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		    7            RX_AS_DA_EN                  0x0                  0x0	Enables the 802.1as MAC DA check when 1588 detection in receiving side. 48'h0180_c200_000e 
		    6            RX_L2_DA_EN                  0x0                  0x0	Enables the Layer2 MAC DA check when 1588 detection in receiving side. 48'h011b_1900_0000 or 48'h0180_c200_000e 
		    5    RX_L4_IP_ADDRESS_EN                  0x0                  0x0	Enables the Layer4 IP address check when 1588 detection in receiving side. 
		    4  RX_L4_IPV6_ADDRESS_EN                  0x0                  0x0	Enables the Layer4 IP address check when 1588 detection in receiving side. 
		    3               RX_AS_EN                  0x0                  0x1	Enables the 802.1as packet detection in receiving side. 
		    2               RX_L2_EN                  0x0                  0x1	Enables the 1588 L2 packet detection in receiving side. 
		    1         RX_IPV4_UDP_EN                  0x0                  0x1	Enables the 1588 L4/UDP IPV4 packet detection  in receiving side. 
		    0         RX_IPV6_UDP_EN                  0x0                  0x1	Enables the 1588 L4/UDP IPV6 packet detection  in receiving side. 
	RX_TX_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		    7              TX_CRC_EN                  0x0                  0x1	Enable the CRC check in PTP detection transmission side. 1 0 
		  6:4   TX_L4_IP_ADDRESS_SEL                  0x0                  0x0	Selects the Layer4 IP address check when 1588 detection in transmission side. 3'b100 - 32'224.0.1.129 3'b010 - reserved 3'b001 - 32'224.0.0.107 
		    3              RX_CRC_EN                  0x0                  0x1	Enable the CRC check in PTP detection receiving side. 1 0 
		  2:0   RX_L4_IP_ADDRESS_SEL                  0x0                  0x0	Selects the Layer4 IP address check when 1588 detection in receiving side. 3'b100 - 32'224.0.1.129 3'b010 - reserved 3'b001 - 32'224.0.0.107 
	VLAN_ITPID(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0                  ITPID               0x0000               0x8100	The ITPID of VLAN tags packet. 
	NSE_DPLL_1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12             SPARE_REG1                  0x0                  0x0	Reserved 
		 11:9               TS_DEBUG                  0x0                  0x0	Reserved 
		    8            TS_DEBUG_EN                  0x0                  0x0	Reserved 
		    7            RX_TEST_SEL                  0x0                  0x0	Reserved 
		    6             SPARE_REG0                  0x0                  0x0	Reserved 
		  5:1           TEST_BUS_SEL                 0x00                 0x00	Reserved 
		    0       DPLL_SELECT_MODE                  0x0                  0x0	DPLL select mode 0 - phase lock mode 1 - frequency lock mode 
	NSE_DPLL_2_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            REF_PHASE_N               0x0000               0x0000	DPLL initial reference phase REF_PHASE = {REF_PHASE_2, REF_PHASE_1, REF_PHASE_0} 
	NSE_DPLL_3_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      REF_PHASE_DELTA_N               0x0000               0x0000	DPLL initial reference delta phase REF_PHASE_DELTA = {REF_PHASE_DELTA_1, REF_PHASE_DELTA_0} 
	NSE_DPLL_4(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0                DPLL_K1                 0x00                 0x00	DPLL K1 
	NSE_DPLL_5(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0                DPLL_K2                 0x00                 0x00	DPLL K2 
	NSE_DPLL_6(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0                DPLL_K3                 0x00                 0x00	DPLL K3 
	NSE_DPLL_7_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0          LOOP_FILTER_N               0x0000               0x0000	DPLL initial loop filter value LOOP_FILTER = {LOOP_FILTER_3, LOOP_FILTER_2, LOOP_FILTER_1, LOOP_FILTER_0} 
	NSE_NCO_1_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0   NSE_REG_NCO_FREQCNTR               0x0000               0x0000	Frequency stepping control registers. Only valid when freq_mdio_sel is set to be 1'b1. NSE_REG_NCO_FREQCNTRL = {NSE_REG_NCO_FREQCNTRL_1, NSE_REG_NCO_FREQCNTRL_0} 
	NSE_NCO_2_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        LOCAL_TIME_UP_N               0x0000               0x0000	Register to control upper 44 bits of local timer LOCAL_TIME_UP = {LOCAL_TIME_UP_2[11:0], LOCAL_TIME_UP_1, LOCAL_TIME_UP_0} LOCAL_TIME_UP_2[15]:reserved. LOCAL_TIME_UP_2[14]: FREQ_MDIO_SEL 1'b1: Use NCO_FREQCNTRL_REG as input for NCO adder. 1'b0: Use DPLL as input for NCO adder. LOCAL_TIME_UP_2[13:12]:reserved. 
	NSE_NCO_3_0(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      INTERVAL_LENGTH_0               0x0000               0x0000	Specifies the interval length between two synout 0x8 pulses. Align at nco[32:3]. unit=8ns. INTERVAL_LENGTH = {INTERVAL_LENGTH_1, INTERVAL_LENGTH_0} 
	NSE_NCO_3_1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14   PULSE_TRAIN_LENGTH_0                  0x0                  0x2	Specifies the width of the first synout pulse. Align at nco[11:3]. unit=8ns. PULSE_TRAIN_LENGTH = {PULSE_TRAIN_LENGTH_1, PULSE_TRAIN_LENGTH_0} 
		 13:0      INTERVAL_LENGTH_1               0x0000               0x0000	Specifies the interval length between two synout pulses. Align at nco[32:3]. unit=8ns. INTERVAL_LENGTH = {INTERVAL_LENGTH_1, INTERVAL_LENGTH_0} 
	NSE_NCO_3_2(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:7   FRMSYNC_PULSE_LENGTH                0x000                0x004	Specifies the width of the second synout pulse. Align at nco[11:3]. unit=8ns. 
		  6:0   PULSE_TRAIN_LENGTH_1                 0x00                 0x00	Specifies the width of the first synout pulse. Align at nco[11:3]. unit=8ns. PULSE_TRAIN_LENGTH = {PULSE_TRAIN_LENGTH_1, PULSE_TRAIN_LENGTH_0} 
	NSE_NCO_4(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		 11:0     NSE_REG_TS_DIVIDER                0x000                0x000	Divider for syncin. If it is set to 4, TS will generate one pulse to latch local time into ts_sync_time_reg every 4 syncin pulses. 
	NSE_NCO_5_0(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:4        SYNOUT_TS_REG_0                0x000                0x010	When local timer is equal to synout_ts_reg, a one-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} 
		  3:0              SPARE_REG                  0x0                  0x0	Reserved Since the lower 4 bits will change depend on freq control register, we do not compare the lower 4 bits. It can be used as reserved register. 
	NSE_NCO_5_1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        SYNOUT_TS_REG_1               0x0000               0x0000	When local timer is equal to synout_ts_reg, a one-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} 
	NSE_NCO_5_2(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0        SYNOUT_TS_REG_2               0x0000               0x0000	When local timer is equal to synout_ts_reg, a one-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} 
	NSE_NCO_6(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:14                  GMODE                  0x0                  0x1	Global synchronization mode selection 2'b01: Assumes that all PHYs in the system share the same TX clock. No hot plugging. NCO is set to nominal Frequency (equivalent to free- running). SyncIn0 is used as a One-Time reset signal, or alternatively power up reset. 2'b10: Assumes that PHYs do not share the same TX clock. No hot plugging. Assumes that CPU is not involved in synchronization process. No MDIO initialization is required. SyncIn0 is used to distribute a reference clock to all PHYs. FrameSync only, at rate = 1 kHz. DPLL is used to lock to SyncIn0 signal. 2'b11: Assumes that PHYs do not share the same TX clock. Hot plugging allowed. Assumes that a CPU is involved: CPU can control the SyncIn0/1 signal going to the PHYs (via some simple FPGA, or using SyncOut on one of the PHYs). CPU will issue MDIO commands, to be executed on next FrameSync (on SyncIn0 or SyncIn1 inputs). DPLL is used to lock to SyncIn0 Signal. 
		   13             TS_CAPTURE                  0x0                  0x0	1 - enable time stamp to be captured by ts_capture_time on the next frame sync event 0 - no time stamp will be captured by ts_capture_time register on the next frame sync event 
		   12               NSE_INIT                  0x0                  0x0	1 - Initialize NSE block 
		   11     M34_LOCAL_SYNC_DIS                  0x0                  0x0	Disable syncout treat as local sync in when synin_mode equal to 3 or 4 
		   10             SPARE_REG1                  0x0                  0x0	Reserved 
		    9       RESET_LOCK_STATE                  0x0                  0x0	Diagnostic purpose only: reset lock FSM back to  idle state 
		    8     RESET_SYNCIN_STATE                  0x0                  0x0	Diagnostic purpose only: reset syncin FSM back  to idle state 
		    7       RESET_SYNC_STATE                  0x0                  0x0	Diagnostic purpose only: reset sync FSM back to  idle state 
		    6             SPARE_REG0                  0x0                  0x0	Reserved 
		  5:2          FRAMESYN_MODE                  0x0                  0x1	Only valid when gmode is set to 2'b11. Used when CPU is involved in the system. bit[2]: use long pulse on syncin0 for frame sync bit[3]: use syncin1 as frame sync bit[4]: use internal syncout as frame sync bit[5]: cpu trigger immediate frame sync 
		  1:0            SYNOUT_MODE                  0x0                  0x0	Sync out mode selection 2'b00: power-up default. sync_out pin functions as sync_in1. 2'b01: generate a one time output pulse on a match with synout_ts_reg 2'b10: generate a pulse train. Detailed pulse train specification is in NSE NCO Register 4. 2'b11: generate a pulse train and insert a one time frame sync event, under sync out mode1 condition. 
	NSE_NCO_7_0(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0       LENGTH_THRESHOLD               0x0000               0x0004	Length to specify frame sync condition. Align at NCO[18:3]. 
	NSE_NCO_7_1(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0           EVENT_OFFSET               0x0000               0x0008	Offset timer for frame sync to kick off. Align at NCO[18:3]. 
	TX_COUNTER(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0             TX_COUNTER               0x0000               0x0000	The number of packets into TX side. 
	RX_COUNTER(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0             RX_COUNTER               0x0000               0x0000	The number of packets into RX side. 
Page 148 - Heartbeat Time Stamp Control Register
	TS_READ_START_END(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15      PORT8_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		   14    PORT8_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		   13      PORT7_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		   12    PORT7_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		   11      PORT5_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		   10    PORT5_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		    9      PORT4_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		    8    PORT4_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		    7      PORT3_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		    6    PORT3_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		    5      PORT2_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		    4    PORT2_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		    3      PORT1_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		    2    PORT1_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
		    1      PORT0_TS_READ_END                  0x0                  0x0	Write 1 to end the time stamp reading. 
		    0    PORT0_TS_READ_START                  0x0                  0x0	Write 1 to start the time stamp reading. 
	HEARTBEAT_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0            HEARTBEAT_N               0x0000               0x0000	Output of the snapshot of the time stamp, when TS_CAPTURE is enabled and frame sync is triggered. TS_CAPTURE is located at NSE_NCO_6[13]. frame sync source is selected by the setting of NSE_NCO_6[5:2]. HEARTBEAT = {HEARTBEAT_2, HEARTBEAT_1, HEARTBEAT_0} 
	TIME_STAMP_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0           TIME_STAMP_N               0x0000               0x0000	Output of the timestamp of 1588 rx/tx packet. Each port has 16-entry FIFO to store the time stamp. TIME_STAMP = {TIME_STAMP_2, TIME_STAMP_1, TIME_STAMP_0} 
	TIME_STAMP_INFO_N(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0      TIME_STAMP_INFO_N               0x0000               0x0000	Output SOP Time Stamp Info INFO_0 INFO_1 RX(1'b0), port number[2:0], sequence ID[15:8]} 
	CNTR_DBG(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:12               RESERVED                  0x0                  0x0	Reserved 
		11:10                HB_CNTL                  0x0                  0x0	heartbeat read start and end bit bit[11]: end bit[10]: start 
		  9:7           TS_SLICE_SEL                  0x0                  0x0	TS_SLICE_SEL 
		  6:5             TC_80_LEAP                  0x0                  0x0	80 bits time code counter control bit[6] - A command set by the CPU. Equivalent to Increment by 2 on the next time. Afterwards revert to default behavior. bit[5] - A command set by the CPU. Equivalent to Increment by 0 on the next time. Afterwards revert to default behavior. 
		  4:2         CNTR_SLICE_SEL                  0x0                  0x0	CNTR_SLICE_SEL 
		    1            RST_RX_CNTR                  0x0                  0x0	RST_RX_CNTR 
		    0            RST_TX_CNTR                  0x0                  0x0	RST_TX_CNTR 
	RX_CF_SPEC(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0             RX_CF_SPEC                 0x00                 0x00	Individual bits enable CF update when timestamp insertion enable in RX port bit 7 -- enable RX port 8 bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0 
	TIMECODE_SEL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:8        RX_TIMECODE_SEL                 0x00                 0x00	RX time code select bit[7:6]: port8-port7 bit[5:0]: port5-port0 1'b1: internal IEEE time code[63:0] is stored at time stamp register 0~3. 1'b0: time stamp[47:0] is stored at time stamp register 0~2. 
		  7:0        TX_TIMECODE_SEL                 0x00                 0x00	TX time code select bit[7:6]: port8-port7 bit[5:0]: port5-port0 1'b1: internal IEEE time code[63:0] is stored at time stamp register 0~3. 1'b0: time stamp[47:0] is stored at time stamp register 0~2. 
	TIME_STAMP_3(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:0           TIME_STAMP_3               0x0000               0x0000	When RX_TIMECODE_SEL or TX_TIMECODE_SEL is set, TIME_STAMP_3 represents internal IEEE time code[63:48]. Otherwise, don't care this register. 
Page 149 - RED Control Register
	RED_CONTROL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0                 RED_EN                0x000                0x000	Ingress Port RED Function Enable 1: Enable RED in this ingress port. 0: Disable RED in this ingress port. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 
	TC2RED_PROFILE_TABLE(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   15     TC2RED_TABLE_WR_RD                  0x0                  0x0	1: Write table. 0: Read table This is a write-clear bit. 
		14:13               RESERVED                  0x0                  0x0	Reserved 
		 12:4      TC2RED_TABLE_ADDR                0x000                0x000	TC2RED Profile table entry index: Bit[12:9]: Ingress Port Number, 0~8: port 0~8, others: reserved. Bit[8:6]: TC[2:0] Bit [5]: DEI Bit. Bit [4]: Flow Mark, Yellow frames or Legacy RED frame marked by Flow Policer. 
		  3:0      TC2RED_TABLE_DATA                  0x0                  0x0	TC2RED Profile Table Read or Write data 
	RED_EGRESS_BYPASS(2)	value = 0x80
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0      RED_EGRESS_BYPASS                0x080                0x080	Bypass RED drop at egress side. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 
	RED_AQD_CONTROL(2)	value = 0x800
		 Bits                   Name                Value              Default	Description
		15:12             RESERVED_2                  0x0                  0x0	Reserved 
		 11:8             AQD_PERIOD                  0x8                  0x8	Period (0us~150us) for AQD calculation, unit:10us. 
		  7:6             RESERVED_1                  0x0                  0x0	Reserved 
		    5                AQD_RST                  0x0                  0x0	Set 1 to reset AQD calculation for all ports and all  queues. 
		    4          RED_FAST_CORR                  0x0                  0x0	RED Fast Correction This bit is used to decided whether AQD should be forced to be equal to QD when the computed value is greater than QD. 1: Force AQD to be equal to QD when AQD is greater than QD. 0: Does not force AQD to be equal to QD when AQD is greater than QD. 
		  3:0             RESERVED_0                  0x0                  0x0	Reserved 
	RED_EXPONENT(2)	value = 0x5
		 Bits                   Name                Value              Default	Description
		 15:8               RESERVED                 0x00                 0x00	Reserved 
		  7:0           RED_EXPONENT                 0x05                 0x05	RED_EXPONENT: Weighted factor for AQD calculation. 
	RED_DROP_ADD_TO_MIB(2)	value = 0x1FF
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0    RED_DROP_ADD_TO_MIB                0x1FF                0x1FF	Port RED Dropped Numbers are added to MIB Counter Enable When this bit is enabled, the frames are dropped by RED function will add the dropped numbers (RED_PKT_DROP_CNTR) to the TxFrameInDisc MIB counters in each egress port. 1: Enable RED Dropped Numbers are added to MIB Counter. 0: Disable RED Dropped Numbers are added to MIB Counter. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 
	RED_PROFILE_DEFAULT(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:4               RESERVED            0x0000000            0x0000000	Reserved 
		  3:0    RED_PROFILE_DEFAULT                  0x0                  0x0	Default RED profile number. When RED_DEFAULT from CFP Action is set, the default RED profile number is used to select the RED profile. This override can be used for UDP streams as well as non-IP traffic that do not react to WRED. 
	RED_PROFILE_N(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:26               RESERVED                 0x00                 0x00	Reserved 
		25:22          RED_DROP_PROB                  0x0                  0x0	Drop Probability of RED profile. Indicates drop probability compared to R (middle 8 bits from Random Number Generator). A lower value configured in the RED_DROP_PROB will result in a lower probability of packet drops when a queue is congested. 
		21:11            RED_MAX_THD                0x000                0x000	Maximum Threshold of RED profile. A value that must be configured to be lower or the same as the maximum depth of the queue and higher than or equal to RED_MIN_THD 
		 10:0            RED_MIN_THD                0x000                0x000	Minimum Threshold of RED profile. A value that must be configured to be lower or the same as the maximum depth of the queue and RED_MAX_THD 
	RED_DROP_CNTR_RST(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0      RED_DROP_CNTR_RST                0x000                0x000	1: Reset RED drop counter. 0: Don't reset RED drop counter. Bit 5 - 0: Port 5 - Port 0. Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8. 
	PN_PORT_RED_PKT_DROP_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0      RED_PKT_DROP_CNTR           0x00000000           0x00000000	Frames are dropped by RED function in this egress port (Counted by Packets). 
	IMP_PORT_RED_PKT_DROP_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0      RED_PKT_DROP_CNTR           0x00000000           0x00000000	Frames are dropped by RED function in this egress port (Counted by Packets). 
	PN_PORT_RED_BYTE_DROP_CNTR(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0     RED_BYTE_DROP_CNTR   0x0000000000000000   0x0000000000000000	Frames are dropped by RED function in this egress port (Counted by Bytes). 
	IMP_PORT_RED_BYTE_DROP_CNTR(8)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 63:0     RED_BYTE_DROP_CNTR   0x0000000000000000   0x0000000000000000	Frames are dropped by RED function in this egress port (Counted by Bytes). 
Page 160 - CFP TCAM Register
	CFP_ACC(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:28                 RD_STS                  0x0                  0x0	Read Status. This field indicates the status of read operation. 1 means read data valid, 0 means read data not yet valid. Hardware will auto clear this bit whenever software read this register. 4'b1000: Statistic RAM 4'b0100: Rate Meter RAM 4'b0010: Action/policy RAM 4'b0001: TCAM 4'b0000: Not ready Others: not allowed 
		   27              SERCH_STS                  0x0                  0x0	Search Status. This field indicates the status of search operation. Hardware will set this bit whenever a valid search content has been updated at the TCAM data register 0-7, and the address has been updated at the address bits of this register. Hardware will auto clear this bit whenever software read this register. After software read this bit as '1', software need to read TCAM_DATA0_REG to TCAM_DATA7_REG, and TCAM_MASK0_REG to TCAM_MASK7_REG. Hardware uses the "read operation" of TCAM_DATA7_REG as the signal of starting search again, in this case, software need to be carefully arrange the order of reading the TCAM data and mask registers. The TCAM_DATA7_REG need to the last one to read, otherwise, the TCAM data or mask registers might be overwritten by the next valid entry. 
		26:24             RESERVED_1                  0x0                  0x0	Reserved 
		23:16             XCESS_ADDR                 0x00                 0x00	Access Address. This field indicates the address offset of the RAM blocks for the operation. For read and write operation, this is the target address for the TCAM and RAM blocks. For search operation, this is the initial search address which set by the software. This field contains the address of a valid content when the search_status is set. Hardware finishes search operation whenever it reaches the last entry of the TCAM. 
		   15               TCAM_RST                  0x0                  0x0	TCAM Reset. Software set this bit to reset all the valid bit of all entries of the TCAM. It is necessary that software to perform TCAM reset before start to programming the TCAM, if software is not going to program all the entries in the TCAM. Software can only reset the TCAM while CFP is in disable state, i.e., no any port is enabled to request CFP lookup. Software is not allowed to reset TCAM in the middle of CFP lookup. Hardware automatically clear this bit when the reset operation is done. 
		14:10                RAM_SEL                 0x00                 0x00	RAM Selection. This field selects the target of the operation. 5'b1_1000: Red Statistic RAM 5'b1_0000: Yellow Statistic RAM 5'b0_1000: Green Statistic RAM 5'b0_0100: Rate Meter RAM 5'b0_0010: Action/policy RAM 5'b0_0001: TCAM 5'b0_0000: no operation others: not allowed 
		  9:6             RESERVED_0                  0x0                  0x0	Reserved 
		    5        KEY_0_1_RAW_ENC                  0x0                  0x0	Reserved 
		    4          CFP_RAM_CLEAR                  0x0                  0x0	CFP RAM Clear When this bit is set, the CFP Action RAM, Rate Meter, and Static counters will be clear. This bit will be auto-cleared by hardware when the clear is done. 
		  3:1                 OP_SEL                  0x0                  0x0	Operational Select. 3'b000: No op 3'b001: Read operation (for TCAM and RAM) 3'b010: Write operation (for TCAM and RAM) 3'b100: Search operation (for TCAM only) others: reserved 
		    0            OP_STR_DONE                  0x0                  0x0	Operation Start. Software set this bit to start the operation after having configured all the necessary operation related information to the registers. Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done. For search operation, this bit is clear only when all the searches are done. For TCAM reset, software needn't to set this bit to start the reset. 
	RATE_METER_GLOBAL_CTL(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:3               RESERVED               0x0000               0x0000	Reserved 
		    2        RATE_REFRESH_EN                  0x0                  0x0	Rate Meter Refresh Enable. This field enables hardware for rate meter refresh. Software should set this bit after the rate meter RAM has been initialized, and software would like to start rate meter refresh (Global control). 
		  1:0           PKT_LEN_CORR                  0x0                  0x0	Packet Length Correction (Global control) 2'b00: No packet length correction for the flow meter computations 2'b01: Add Preamble and SFD length (8 bytes) to the packet length for the flow meter computations 2'b10: Add IFG, Preamble, and SFD lengths (20 bytes) to the packet length for the flow meter computations 2'b11: Reserved (Not Allowed) 
	CFP_DATA(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0              TCAM_DATA           0x00000000           0x00000000	TCAM Data. The rule data (refer to slice format) to be read from or write to the TCAM data. Whenever the mask is enabled (1'b0) for the corresponding key data, and then the read back key data would be ignored. Note that the bit [1:0] of this register are the valid bits of the rule. These two bits should be both '1' to validate this entry. The rule's LSB is in this register bit[2]. CFP_DATA0[31:0] for tcam_data[31:0] CFP_DATA1[31:0] for tcam_data[63:32] CFP_DATA2[31:0] for tcam_data[95:64] CFP_DATA3[31:0] for tcam_data[127:96] CFP_DATA4[31:0] for tcam_data[159:128] CFP_DATA5[31:0] for tcam_data[191:160] CFP_DATA6[31:0] for tcam_data[223:192] CFP_DATA7[31:0] for tcam_data[231:224] CFP_DATA7[31:8] for Reserved 
	CFP_MASK(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0              TCAM_MASK           0x00000000           0x00000000	TCAM Data. The mask data to be read from or write to the TCAM mask. Note that the bit [1:0] of this register are the valid bits of the rule. These two bits should be both '1' to validate this entry. The mask's LSB is in this register bit[2]. CFP_MASK0[31:0] for tcam_mask[31:0] CFP_MASK1[31:0] for tcam_mask[63:32] CFP_MASK2[31:0] for tcam_mask[95:64] CFP_MASK3[31:0] for tcam_mask[127:96] CFP_MASK4[31:0] for tcam_mask[159:128] CFP_MASK5[24:0] for tcam_mask[185:160] CFP_MASK6[31:0] for tcam_mask[223:192] CFP_MASK7[31:0] for tcam_mask[231:224] CFP_MASK7[31:8] for Reserved 
	ACT_POL_DATA0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:26            NEW_DSCP_IB                 0x00                 0x00	New_DSCP value. (In IPv4 header, this field is called TOS field, and the IP checksum field needs to be updated accordingly. In IPv6 header, this field is called TrafficClass field, and there is no IP checksum to be updated) 
		25:24     CHANGE_FWRD_MAP_IB                  0x0                  0x0	It indicates whether to enforce new egress direction for the matched packet. 00: No destination changes to the ARL derived destination. 01: Removing ARL destinations (port list) according to the DST_Map setting. 10: Replacing ARL derived destinations with the DST_Map derived dest. 11: Adding the DST_Map derived destinations to the ARL derived destinations. 
		23:14             DST_MAP_IB                0x000                0x000	It indicates the port(s) to which the packet is forwarded or removed. Bits [23:22]: reserved, Bit [21]: port 8(IMP), Bit [20]: port 7, Bits [19:14]: port 5 - port 0. 
		   13              CHANGE_TC                  0x0                  0x0	It indicates whether to enforce new traffic class for the matched packet to be queue with the corresponding COS at its egress Ethernet port(s) (excluding IMP port) before being transmitted. (To be used together with TC2COS mapping at each egress port) 
		12:10                 NEW_TC                  0x0                  0x0	It indicates whether the packet is allowed to be forwarded to the port it is originally received from. 
		    9             LOOP_BK_EN                  0x0                  0x0	It indicates whether the packet is allowed to be forwarded to the port it is originally received from. 
		  8:3            REASON_CODE                 0x00                 0x00	It indicates the reasons why the packet is forwarded to CPU, when the corresponding Change_FWD action indicates packet forwarding to CPU. 
		    2                STP_BYP                  0x0                  0x0	It indicates whether the CFP generated forwarding decision is subject to the STP port state based filing. 
		    1                EAP_BYP                  0x0                  0x0	It indicates whether the CFP generated forwarding decision is subject to the 802.1x EAP port state based filing. 
		    0               VLAN_BYP                  0x0                  0x0	It indicates whether the CFP generated forwarding decision is subject to the VLAN based filing. 
	ACT_POL_DATA1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		   31            RED_DEFAULT                  0x0                  0x0	It indicates whether to use RED/WRED default profile. Set 1'b1 to use RED default profile. The default profile, RED_PROFILE_DEFAULT, is configured at page 0x95, offset 0x10. 
		30:29              NEW_COLOR                  0x0                  0x0	New color value to replace original flow-policer input color. 00: Green 01: Yellow 10: Red 11: Reserved 
		   28           CHANGE_COLOR                  0x0                  0x0	It indicates whether to modify the flow-policer input color. Set 1'b1 to change color. 
		27:20               CHAIN_ID                 0x00                 0x00	If it is the result of Slice 0 chained search. it indicates the ChainID to be used as part of Chain slice key. 0x00 indicates no valid ChainID. Otherwise, it indicates the Classification ID if the packet needs to be forwarded to CPU. 0x00 indicates no valid Classification ID 
		   19         CHANGE_DSCP_OB                  0x0                  0x0	It indicates whether to modify the IP DSCP field of the matched packet based on the New_DSCP value. 
		18:13            NEW_DSCP_OB                 0x00                 0x00	New_DSCP value. (In IPv4 header, this field is called TOS field, and the IP checksum field needs to be updated accordingly. In IPv6 header, this field is called TrafficClass field, and there is no IP checksum to be updated) 
		12:11     CHANGE_FWRD_MAP_OB                  0x0                  0x0	It indicates whether to enforce new egress direction for the matched packet. 00: No destination changes to the ARL derived destination. 01: Removing ARL destinations (portmap) according to the DST_Map setting. 10: Replacing ARL derived destinations with the DST_Map derived dest. 11: Adding the DST_Map derived destinations to the ARL derived destinations. 
		 10:1             DST_MAP_OB                0x000                0x000	It indicates the port(s) to which the packet is forwarded or removed. Bits [10:9]: reserved, Bit [8]: port 8(IMP), Bit [7]: port 7, Bits [6:1]: port 5 - port 0. 
		    0         CHANGE_DSCP_IB                  0x0                  0x0	packet based on the New_DSCP value. 
	ACT_POL_DATA2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:8               RESERVED             0x000000             0x000000	Reserved 
		    7        DEI_RMK_DISABLE                  0x0                  0x0	It indicates whether the DEI field in the S-TAG should be remarked at the egress port if the per- port DEI remarking (DEI_RMK_EN) is enabled. If set, this per-flow configuration disables the DEI remarking (DEI_RMK_EN) only. Note: If the DEI field in the S-TAG is enabled by CFI_RMK_EN (Legacy application), the DEI_RMK_DISABLE can't disable it. 
		    6       CPCP_RMK_DISABLE                  0x0                  0x0	It indicates whether the PCP field in the C-TAG should be remarked at the egress port if the per- port PCP remarking (PCP_RMK_EN or C_ PCP_RMK_EN) is enabled. If set, this per-flow configuration disables remarking of PCP field of C-TAG in the packet even when the per-port (PCP_RMK_EN or C_ PCP_RMK_EN) configuration bit is enabled. 
		    5       SPCP_RMK_DISABLE                  0x0                  0x0	It indicates whether the PCP field in the S-TAG should be remarked at the egress port if the per- port PCP remarking (PCP_RMK_EN or S_ PCP_RMK_EN) is enabled. If set, this per-flow configuration disables remarking of PCP field of S-TAG in the packet even when the per-port (PCP_RMK_EN or S_ PCP_RMK_EN) configuration bit is enabled. 
		  4:2               NEW_TC_O                  0x0                  0x0	If the Change_TC_O action is chosen for a packet matching the CFP rule, then this field indicates the new Traffic Class to be used for determining the PCP and DEI of a packet after it is scheduled for transmission on an Egress Ethernet or an IMP port. 
		    1            CHANGE_TC_O                  0x0                  0x0	It indicates whether save the new traffic class (New_TC_O) for the matched packet to be saved in the queue at its egress Ethernet port(s) instead of the TC that was used for determining the packets color, COS, and RED/WRED profile. The saved TC_O in the packet is used for optionally re-mark a packet's PCP and DEI before it is transmitted. 
		    0       MAC_LIMIT_BYPASS                  0x0                  0x0	If the MAC Address Limit feature is enabled on a  port and the OVER_LIMIT_ACTIONS is set to 1, then the MAC_Limit_Bypass action will override the drop decision because of the MAC address limit. 
	RATE_METER0(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:5               RESERVED            0x0000000            0x0000000	Reserved 
		  4:3           POLICER_MODE                  0x0                  0x0	Policer Mode Selection 2'b00: RFC2698 Mode. Indicates that the Policer is compliant with RFC2698 2'b01: RFC4115 Mode. Indicates that the Policer is compliant with RFC4115 2'b10: MEF Mode. Indicates that the Policer is compliant with MEF (MEF6.1, 10.2) and, as a special case, that the Policer is also compliant with RFC2697 when EIR = 0 and CF = 1 2'b11: Disable mode. In this mode the metering function is disabled and the traffic is not subjected to any metering. The color of a disabled flow is marked Green by the Flow Policer function. 
		    2                     CF                  0x0                  0x0	Coupling_Flag When the Policer_Mode is MEF, this bit indicates the Coupling Flag described in MEF6.1 and MEF10.2. When the bit is set, tokens added to cirTokenBucket are diverted to eirTokenBucket when cirTokenBucket is full. dropped. When the PolicerMode is not MEF, this bit is ignored. 
		    1         POLICER_ACTION                  0x0                  0x0	When the Policer_Mode is neither MEF nor Disable, this bit indicates the action to be taken for packets that will be marked Red by the Policer Algorithm in either the color-aware or the color-blind mode. Otherwise, when the Policer_Mode is MEF or Disable, this bit is ignored. This bit is used to select the *_IB or *_OB in CFP Action Table when GREEN, YELLOW or RED packet marked by Policer. When this bit is 0, GREEN packets: the *_IB actions in the CFP Action Table are taken YELLOW packets: the *_OB actions are in the CFP Action Table are taken RED packets: dropped When this bit is 1, GREEN packets: the *_IB actions in the CFP Action Table are taken YELLOW packets: the *_OB actions are in the CFP Action Table are taken RED packets: the *_OB actions are in the CFP Action Table are taken. RED/WRED profile for Yellow packets are used. 
		    0                     CM                  0x0                  0x0	Color Mode Selection 0: Color-Aware Mode Selected 1: Color-Blind Mode Selected. 
	RATE_METER1(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:23               RESERVED                0x000                0x000	Reserved 
		 22:0             EIR_TK_BKT             0x000000             0x000000	EIR Token Bucket The cumulative Peak/excess token bucket in bits. Note: Excess or Peak (depending on the RFC selected in Policer Mode) 
	RATE_METER2(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:20               RESERVED                0x000                0x000	Reserved 
		 19:0           EIR_BKT_SIZE              0x00000              0x00000	EIR Token Limit Excess or Peak Burst Size in bytes. The maximum value/depth of EIR Token Bucket Note: Excess or Peak (depending on the RFC selected in Policer Mode) 
	RATE_METER3(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:19               RESERVED               0x0000               0x0000	Reserved 
		 18:0            EIR_REF_CNT              0x00000              0x00000	EIR Meter Rate Information Rate in bits, amount by which EIR Token Bucket is increased each unit of time (250 us) Support Max rate = 2 Gb/s. Note: Excess or Peak (depending on the RFC selected in Policer Mode) 
	RATE_METER4(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:23               RESERVED                0x000                0x000	Reserved 
		 22:0             CIR_TK_BKT             0x000000             0x000000	CIR Token Bucket The cumulative committed token bucket maintained by hardware in bits 
	RATE_METER5(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:20               RESERVED                0x000                0x000	Reserved 
		 19:0           CIR_BKT_SIZE              0x00000              0x00000	CIR Token Limit Committed Burst Size in bytes. The maximum value/depth of cirTokenBucket 
	RATE_METER6(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		31:19               RESERVED               0x0000               0x0000	Reserved 
		 18:0            CIR_REF_CNT              0x00000              0x00000	CIR Meter Rate Committed Information Rate in bits. Amount by which CIR Token Bucket is increased each unit of time(250 us). Support Max rate =2 Gb/s. 
	TC2COLOR(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		15:11               RESERVED                 0x00                 0x00	Reserved 
		 10:9     TC2COLOR_MAP_COLOR                  0x0                  0x0	Specify COLOR of TC2COLOR MAP according to ING_PORT/TC/DEI value 00: Green 01: Yellow 10: Red 11: Reserved 
		    8       TC2COLOR_MAP_DEI                  0x0                  0x0	Specify DEI value of TC2COLOR MAP table 
		  7:5        TC2COLOR_MAP_TC                  0x0                  0x0	Specify TC value of TC2COLOR MAP table 
		  4:1  TC2COLOR_MAP_ING_PORT                  0x0                  0x0	Specify Ingress Port number of TC2COLOR MAP table 
		    0        TC2COLOR_MAP_RW                  0x0                  0x0	TC2COLOR Table Read/Write Access 1: Write TC2COLOR MAP register 0: Read TC2COLOR MAP register 
	STAT_GREEN_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0             GREEN_CNTR           0x00000000           0x00000000	This field contains the data to read from or write to the GREEN counter of Policer statistic RAM. 
	STAT_YELLOW_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0            YELLOW_CNTR           0x00000000           0x00000000	This field contains the data to read from or write to the Yellow counter of Policer statistic RAM. 
	STAT_RED_CNTR(4)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 31:0               RED_CNTR           0x00000000           0x00000000	This field contains the data to read from or write to the RED counter of Policer statistic RAM. 
Page 161 - CFP Configuration Register
	CFP_CTL_REG(2)	value = 0x0
		 Bits                   Name                Value              Default	Description
		 15:9               RESERVED                 0x00                 0x00	Reserved 
		  8:0             CFP_EN_MAP                0x000                0x000	The bitmap to enable CFP function. When set to one, the corresponding port CFP feature is enabled. 
	UDF_0_A_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_0_A_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_1_A_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_1_A_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_2_A_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_2_A_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_0_B_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_0_B_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_1_B_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_1_B_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_2_B_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_2_B_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_0_C_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_0_C_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_1_C_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_1_C_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_2_C_0_8(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0        CFG_UDF_1_C_0_8                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
	UDF_0_D_0_11(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0       CFG_UDF_0_D_0_11                 0x00                 0x00	UDF Configuration Each byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. 
Page 255 - SPI Register
	SPIDIO0(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 0 
	SPIDIO1(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 1 
	SPIDIO2(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 2 
	SPIDIO3(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 3 
	SPIDIO4(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 4 
	SPIDIO5(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 5 
	SPIDIO6(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 6 
	SPIDIO7(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	SPI Data I/O 7 
	SPICTL(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0                 SPICTL                 0x00                 0x00	SPI control information. bit 7: (SPIF) SPI bit 6: (WCOL) SPI Write Collision bit 5: (RACK) SPI read data ready ack (self- clearing) bit 4: (MODF) SPI Mode Fault Flag bit 3: ( ) None defined bit 2: (SHDT) Short Data Bytes bit 1: (TXRDY) SMP Tx Ready Flag - should check it every 8 bytes bit 0: (RXRDY) SMP Rx Ready Flag - should check it every 8 bytes 
	SPISTS(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	bit[7](SPIF): SPI Read/Write Complete Flag bit[6](RESERVED_1): Reserved bit[5](RACK): SPI Read Data Ready Acknowledgement (self-cleaning) bit[4:0](RESERVED_0): Reserved 
	PAGEREG(1)	value = 0x0
		 Bits                   Name                Value              Default	Description
		  7:0               RESERVED                 0x00                 0x00	Next Page 
