// Seed: 1386165509
module module_0 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    id_6,
    input supply0 id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_5 = 1;
  assign id_4 = id_3;
  wire id_6;
  assign id_4 = 1'b0;
  wire id_7;
endmodule
