

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Oct 28 23:10:25 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  6832|  44880|  6832|  44880|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                      |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_MAX_POOL_1     |  5536|  43584| 346 ~ 1362 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_MAX_POOL_2    |   344|   1360|  86 ~ 170  |          -|          -|  4 ~ 8  |    no    |
        |  ++ LOOP_MAX_POOL_3  |    84|    168|          21|          -|          -|  4 ~ 8  |    no    |
        +----------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    157|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     468|    520|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|  25224|
|Register         |        -|      -|    1499|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|    1967|  25901|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|     48|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_urem_13ns_13ns_13_17_seq_U30  |dut_urem_13ns_13ns_13_17_seq  |        0|      0|  117|  130|
    |dut_urem_13ns_13ns_13_17_seq_U31  |dut_urem_13ns_13ns_13_17_seq  |        0|      0|  117|  130|
    |dut_urem_13ns_13ns_13_17_seq_U32  |dut_urem_13ns_13ns_13_17_seq  |        0|      0|  117|  130|
    |dut_urem_13ns_13ns_13_17_seq_U33  |dut_urem_13ns_13ns_13_17_seq  |        0|      0|  117|  130|
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                             |                              |        0|      0|  468|  520|
    +----------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_52167_p2                |     *    |      1|  0|   0|           8|           4|
    |tmp6_0_1_fu_52226_p2            |     *    |      1|  0|   0|           9|           6|
    |tmp6_fu_52192_p2                |     *    |      1|  0|   0|           9|           6|
    |tmp_s_fu_52103_p2               |     *    |      1|  0|   4|           4|           6|
    |i_index_0_1_fu_52231_p2         |     +    |      0|  0|  13|          13|          13|
    |i_index_1_1_fu_52240_p2         |     +    |      0|  0|  13|          13|          13|
    |i_index_1_fu_52236_p2           |     +    |      0|  0|  13|          13|          13|
    |i_index_fu_52207_p2             |     +    |      0|  0|  13|          13|          13|
    |m_2_fu_52097_p2                 |     +    |      0|  0|   6|           6|           1|
    |next_mul_fu_52079_p2            |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_52203_p2             |     +    |      0|  0|  11|          11|          11|
    |tmp5_0_1_fu_52197_p2            |     +    |      0|  0|   9|           1|           9|
    |tmp5_fu_52182_p2                |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_52158_p2                 |     +    |      0|  0|   8|           8|           8|
    |x_2_fu_52117_p2                 |     +    |      0|  0|   4|           4|           1|
    |y_2_fu_52152_p2                 |     +    |      0|  0|   4|           4|           1|
    |exitcond2_fu_52147_p2           |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_52112_p2            |   icmp   |      0|  0|   2|           4|           4|
    |tmp_10_fu_52270_p2              |   icmp   |      0|  0|   5|          13|          12|
    |tmp_2_fu_52217_p2               |   icmp   |      0|  0|   5|          13|          12|
    |tmp_5_fu_52250_p2               |   icmp   |      0|  0|   5|          13|          12|
    |tmp_6_fu_52260_p2               |   icmp   |      0|  0|   5|          13|          12|
    |tmp_9_fu_52092_p2               |   icmp   |      0|  0|   3|           7|           7|
    |p_max_1_1_1_fu_52335_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_52311_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_52329_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_17_1_s_fu_52133_p2          |    or    |      0|  0|   7|           4|           1|
    |input_load_0_0_phi_fu_52293_p3  |  select  |      0|  0|   1|           1|           1|
    |input_load_0_1_phi_fu_52298_p3  |  select  |      0|  0|   1|           1|           1|
    |input_load_1_0_phi_fu_52317_p3  |  select  |      0|  0|   1|           1|           1|
    |input_load_1_1_phi_fu_52322_p3  |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      4|  0| 157|         212|         194|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+------+-----------+-----+-----------+
    |        Name       |  LUT | Input Size| Bits| Total Bits|
    +-------------------+------+-----------+-----+-----------+
    |ap_NS_fsm          |  4752|       1320|    1|       1320|
    |input_0_address0   |    12|          3|   12|         36|
    |input_0_address1   |    12|          3|   12|         36|
    |input_1_address0   |    12|          3|   12|         36|
    |input_1_address1   |    12|          3|   12|         36|
    |m_reg_52008        |     6|          2|    6|         12|
    |output_0_address0  |  5100|       1298|   12|      15576|
    |output_0_address1  |  5100|       1297|   12|      15564|
    |output_0_d0        |     1|          3|    1|          3|
    |output_1_address0  |  5100|       1297|   12|      15564|
    |output_1_address1  |  5100|       1297|   12|      15564|
    |phi_mul_reg_52019  |     9|          2|    9|         18|
    |x_reg_52031        |     4|          2|    4|          8|
    |y_reg_52042        |     4|          2|    4|          8|
    +-------------------+------+-----------+-----+-----------+
    |Total              | 25224|       6532|  121|      63781|
    +-------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------+------+----+------+-----------+
    |            Name            |  FF  | LUT| Bits | Const Bits|
    +----------------------------+------+----+------+-----------+
    |I_cast8_reg_52371           |     6|   0|    13|          7|
    |I_cast9_reg_52366           |     6|   0|     9|          3|
    |O_cast7_cast1_reg_52356     |     4|   0|    11|          7|
    |O_cast7_cast_reg_52361      |     4|   0|     8|          4|
    |O_reg_52350                 |     4|   0|     4|          0|
    |ap_CS_fsm                   |  1319|   0|  1319|          0|
    |i_index_0_1_reg_52459       |    13|   0|    13|          0|
    |i_index_1_1_reg_52471       |    13|   0|    13|          0|
    |i_index_1_reg_52465         |    13|   0|    13|          0|
    |input_0_load_513_reg_52532  |     1|   0|     1|          0|
    |input_0_load_reg_52502      |     1|   0|     1|          0|
    |input_1_load_2_reg_52537    |     1|   0|     1|          0|
    |input_1_load_reg_52507      |     1|   0|     1|          0|
    |m_2_reg_52385               |     6|   0|     6|          0|
    |m_reg_52008                 |     6|   0|     6|          0|
    |next_mul_reg_52377          |     9|   0|     9|          0|
    |o_index_reg_52444           |    11|   0|    11|          0|
    |phi_mul_reg_52019           |     9|   0|     9|          0|
    |tmp1_reg_52552              |     1|   0|     1|          0|
    |tmp4_reg_52428              |    11|   0|    11|          0|
    |tmp5_0_1_reg_52439          |     9|   0|     9|          0|
    |tmp6_reg_52433              |    13|   0|    13|          0|
    |tmp_10_reg_52487            |     1|   0|     1|          0|
    |tmp_17_1_cast_reg_52414     |     3|   0|    13|         10|
    |tmp_2_reg_52454             |     1|   0|     1|          0|
    |tmp_3_cast_reg_52408        |     3|   0|    13|         10|
    |tmp_5_reg_52477             |     1|   0|     1|          0|
    |tmp_6_reg_52482             |     1|   0|     1|          0|
    |tmp_s_reg_52390             |     8|   0|     8|          0|
    |x_2_reg_52403               |     4|   0|     4|          0|
    |x_cast4_reg_52395           |     4|   0|    11|          7|
    |x_reg_52031                 |     4|   0|     4|          0|
    |y_2_reg_52423               |     4|   0|     4|          0|
    |y_reg_52042                 |     4|   0|     4|          0|
    +----------------------------+------+----+------+-----------+
    |Total                       |  1499|   0|  1547|         48|
    +----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_0_address0   | out |   12|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |   12|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |   12|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |    1|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |   12|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |    1|  ap_memory |    input_1   |     array    |
|output_0_address0  | out |   12|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_address1  | out |   12|  ap_memory |   output_0   |     array    |
|output_0_ce1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d1        | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |   12|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_address1  | out |   12|  ap_memory |   output_1   |     array    |
|output_1_ce1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d1        | out |    1|  ap_memory |   output_1   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

