
*** Running vivado
    with args -log system_ADC_DAC_LOOP_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ADC_DAC_LOOP_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_ADC_DAC_LOOP_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top system_ADC_DAC_LOOP_0 -part xc7z020clg400-3 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_ADC_DAC_LOOP_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9418
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2119.461 ; gain = 0.000 ; free physical = 1409 ; free virtual = 15636
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_ADC_DAC_LOOP_0' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_ADC_DAC_LOOP_0/synth/system_ADC_DAC_LOOP_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ADC_DAC_LOOP' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:8]
	Parameter FLOAT_WIDTH bound to: 32 - type: integer 
	Parameter GPIO_WIDTH bound to: 32 - type: integer 
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter DAC_WIDTH bound to: 14 - type: integer 
	Parameter NUM_SAMPS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADC_IN' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v:1]
	Parameter FLOAT_WIDTH bound to: 32 - type: integer 
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter NUM_SAMPS bound to: 1023 - type: integer 
	Parameter INT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADC_AVERAGE' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v:48]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
	Parameter NUM_SAMPS bound to: 1023 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_counter' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_counter' (1#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADC_AVERAGE' (2#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v:48]
INFO: [Synth 8-6157] synthesizing module 'FSM' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v:1]
	Parameter stopped bound to: 3'b011 
	Parameter waiting bound to: 3'b000 
	Parameter reg_write bound to: 3'b100 
	Parameter sADC_RST bound to: 3'b001 
	Parameter ON bound to: 1'b1 
	Parameter OFF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (3#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'gen_padder' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v:1]
	Parameter IN_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter L_PAD_WIDTH bound to: 4 - type: integer 
	Parameter R_PAD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_adder' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v:1]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_adder' (4#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gen_padder' (5#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_mult' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter INT_WIDTH bound to: 16 - type: integer 
	Parameter BIT_SHIFT bound to: 11 - type: integer 
	Parameter DEC_FORMAT bound to: 0 - type: integer 
	Parameter INT_FORMAT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_mult' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_mult' (6#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_mult' (7#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ADC_IN' (8#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_mult__parameterized0' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter INT_WIDTH bound to: 16 - type: integer 
	Parameter BIT_SHIFT bound to: 0 - type: integer 
	Parameter DEC_FORMAT bound to: 0 - type: integer 
	Parameter INT_FORMAT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'my_mult__parameterized0' (8#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
INFO: [Synth 8-6157] synthesizing module 'gen_subber' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v:1]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_subber' (9#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v:1]
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (10#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'DAC_OUT' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:1]
	Parameter FLOAT_WIDTH bound to: 32 - type: integer 
	Parameter DAC_WIDTH bound to: 14 - type: integer 
	Parameter INT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_mult__parameterized1' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 14 - type: integer 
	Parameter INT_WIDTH bound to: 16 - type: integer 
	Parameter BIT_SHIFT bound to: 0 - type: integer 
	Parameter DEC_FORMAT bound to: 16 - type: integer 
	Parameter INT_FORMAT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'my_mult__parameterized1' (10#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DAC_OUT' (11#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADC_DAC_LOOP' (12#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_ADC_DAC_LOOP_0' (13#1) [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_ADC_DAC_LOOP_0/synth/system_ADC_DAC_LOOP_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2119.461 ; gain = 0.000 ; free physical = 1480 ; free virtual = 15707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.461 ; gain = 0.000 ; free physical = 1475 ; free virtual = 15702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.461 ; gain = 0.000 ; free physical = 1475 ; free virtual = 15702
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.461 ; gain = 0.000 ; free physical = 1470 ; free virtual = 15697
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.387 ; gain = 0.000 ; free physical = 1375 ; free virtual = 15626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2183.387 ; gain = 0.000 ; free physical = 1374 ; free virtual = 15625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1611 ; free virtual = 15836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1611 ; free virtual = 15836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1611 ; free virtual = 15836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stopped |                             0001 |                              011
                 waiting |                             0010 |                              000
               reg_write |                             0100 |                              100
                sADC_RST |                             1000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1604 ; free virtual = 15830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst/ADC0/MULT1/MULT1/p0, operation Mode is: (A:0x140000)*B.
DSP Report: operator inst/ADC0/MULT1/MULT1/p0 is absorbed into DSP inst/ADC0/MULT1/MULT1/p0.
DSP Report: operator inst/ADC0/MULT1/MULT1/p0 is absorbed into DSP inst/ADC0/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/ADC0/MULT1/MULT1/p0, operation Mode is: (PCIN>>17)+(A:0x140000)*B.
DSP Report: operator inst/ADC0/MULT1/MULT1/p0 is absorbed into DSP inst/ADC0/MULT1/MULT1/p0.
DSP Report: operator inst/ADC0/MULT1/MULT1/p0 is absorbed into DSP inst/ADC0/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/MULT1/MULT1/p0, operation Mode is: A*B.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/MULT1/MULT1/p0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/MULT1/MULT1/p0, operation Mode is: A*B.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/MULT1/MULT1/p0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: operator inst/MULT1/MULT1/p0 is absorbed into DSP inst/MULT1/MULT1/p0.
DSP Report: Generating DSP inst/DAC0/cal_mult/p0, operation Mode is: A*B2.
DSP Report: register inst/REG0/int_data_reg_reg is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: Generating DSP inst/DAC0/cal_mult/p0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register inst/REG0/int_data_reg_reg is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: Generating DSP inst/DAC0/cal_mult/p0, operation Mode is: A2*B.
DSP Report: register inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: Generating DSP inst/DAC0/cal_mult/p0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: operator inst/DAC0/cal_mult/p0 is absorbed into DSP inst/DAC0/cal_mult/p0.
DSP Report: Generating DSP inst/DAC0/MULT0/MULT1/p0, operation Mode is: (A:0xcccc)*B.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: Generating DSP inst/DAC0/MULT0/MULT1/p0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: Generating DSP inst/DAC0/MULT0/MULT1/p0, operation Mode is: A*(B:0xcccc).
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: Generating DSP inst/DAC0/MULT0/MULT1/p0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
DSP Report: operator inst/DAC0/MULT0/MULT1/p0 is absorbed into DSP inst/DAC0/MULT0/MULT1/p0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1600 ; free virtual = 15823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_ADC_DAC_LOOP_0 | (A:0x140000)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+(A:0x140000)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A*B            | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | A*B2                      | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A2*B           | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | A2*B                      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (A:0xcccc)*B              | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A*B            | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | A*(B:0xcccc)              | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_ADC_DAC_LOOP_0 | (PCIN>>17)+A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1396 ; free virtual = 15633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1395 ; free virtual = 15632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1388 ; free virtual = 15624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    54|
|2     |DSP48E1 |    14|
|5     |LUT1    |     5|
|6     |LUT2    |   180|
|7     |LUT3    |     1|
|8     |LUT4    |     2|
|9     |LUT5    |     2|
|10    |LUT6    |     8|
|11    |FDRE    |    90|
|12    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1376 ; free virtual = 15613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2183.387 ; gain = 0.000 ; free physical = 1441 ; free virtual = 15678
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.387 ; gain = 63.926 ; free physical = 1441 ; free virtual = 15678
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.387 ; gain = 0.000 ; free physical = 1514 ; free virtual = 15751
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.371 ; gain = 0.000 ; free physical = 1453 ; free virtual = 15690
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2202.371 ; gain = 83.016 ; free physical = 1605 ; free virtual = 15841
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/system_ADC_DAC_LOOP_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/system_ADC_DAC_LOOP_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ADC_DAC_LOOP_0_utilization_synth.rpt -pb system_ADC_DAC_LOOP_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 17:38:34 2022...
