// Seed: 1619795434
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wand  id_5
);
  wire id_7;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input wor id_9
);
  tri1 id_11 = id_2;
  id_12(
      .id_0(id_7),
      .id_1(id_8),
      .id_2(id_5),
      .id_3(1 - 1),
      .id_4(1'h0),
      .id_5((~id_3)),
      .id_6(1 == 1)
  );
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_9,
      id_9
  );
endmodule
