A51 MACRO ASSEMBLER  STARTUP_M5                                                           12/09/2025 18:18:17 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\obj\STARTUP_M5.obj
ASSEMBLER INVOKED BY: C:\KeilC51\C51\BIN\A51.EXE STARTUP_M5.A51 SET(LARGE) DEBUG PRINT(.\Listings\STARTUP_M5.lst) OBJECT
                      (.\obj\STARTUP_M5.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;  This file is part of the C51 Compiler package
                       4     ;  Copyright (c) 1988-2005 Keil Elektronik GmbH and Keil Software, Inc.
                       5     ;  Version 8.01
                       6     ;
                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       8     ;------------------------------------------------------------------------------
                       9     ;  STARTUP.A51:  This code is executed after processor reset.
                      10     ;
                      11     ;  To translate this file use A51 with the following invocation:
                      12     ;
                      13     ;     A51 STARTUP.A51
                      14     ;
                      15     ;  To link the modified STARTUP.OBJ file to your application use the following
                      16     ;  Lx51 invocation:
                      17     ;
                      18     ;     Lx51 your object file list, STARTUP.OBJ  controls
                      19     ;
                      20     ;------------------------------------------------------------------------------
                      21     ;
                      22     ;  User-defined <h> Power-On Initialization of Memory
                      23     ;
                      24     ;  With the following EQU statements the initialization of memory
                      25     ;  at processor reset can be defined:
                      26     ;
                      27     ; <o> IDATALEN: IDATA memory size <0x0-0x100>
                      28     ;     <i> Note: The absolute start-address of IDATA memory is always 0
                      29     ;     <i>       The IDATA space overlaps physically the DATA and BIT areas.
  0080                30     IDATALEN        EQU     80H
                      31     ;
                      32     ; <o> XDATASTART: XDATA memory start address <0x0-0xFFFF> 
                      33     ;     <i> The absolute start address of XDATA memory
  0000                34     XDATASTART      EQU     0     
                      35     ;
                      36     ; <o> XDATALEN: XDATA memory size <0x0-0xFFFF> 
                      37     ;     <i> The length of XDATA memory in bytes.
  0000                38     XDATALEN        EQU     0      
                      39     ;
                      40     ; <o> PDATASTART: PDATA memory start address <0x0-0xFFFF> 
                      41     ;     <i> The absolute start address of PDATA memory
  0000                42     PDATASTART      EQU     0H
                      43     ;
                      44     ; <o> PDATALEN: PDATA memory size <0x0-0xFF> 
                      45     ;     <i> The length of PDATA memory in bytes.
  0000                46     PDATALEN        EQU     0H
                      47     ;
                      48     ;</h>
                      49     ;------------------------------------------------------------------------------
                      50     ;
                      51     ;<h> Reentrant Stack Initialization
                      52     ;
                      53     ;  The following EQU statements define the stack pointer for reentrant
                      54     ;  functions and initialized it:
                      55     ;
                      56     ; <h> Stack Space for reentrant functions in the SMALL model.
                      57     ;  <q> IBPSTACK: Enable SMALL model reentrant stack
A51 MACRO ASSEMBLER  STARTUP_M5                                                           12/09/2025 18:18:17 PAGE     2

                      58     ;     <i> Stack space for reentrant functions in the SMALL model.
  0000                59     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                      60     ;  <o> IBPSTACKTOP: End address of SMALL model stack <0x0-0xFF>
                      61     ;     <i> Set the top of the stack to the highest location.
  0100                62     IBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                      63     ; </h>
                      64     ;
                      65     ; <h> Stack Space for reentrant functions in the LARGE model.      
                      66     ;  <q> XBPSTACK: Enable LARGE model reentrant stack
                      67     ;     <i> Stack space for reentrant functions in the LARGE model.
  0000                68     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                      69     ;  <o> XBPSTACKTOP: End address of LARGE model stack <0x0-0xFFFF>
                      70     ;     <i> Set the top of the stack to the highest location.
  0000                71     XBPSTACKTOP     EQU     0xFFFF +1   ; default 0FFFFH+1 
                      72     ; </h>
                      73     ;
                      74     ; <h> Stack Space for reentrant functions in the COMPACT model.    
                      75     ;  <q> PBPSTACK: Enable COMPACT model reentrant stack
                      76     ;     <i> Stack space for reentrant functions in the COMPACT model.
  0000                77     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                      78     ;
                      79     ;   <o> PBPSTACKTOP: End address of COMPACT model stack <0x0-0xFFFF>
                      80     ;     <i> Set the top of the stack to the highest location.
  0100                81     PBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                      82     ; </h>
                      83     ;</h>
                      84     ;------------------------------------------------------------------------------
                      85     ;
                      86     ;  Memory Page for Using the Compact Model with 64 KByte xdata RAM
                      87     ;  <e>Compact Model Page Definition
                      88     ;
                      89     ;  <i>Define the XDATA page used for PDATA variables. 
                      90     ;  <i>PPAGE must conform with the PPAGE set in the linker invocation.
                      91     ;
                      92     ; Enable pdata memory page initalization
  0000                93     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                      94     ;
                      95     ; <o> PPAGE number <0x0-0xFF> 
                      96     ; <i> uppermost 256-byte address of the page used for PDATA variables.
  0000                97     PPAGE           EQU     0
                      98     ;
                      99     ; <o> SFR address which supplies uppermost address byte <0x0-0xFF> 
                     100     ; <i> most 8051 variants use P2 as uppermost address byte
  00A0               101     PPAGE_SFR       DATA    0A0H
                     102     ;
                     103     ; </e>
                     104     ;------------------------------------------------------------------------------
                     105     
                     106     ; Standard SFR Symbols 
  00E0               107     ACC     DATA    0E0H
  00F0               108     B       DATA    0F0H
  0081               109     SP      DATA    81H
  0082               110     DPL     DATA    82H
  0083               111     DPH     DATA    83H
  008E               112     CKCON   DATA    8EH
  0093               113     DPC             DATA    93H
  0094               114     DAGESEL         DATA    94H     
  0095               115     D_PAGESEL       DATA    95H
  00C8               116     T2CON           DATA    0C8H
  00C9               117     MUX_SEL         DATA    0C9H
  00F8               118     RAMMODE         DATA    0F8H
                     119     
                     120                     NAME    ?C_STARTUP
                     121     
                     122     
                     123     ?C_C51STARTUP   SEGMENT   CODE
A51 MACRO ASSEMBLER  STARTUP_M5                                                           12/09/2025 18:18:17 PAGE     3

                     124     ?STACK          SEGMENT   IDATA
                     125     
----                 126                     RSEG    ?STACK
0000                 127                     DS      1
                     128     
                     129                     EXTRN CODE (?C_START)
                     130                     PUBLIC  ?C_STARTUP
                     131     
----                 132                     CSEG    AT      0
0000 020000   F      133     ?C_STARTUP:     LJMP    STARTUP1
                     134     
----                 135                     CSEG    AT  0F8H
00F8 FFFF            136                     DB  0FFH,0FFH           ;ะด 00H 00H
00FA 4457494E        137                     DB  'DWINT5'
00FE 5435                    
                     138     
----                 139                     RSEG    ?C_C51STARTUP
                     140     
0000                 141     STARTUP1:       
                     142                     ; --- T5L Specific Initialization ---
0000 759401          143                     MOV     DAGESEL,#01H    ; Code Memory Page Select (0x01)
0003 759502          144                     MOV     D_PAGESEL,#02H  ; Data Memory Page Select (0x02)
0006 758E00          145                     MOV     CKCON,#00H      ; Clock Control (Default)
0009 759300          146                     MOV     DPC,#00H        ; Data Pointer Control (Default)
000C 75C870          147                     MOV     T2CON,#70H      ; Timer 2 Control (Standard T5L init)
000F 75C960          148                     MOV     MUX_SEL,#60H    ; Peripheral Mux: Disable Watchdog (WDT OFF), UARTs
                              mapping
0012 75F800          149                     MOV     RAMMODE,#00H    ; DGUS RAM Access Mode: Normal (Disable APP access)
                     150     
                     151     IF IDATALEN <> 0                  
0015 787F            152                     MOV     R0,#IDATALEN - 1
0017 E4              153                     CLR     A
0018 F6              154     IDATALOOP:      MOV     @R0,A
0019 D8FD            155                     DJNZ    R0,IDATALOOP
                     156     ENDIF
                     157     
                     158     IF XDATALEN <> 0
                                             MOV     DPTR,#XDATASTART
                                             MOV     R7,#LOW (XDATALEN)
                               IF (LOW (XDATALEN)) <> 0
                                             MOV     R6,#(HIGH (XDATALEN)) +1
                               ELSE
                                             MOV     R6,#HIGH (XDATALEN)
                               ENDIF
                                             CLR     A
                             XDATALOOP:      MOVX    @DPTR,A
                                             INC     DPTR
                                             DJNZ    R7,XDATALOOP
                                             DJNZ    R6,XDATALOOP
                             ENDIF
                     172     
                     173     IF PPAGEENABLE <> 0
                                             MOV     PPAGE_SFR,#PPAGE
                             ENDIF
                     176     
                     177     IF PDATALEN <> 0
                                             MOV     R0,#LOW (PDATASTART)
                                             MOV     R7,#LOW (PDATALEN)
                                             CLR     A
                             PDATALOOP:      MOVX    @R0,A
                                             INC     R0
                                             DJNZ    R7,PDATALOOP
                             ENDIF
                     185     
                     186     IF IBPSTACK <> 0
                             EXTRN DATA (?C_IBP)
A51 MACRO ASSEMBLER  STARTUP_M5                                                           12/09/2025 18:18:17 PAGE     4

                             
                                             MOV     ?C_IBP,#LOW IBPSTACKTOP
                             ENDIF
                     191     
                     192     IF XBPSTACK <> 0
                             EXTRN DATA (?C_XBP)
                             
                                             MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                             MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                             ENDIF
                     198     
                     199     IF PBPSTACK <> 0
                             EXTRN DATA (?C_PBP)
                                             MOV     ?C_PBP,#LOW PBPSTACKTOP
                             ENDIF
                     203     
001B 758100   F      204                     MOV     SP,#?STACK-1
                     205     
                     206     ; This code is required if you use L51_BANK.A51 with Banking Mode 4
                     207     ;<h> Code Banking
                     208     ; <q> Select Bank 0 for L51_BANK.A51 Mode 4
                     209     
                             
                             
                                             
                             
                     214     ;</h>
001E 020000   F      215                     LJMP    ?C_START
                     216     
                     217                     END
A51 MACRO ASSEMBLER  STARTUP_M5                                                           12/09/2025 18:18:17 PAGE     5

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

?C_C51STARTUP. . .  C SEG    0021H       REL=UNIT
?C_START . . . . .  C ADDR   -----       EXT
?C_STARTUP . . . .  C ADDR   0000H   A   
?STACK . . . . . .  I SEG    0001H       REL=UNIT
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CKCON. . . . . . .  D ADDR   008EH   A   
DAGESEL. . . . . .  D ADDR   0094H   A   
DPC. . . . . . . .  D ADDR   0093H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
D_PAGESEL. . . . .  D ADDR   0095H   A   
IBPSTACK . . . . .  N NUMB   0000H   A   
IBPSTACKTOP. . . .  N NUMB   0100H   A   
IDATALEN . . . . .  N NUMB   0080H   A   
IDATALOOP. . . . .  C ADDR   0018H   R   SEG=?C_C51STARTUP
MUX_SEL. . . . . .  D ADDR   00C9H   A   
PBPSTACK . . . . .  N NUMB   0000H   A   
PBPSTACKTOP. . . .  N NUMB   0100H   A   
PDATALEN . . . . .  N NUMB   0000H   A   
PDATASTART . . . .  N NUMB   0000H   A   
PPAGE. . . . . . .  N NUMB   0000H   A   
PPAGEENABLE. . . .  N NUMB   0000H   A   
PPAGE_SFR. . . . .  D ADDR   00A0H   A   
RAMMODE. . . . . .  D ADDR   00F8H   A   
SP . . . . . . . .  D ADDR   0081H   A   
STARTUP1 . . . . .  C ADDR   0000H   R   SEG=?C_C51STARTUP
T2CON. . . . . . .  D ADDR   00C8H   A   
XBPSTACK . . . . .  N NUMB   0000H   A   
XBPSTACKTOP. . . .  N NUMB   0000H   A   
XDATALEN . . . . .  N NUMB   0000H   A   
XDATASTART . . . .  N NUMB   0000H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
