#ifndef __OSS_1_0_D_H__
#define __OSS_1_0_D_H__

#define mmSRBM_STATUS                                                           0x394
#define mmSRBM_SOFT_RESET                                                       0x398
#define mmSRBM_READ_ERROR                                                       0x3a6
#define mmSRBM_INT_CNTL                                                         0x3a8
#define mmSRBM_INT_ACK                                                          0x3aa
#define mmSRBM_STATUS2                                                          0x3b1
#define mmHDP_HOST_PATH_CNTL                                                    0xb00
#define mmHDP_NONSURFACE_BASE                                                   0xb01
#define mmHDP_NONSURFACE_INFO                                                   0xb02
#define mmHDP_NONSURFACE_SIZE                                                   0xb03
#define mmHDP_ADDR_CONFIG                                                       0xbd2
#define mmHDP_MISC_CNTL                                                         0xbd3
#define mmHDP_MEM_POWER_LS                                                      0xbd4
#define mmIH_RB_CNTL                                                            0xf80
#define mmIH_RB_BASE                                                            0xf81
#define mmIH_RB_RPTR                                                            0xf82
#define mmIH_RB_WPTR                                                            0xf83
#define mmIH_RB_WPTR_ADDR_HI                                                    0xf84
#define mmIH_RB_WPTR_ADDR_LO                                                    0xf85
#define mmIH_CNTL                                                               0xf86
#define mmHDP_MEM_COHERENCY_FLUSH_CNTL                                          0x1520
#define mmHDP_REG_COHERENCY_FLUSH_CNTL                                          0x1528
#define mmDMA_RB_CNTL                                                           0x3400
#define mmDMA_RB_BASE                                                           0x3401
#define mmDMA_RB_RPTR                                                           0x3402
#define mmDMA_RB_WPTR                                                           0x3403
#define mmDMA_RB_RPTR_ADDR_HI                                                   0x3407
#define mmDMA_RB_RPTR_ADDR_LO                                                   0x3408
#define mmDMA_IB_CNTL                                                           0x3409
#define mmDMA_IB_RPTR                                                           0x340a
#define mmDMA_CNTL                                                              0x340b
#define mmDMA_STATUS_REG                                                        0x340d
#define mmDMA_TILING_CONFIG                                                     0x342e
#define mmDMA_POWER_CNTL                                                        0x342f
#define mmDMA_CLK_CTRL                                                          0x3430
#define mmDMA_PG                                                                0x3435
#define mmDMA_PGFSM_CONFIG                                                      0x3436
#define mmDMA_PGFSM_WRITE                                                       0x3437
#define mmDMA_PACKET_INDIRECT_BUFFER                                            0x1
#define mmDMA_SEM_INCOMPLETE_TIMER_CNTL                                         0x3411
#define mmDMA_SEM_WAIT_FAIL_TIMER_CNTL                                          0x3412

#endif /*__OSS_1_0_D_H__*/
