PPC MP+PPO262
"Fre LwSyncdWW Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsyncdR"
Cycle=Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsyncdR Fre LwSyncdWW
Relax=
Safe=Rfe Fre PosRR LwSyncdWW DpAddrdR DpCtrlIsyncdR
Prefetch=1:x=T
Com=Rf Fr
Orig=Fre LwSyncdWW Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsyncdR
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r5=z; 1:r9=a; 1:r11=x;
}
 P0           | P1             ;
 li r1,1      | lwz r1,0(r2)   ;
 stw r1,0(r2) | xor r3,r1,r1   ;
 lwsync       | lwzx r4,r3,r5  ;
 li r3,1      | lwz r6,0(r5)   ;
 stw r3,0(r4) | xor r7,r6,r6   ;
              | lwzx r8,r7,r9  ;
              | cmpw r8,r8     ;
              | beq  LC00      ;
              | LC00:          ;
              | isync          ;
              | lwz r10,0(r11) ;
exists
(1:r1=1 /\ 1:r10=0)
