
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cfs><h1 id="entity-neorv32_cfs">Entity: neorv32_cfs</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1215 290"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="455,0 470,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="280" height="70" fill="black" x="470" y="0"></rect><rect id="SvgjsRect1007" width="276" height="65" fill="#bdecb6" x="472" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="450" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="485" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   CFS_CONFIG </tspan></text><line id="SvgjsLine1012" x1="455" y1="15" x2="470" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="450" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="485" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   CFS_IN_SIZE </tspan></text><line id="SvgjsLine1017" x1="455" y1="35" x2="470" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="450" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="485" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   CFS_OUT_SIZE </tspan></text><line id="SvgjsLine1022" x1="455" y1="55" x2="470" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1023" width="280" height="210" fill="black" x="470" y="75"></rect><rect id="SvgjsRect1024" width="276" height="205" fill="#fdfd96" x="472" y="77"></rect><text id="SvgjsText1025" font-family="Helvetica" x="450" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="485" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1029" x1="455" y1="90" x2="470" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="450" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="485" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1034" x1="455" y1="110" x2="470" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="450" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="485" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1039" x1="455" y1="130" x2="470" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="450" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="485" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   rden_i </tspan></text><line id="SvgjsLine1044" x1="455" y1="150" x2="470" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="450" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="485" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   wren_i </tspan></text><line id="SvgjsLine1049" x1="455" y1="170" x2="470" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="450" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="485" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   data_i </tspan></text><line id="SvgjsLine1054" x1="455" y1="190" x2="470" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="450" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(07 downto 0) </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="485" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_i </tspan></text><line id="SvgjsLine1059" x1="455" y1="210" x2="470" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="450" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="485" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   sleep_i </tspan></text><line id="SvgjsLine1064" x1="455" y1="230" x2="470" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="450" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="485" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   irq_ack_i </tspan></text><line id="SvgjsLine1069" x1="455" y1="250" x2="470" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="450" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(CFS_IN_SIZE-1 downto 0) </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="485" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   cfs_in_i </tspan></text><line id="SvgjsLine1074" x1="455" y1="270" x2="470" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="770" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="735" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   data_o </tspan></text><line id="SvgjsLine1079" x1="750" y1="90" x2="765" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="770" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="735" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   ack_o </tspan></text><line id="SvgjsLine1084" x1="750" y1="110" x2="765" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="770" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="735" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_en_o </tspan></text><line id="SvgjsLine1089" x1="750" y1="130" x2="765" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="770" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="735" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   irq_o </tspan></text><line id="SvgjsLine1094" x1="750" y1="150" x2="765" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="770" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(CFS_OUT_SIZE-1 downto 0) </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="735" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   cfs_out_o </tspan></text><line id="SvgjsLine1099" x1="750" y1="170" x2="765" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Custom Functions Subsystem (CFS) >&gt;                                              # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # For tightly-coupled custom co-processors. Provides 32x32-bit memory-mapped registers.         # # This is just an "example/illustrating template". Modify this file to implement your custom    # # design logic.                                                                                 # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CFS_CONFIG</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td></td>
<td>custom CFS configuration generic</td>
</tr>
<tr>
<td>CFS_IN_SIZE</td>
<td>positive</td>
<td>32</td>
<td>size of CFS input conduit in bits</td>
</tr>
<tr>
<td>CFS_OUT_SIZE</td>
<td>positive</td>
<td>32</td>
<td>size of CFS output conduit in bits</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset line, low-active, use as async</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>word write enable</td>
</tr>
<tr>
<td>data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
<tr>
<td>clkgen_en_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>enable clock generator</td>
</tr>
<tr>
<td>clkgen_i</td>
<td>in</td>
<td>std_ulogic_vector(07 downto 0)</td>
<td>"clock" inputs</td>
</tr>
<tr>
<td>sleep_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>set if cpu is in sleep mode</td>
</tr>
<tr>
<td>irq_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>interrupt request</td>
</tr>
<tr>
<td>irq_ack_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>interrupt acknowledge</td>
</tr>
<tr>
<td>cfs_in_i</td>
<td>in</td>
<td>std_ulogic_vector(CFS_IN_SIZE-1 downto 0)</td>
<td>custom inputs</td>
</tr>
<tr>
<td>cfs_out_o</td>
<td>out</td>
<td>std_ulogic_vector(CFS_OUT_SIZE-1 downto 0)</td>
<td>custom outputs</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>module access enable</td>
</tr>
<tr>
<td>addr</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>access address</td>
</tr>
<tr>
<td>wren</td>
<td>std_ulogic</td>
<td>word write enable</td>
</tr>
<tr>
<td>rden</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>cfs_reg_wr</td>
<td>cfs_regs_t</td>
<td>interface registers for WRITE accesses</td>
</tr>
<tr>
<td>cfs_reg_rd</td>
<td>cfs_regs_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>index_size_f(io_size_c)-1</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(cfs_size_c)</td>
<td>low address boundary bit</td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cfs_regs_t</td>
<td></td>
<td>just implement 4 registers for this example</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>host_access: <em>( clk_i )</em><br />
not used for this minimal example</li>
</ul>
<h2 id="readwrite-access-----------------------------------------------------------------------">Read/Write Access ----------------------------------------------------------------------</h2>
<p>Here we are reading/writing from/to the interface registers of the module. Please note that the peripheral/IO<br />
modules of the NEORV32 can only be written in full word mode (32-bit). Any other write access (half-word or byte)<br />
will trigger a store bus access fault exception.<br />
The CFS provides up to 32 memory-mapped 32-bit interface register. For instance, these could be used to provide<br />
a <control register> for global control of the unit, a <data register> for reading/writing from/to a data FIFO, a <command register><br />
for issueing commands and a <status register> for status information.<br />
Following the interface protocol, each read or write access has to be acknowledged in the following cycle using the ack_o signal (or even later<br />
if the module needs additional time; the maximumx latency until an unacknwoledged access will trigger a bus exception is defined via the package's<br />
gloabl "bus_timeout_c" constant). If no ACK is generated, the bus access will time out and cause a store bus access fault exception.<br />
Host access: Read and write access to the interface registers + bus transfer acknowledge.<br />
This example only implements four physical r/w register (the four lowest CF register). The remaining addresses of the CFS are not<br />
associated with any writable or readable register - an access to those is simply ignored but still acknowledged.</p>
<p><strong>Description</strong><br />
not used for this minimal example</p>
<h2 id="readwrite-access------------------------------------------------------------------------1">Read/Write Access ----------------------------------------------------------------------</h2>
<p>Here we are reading/writing from/to the interface registers of the module. Please note that the peripheral/IO<br />
modules of the NEORV32 can only be written in full word mode (32-bit). Any other write access (half-word or byte)<br />
will trigger a store bus access fault exception.<br />
The CFS provides up to 32 memory-mapped 32-bit interface register. For instance, these could be used to provide<br />
a <control register> for global control of the unit, a <data register> for reading/writing from/to a data FIFO, a <command register><br />
for issueing commands and a <status register> for status information.<br />
Following the interface protocol, each read or write access has to be acknowledged in the following cycle using the ack_o signal (or even later<br />
if the module needs additional time; the maximumx latency until an unacknwoledged access will trigger a bus exception is defined via the package's<br />
gloabl "bus_timeout_c" constant). If no ACK is generated, the bus access will time out and cause a store bus access fault exception.<br />
Host access: Read and write access to the interface registers + bus transfer acknowledge.<br />
This example only implements four physical r/w register (the four lowest CF register). The remaining addresses of the CFS are not<br />
associated with any writable or readable register - an access to those is simply ignored but still acknowledged.</p>
<ul>
<li>cfs_core: <em>( cfs_reg_wr )</em></li>
</ul>
<h2 id="cfs-function-core-----------------------------------------------------------------------">CFS Function Core ----------------------------------------------------------------------</h2>
<p>This is where the actual functionality can be implemented.<br />
In this example we are just implementing four r/w registers that invert any value written to them.</p>
<p><strong>Description</strong></p>
<h2 id="cfs-function-core------------------------------------------------------------------------1">CFS Function Core ----------------------------------------------------------------------</h2>
<p>This is where the actual functionality can be implemented.<br />
In this example we are just implementing four r/w registers that invert any value written to them.</p><br><br><br><br><br><br>