strict digraph "" {
	node [label="\N"];
	"438:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5affe90>",
		clk_sens=True,
		fillcolor=gold,
		label="438:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'PauseTimer', 'RxFlow', 'Divider2']"];
	"439:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b77310>",
		fillcolor=turquoise,
		label="439:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"438:AL" -> "439:BL"	 [cond="[]",
		lineno=None];
	"443:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b77150>",
		fillcolor=springgreen,
		label="443:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"444:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fd310>",
		fillcolor=firebrick,
		label="444:NS
Divider2 <= ~Divider2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fd310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"443:IF" -> "444:NS"	 [cond="['PauseTimer', 'RxFlow']",
		label="(|PauseTimer[15:0] & RxFlow)",
		lineno=443];
	"446:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b77390>",
		fillcolor=firebrick,
		label="446:NS
Divider2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b77390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"443:IF" -> "446:NS"	 [cond="['PauseTimer', 'RxFlow']",
		label="!((|PauseTimer[15:0] & RxFlow))",
		lineno=443];
	"Leaf_438:AL"	 [def_var="['Divider2']",
		label="Leaf_438:AL"];
	"444:NS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"440:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b77590>",
		fillcolor=springgreen,
		label="440:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:IF" -> "443:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=440];
	"441:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b61d90>",
		fillcolor=firebrick,
		label="441:NS
Divider2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b61d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"440:IF" -> "441:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=440];
	"446:NS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"441:NS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"439:BL" -> "440:IF"	 [cond="[]",
		lineno=None];
}
