// Seed: 1497353636
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  wor   id_4,
    output wire  id_5,
    input  tri0  id_6,
    output wand  id_7
);
  assign id_0 = id_4;
  assign id_5 = id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8,
    output supply1 id_9
);
  integer id_11;
  always @(negedge 1'b0 == 1) begin
    id_4 <= 1'b0;
  end
  module_0(
      id_9, id_7, id_0, id_2, id_8, id_1, id_8, id_9
  );
endmodule
