

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1029 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element      Drive Element Type             Fanout     Sample Instance
------------------------------------------------------------------------------------------------
@K:CKID0001       P_CLK_5M_GL_keep     clock definition on CLKINT     1014       UVL_VOP0_IN[0] 
@K:CKID0002       CLK40MHZ             clock definition on port       15         CLK_5M_GL      
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

