Loading plugins phase: Elapsed time ==> 4s.104ms
Initializing data phase: Elapsed time ==> 39s.701ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -d CY8C3246AXI-138 -s C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
DEL: pft.M0033: error: ECC Error: (Cannot store configuration data in ECC memory when error correction is enabled).

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 18s.711ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.514ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 RTOS_08_NOV_2012.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 RTOS_08_NOV_2012.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 24 19:15:16 2013


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   vpp
Options  :    -yv2 -q10 RTOS_08_NOV_2012.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 24 19:15:18 2013

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RTOS_08_NOV_2012.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 685, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 705, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 24 19:15:20 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 24 19:15:27 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:Net_101\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:PWMUDB:cmp2\
	Net_98
	Net_99
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_100
	Net_97
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_253\
	\SPIM:Net_274\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_81
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 176 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PWM_Out_net_0
Aliasing zero to Net_162
Aliasing \PWM:PWMUDB:hwCapture\ to Net_162
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to Net_162
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to Net_162
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to Net_162
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to Net_162
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to Net_162
Aliasing \PWM:PWMUDB:pwm1_i\ to Net_162
Aliasing \PWM:PWMUDB:pwm2_i\ to Net_162
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_RX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__KEY_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__ICM_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__I_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MUXSEL_A_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MUXSEL_B_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__VI2_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SCOPE2_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SCOPE1_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__FG1_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__VI1_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR1_100V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__LV_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__TRIGIN_PSoC_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__I10mA_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__I100mA_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__I10A_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RES_SEL1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RES_SEL0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR2_0V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR2_1V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR2_10V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR2_100V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__DIV_SEL2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR1_0V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR1_1V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RR1_10V_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__DMM_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__DMM_2WSEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__G10M_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K1_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K2_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_net_2 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_net_1 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_net_2 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_net_1 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT1_net_0 to tmpOE__PWM_Out_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to Net_162
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to Net_162
Aliasing \SPIM:BSPIM:tx_status_5\ to Net_162
Aliasing \SPIM:BSPIM:rx_status_3\ to Net_162
Aliasing \SPIM:BSPIM:rx_status_2\ to Net_162
Aliasing \SPIM:BSPIM:rx_status_1\ to Net_162
Aliasing \SPIM:BSPIM:rx_status_0\ to Net_162
Aliasing \SPIM:Net_273\ to Net_162
Aliasing tmpOE__SCK_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__CSN_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_TX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__S1_100V_net_0 to tmpOE__PWM_Out_net_0
Aliasing Net_83 to Net_162
Aliasing \UART:BUART:tx_hd_send_break\ to Net_162
Aliasing \UART:BUART:HalfDuplexSend\ to Net_162
Aliasing \UART:BUART:FinalParityType_1\ to Net_162
Aliasing \UART:BUART:FinalParityType_0\ to Net_162
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_162
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_162
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_162
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_162
Aliasing \UART:BUART:tx_status_6\ to Net_162
Aliasing \UART:BUART:tx_status_5\ to Net_162
Aliasing \UART:BUART:tx_status_4\ to Net_162
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ to Net_162
Aliasing \UART:BUART:sRX:MODIN5_6\ to \UART:BUART:sRX:MODIN4_6\
Aliasing \UART:BUART:sRX:MODIN5_5\ to \UART:BUART:sRX:MODIN4_5\
Aliasing \UART:BUART:sRX:MODIN5_4\ to \UART:BUART:sRX:MODIN4_4\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to Net_162
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to Net_162
Aliasing \PWM:PWMUDB:tc_reg_i\\D\ to \PWM:PWMUDB:cs_addr_2\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to Net_162
Aliasing \PWM:PWMUDB:trig_last\\D\ to Net_162
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to Net_162
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to Net_162
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing Net_82D to Net_162
Removing Rhs of wire Net_106[7] = \PWM:Net_96\[82]
Removing Rhs of wire Net_106[7] = \PWM:PWMUDB:pwm_reg_i\[81]
Removing Lhs of wire one[14] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \PWM:PWMUDB:ctrl_enable\[25] = \PWM:PWMUDB:control_7\[26]
Removing Lhs of wire zero[30] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[41] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[42] = \PWM:PWMUDB:ctrl_enable\[25]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[46] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[48] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[49] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[50] = \PWM:PWMUDB:runmode_enable\[47]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[54] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[55] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[57] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[58] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[61] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[65] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[281]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[67] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[282]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[68] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[69] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[70] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[71] = Net_162[12]
Removing Rhs of wire \PWM:PWMUDB:compare1\[73] = \PWM:PWMUDB:cmp1_less\[74]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[79] = \PWM:PWMUDB:cmp1\[77]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[83] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[84] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[89] = \PWM:PWMUDB:tc_i\[17]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[90] = \PWM:PWMUDB:runmode_enable\[47]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[91] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[163] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[164] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[165] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[166] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[167] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[168] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[169] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[170] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[171] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[172] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[173] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[174] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[175] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[176] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[177] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[178] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[179] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[180] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[181] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[182] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[183] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[184] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[185] = \PWM:PWMUDB:MODIN1_1\[186]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[186] = \PWM:PWMUDB:dith_count_1\[64]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[187] = \PWM:PWMUDB:MODIN1_0\[188]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[188] = \PWM:PWMUDB:dith_count_0\[66]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[320] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[321] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_RX_net_0[329] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__KEY_net_0[337] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__ICM_SEL_net_0[342] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__I_SEL_net_0[348] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MUXSEL_A_net_0[354] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MUXSEL_B_net_0[360] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__VI2_SEL_net_0[366] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SCOPE2_SEL_net_0[372] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SCOPE1_SEL_net_0[378] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__FG1_SEL_net_0[384] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__VI1_SEL_net_0[390] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR1_100V_net_0[396] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__LV_SEL_net_0[402] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__TRIGIN_PSoC_net_0[408] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__I10mA_SEL_net_0[414] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__I100mA_SEL_net_0[420] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__I10A_SEL_net_0[426] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RES_SEL1_net_0[432] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RES_SEL0_net_0[438] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR2_0V_net_0[444] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR2_1V_net_0[450] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR2_10V_net_0[456] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR2_100V_net_0[462] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__DIV_SEL2_net_0[468] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR1_0V_net_0[474] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR1_1V_net_0[480] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RR1_10V_net_0[486] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__DMM_SEL_net_0[492] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__DMM_2WSEL_net_0[498] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__G10M_SEL_net_0[504] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K1_SENSE_net_0[510] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K2_SENSE_net_0[516] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MOSI_net_0[522] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_51[523] = \SPIM:BSPIM:mosi_reg\[583]
Removing Lhs of wire tmpOE__MISO_net_0[529] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT0_net_0[535] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_net_2[541] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_net_1[542] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_net_0[543] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_net_2[553] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_net_1[554] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_net_0[555] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT1_net_0[565] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \SPIM:Net_276\[570] = \SPIM:Net_239\[571]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[575] = \SPIM:BSPIM:dpcounter_one\[576]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[577] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[578] = \SPIM:Net_244\[579]
Removing Lhs of wire \SPIM:Net_244\[579] = Net_50[530]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[605] = \SPIM:BSPIM:dpMOSI_fifo_empty\[606]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[607] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[608]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[609] = \SPIM:BSPIM:load_rx_data\[575]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[611] = \SPIM:BSPIM:dpMISO_fifo_full\[612]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[613] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[614]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[616] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[617] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[618] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[619] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[620] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[621] = Net_162[12]
Removing Lhs of wire \SPIM:Net_273\[631] = Net_162[12]
Removing Lhs of wire tmpOE__SCK_net_0[673] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__CSN_net_0[679] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_TX_net_0[685] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_86[692] = \UART:BUART:rx_interrupt_out\[719]
Removing Lhs of wire tmpOE__S1_100V_net_0[694] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_85[700] = \UART:BUART:tx_interrupt_out\[718]
Removing Lhs of wire \UART:Net_61\[702] = Net_114[703]
Removing Lhs of wire Net_83[707] = Net_162[12]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[708] = \UART:BUART:reset_reg\[706]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[709] = Net_162[12]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[710] = Net_162[12]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[711] = Net_162[12]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[712] = Net_162[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[713] = Net_162[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[714] = Net_162[12]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[715] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[716] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_status_6\[772] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_status_5\[773] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_status_4\[774] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_status_1\[776] = \UART:BUART:tx_fifo_empty\[737]
Removing Lhs of wire \UART:BUART:tx_status_3\[778] = \UART:BUART:tx_fifo_notfull\[736]
Removing Rhs of wire \UART:BUART:rx_count7_bit8_wire\[837] = \UART:BUART:rx_count7_bit8\[838]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[846] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[856]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[848] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[857]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[849] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[873]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[850] = \UART:BUART:sRX:s23Poll:MODIN2_1\[851]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[851] = \UART:BUART:pollcount_1\[845]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[852] = \UART:BUART:sRX:s23Poll:MODIN2_0\[853]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[853] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[859] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[860] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[861] = \UART:BUART:pollcount_1\[845]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[862] = \UART:BUART:pollcount_1\[845]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[863] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[864] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[865] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[866] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[867] = \UART:BUART:pollcount_1\[845]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[868] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[869] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[870] = Net_162[12]
Removing Rhs of wire \UART:BUART:rx_status_1\[877] = \UART:BUART:rx_break_status\[878]
Removing Rhs of wire \UART:BUART:rx_status_2\[879] = \UART:BUART:rx_parity_error_status\[880]
Removing Rhs of wire \UART:BUART:rx_status_3\[881] = \UART:BUART:rx_stop_bit_error\[882]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[892] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1016]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[893] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[941]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[897] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[963]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[898] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[899] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[900] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[901] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[902] = \UART:BUART:sRX:MODIN4_6\[903]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[903] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[904] = \UART:BUART:sRX:MODIN4_5\[905]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[905] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[906] = \UART:BUART:sRX:MODIN4_4\[907]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[907] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[908] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[909] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[910] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[911] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[912] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[913] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[914] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[915] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[916] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[917] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[918] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[919] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[920] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[921] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[922] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[923] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[924] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[925] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[926] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[927] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[928] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[943] = \UART:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[944] = \UART:BUART:rx_parity_bit\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[945] = \UART:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[946] = \UART:BUART:rx_parity_bit\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[947] = \UART:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[948] = \UART:BUART:rx_parity_bit\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[950] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[951] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[949]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[952] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[949]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[973] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[974] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[975] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[976] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[977] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[978] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[979] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[980] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[981] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[982] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[983] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[984] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[985] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[986] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[987] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[988] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[989] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[990] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[991] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[992] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[993] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[994] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[995] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[996] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[997] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[998] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[999] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1000] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1001] = Net_162[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1002] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1003] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:tc_reg_i\\D\[1019] = \PWM:PWMUDB:tc_i\[17]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1020] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1021] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1024] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1025] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_reg_i\\D\[1028] = \PWM:PWMUDB:pwm_i\[80]
Removing Lhs of wire \PWM:PWMUDB:pwm1_reg_i\\D\[1029] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:pwm2_reg_i\\D\[1030] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1031] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1037] = Net_162[12]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1039] = \SPIM:BSPIM:load_rx_data\[575]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1040] = \SPIM:BSPIM:mosi_from_dp\[589]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1044] = Net_162[12]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[1049] = \UART:BUART:tx_bitclk_enable_pre\[723]
Removing Lhs of wire Net_82D[1050] = Net_162[12]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1071] = \UART:BUART:rx_parity_error_pre\[891]

------------------------------------------------------
Aliased 0 equations, 252 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_Out_net_0' (cost = 0):
tmpOE__PWM_Out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_162' (cost = 0):
Net_162 <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 2):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 2):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit0\' (cost = 2):
\UART:BUART:rx_poll_bit0\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_0\ and not \UART:BUART:rx_count7_bit8_wire\ and \UART:BUART:rx_count_1\)
	OR (not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 2):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\ and \UART:BUART:rx_count_0\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_0\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 2):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 32):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_0\ and not \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= (not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 7):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 8):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 0):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 71 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_162
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_162
Aliasing \UART:BUART:rx_status_0\ to Net_162
Aliasing \UART:BUART:rx_status_6\ to Net_162
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_162
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_162
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_162
Removing Lhs of wire \PWM:PWMUDB:final_capture\[92] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[291] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[301] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[311] = Net_162[12]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[790] = \UART:BUART:rx_bitclk\[839]
Removing Lhs of wire \UART:BUART:rx_status_0\[875] = Net_162[12]
Removing Lhs of wire \UART:BUART:rx_status_6\[885] = Net_162[12]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1022] = \PWM:PWMUDB:ctrl_enable\[25]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1051] = \UART:BUART:tx_ctrl_mark_last\[781]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1064] = Net_162[12]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1066] = Net_162[12]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1068] = Net_162[12]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1070] = \UART:BUART:rx_markspace_pre\[890]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1074] = \UART:BUART:rx_parity_bit\[896]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj" -dcpsoc3 RTOS_08_NOV_2012.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 18s.867ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Tuesday, 24 September 2013 19:15:32
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Documents and Settings\prabhakaran.k\Desktop\RTOS_08_NOV_2012\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -d CY8C3246AXI-138 RTOS_08_NOV_2012.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_162
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_162
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_162
    Converted constant MacroCell: Net_82 from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_82:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'U_CLOCK'. Fanout=1, Signal=Net_114
    Digital Clock 1: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'Clk_PWM'. Fanout=2, Signal=Net_96
    Digital Clock 3: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_93
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_PWM, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: U_CLOCK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: U_CLOCK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_125D:macrocell'
    Removed unused cell/equation 'Net_126D:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_detect\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_count7_bit8\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CSN(0)
        Attributes:
            Alias: P5_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pad => CSN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIV_SEL2(0)
        Attributes:
            Alias: P15_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => DIV_SEL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DMM_2WSEL(0)
        Attributes:
            Alias: P12_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => DMM_2WSEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DMM_SEL(0)
        Attributes:
            Alias: P12_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => DMM_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FG1_SEL(0)
        Attributes:
            Alias: P2_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => FG1_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G10M_SEL(0)
        Attributes:
            Alias: P6_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => G10M_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I100mA_SEL(0)
        Attributes:
            Alias: P4_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => I100mA_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I10A_SEL(0)
        Attributes:
            Alias: P4_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => I10A_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I10mA_SEL(0)
        Attributes:
            Alias: P4_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => I10mA_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ICM_SEL(0)
        Attributes:
            Alias: P2_0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => ICM_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_SEL(0)
        Attributes:
            Alias: P6_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => I_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = K1_SENSE(0)
        Attributes:
            Alias: P0_3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pad => K1_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = K2_SENSE(0)
        Attributes:
            Alias: P0_7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pad => K2_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY(0)
        Attributes:
            Alias: INT
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => KEY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Key2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LV_SEL(0)
        Attributes:
            Alias: P15_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => LV_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            Alias: P5_7
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_50 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            Alias: P5_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_51 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUXSEL_A(0)
        Attributes:
            Alias: P6_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => MUXSEL_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUXSEL_B(0)
        Attributes:
            Alias: P6_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => MUXSEL_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_INT0(0)
        Attributes:
            Alias: P3_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pad => PSoC_INT0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_INT1(0)
        Attributes:
            Alias: P3_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pad => PSoC_INT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_106 ,
            pad => PWM_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RES_SEL0(0)
        Attributes:
            Alias: P2_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RES_SEL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RES_SEL1(0)
        Attributes:
            Alias: P2_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RES_SEL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR1_0V(0)
        Attributes:
            Alias: P4_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR1_0V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR1_100V(0)
        Attributes:
            Alias: P4_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR1_100V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR1_10V(0)
        Attributes:
            Alias: P4_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR1_10V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR1_1V(0)
        Attributes:
            Alias: P4_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR1_1V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR2_0V(0)
        Attributes:
            Alias: P6_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR2_0V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR2_100V(0)
        Attributes:
            Alias: P6_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR2_100V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR2_10V(0)
        Attributes:
            Alias: P6_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR2_10V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR2_1V(0)
        Attributes:
            Alias: P6_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => RR2_1V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS232_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_84 ,
            pad => RS232_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS232_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_80 ,
            pad => RS232_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_100V(0)
        Attributes:
            Alias: P12_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => S1_100V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK(0)
        Attributes:
            Alias: P5_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_125 ,
            pad => SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCOPE1_SEL(0)
        Attributes:
            Alias: P2_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => SCOPE1_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCOPE2_SEL(0)
        Attributes:
            Alias: P2_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => SCOPE2_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIGIN_PSoC(0)
        Attributes:
            Alias: P4_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => TRIGIN_PSoC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VI1_SEL(0)
        Attributes:
            Alias: P2_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => VI1_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VI2_SEL(0)
        Attributes:
            Alias: P2_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => VI2_SEL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_106, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\ * \PWM:PWMUDB:compare1\
        );
        Output = Net_106 (fanout=1)

    MacroCell: Name=Net_125, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_125
        );
        Output = Net_125 (fanout=2)

    MacroCell: Name=Net_126, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_126
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_126
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_126
        );
        Output = Net_126 (fanout=1)

    MacroCell: Name=Net_51, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_51 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_51 (fanout=2)

    MacroCell: Name=Net_80, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_80 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_84 * !\UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_1\ * 
              \UART:BUART:rx_count_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_2\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_84 * !\UART:BUART:pollcount_1\
            + Net_84 * \UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_1\ * 
              \UART:BUART:rx_count_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_2\
            + !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_count7_bit8_wire\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_count7_tc\ * !\UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_count7_bit8_wire\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_84
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=13)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=13)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_2_split\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:pollcount_1\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_96 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:compare1\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_50 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:pollcount_1\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_114 ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_1 => \UART:BUART:rx_status_1\ ,
            interrupt => Net_86 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_114 ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_85 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_96 ,
            control_7 => \PWM:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_114 ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111000"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\RTX51:ISR\
        PORT MAP (
            interrupt => Net_93_local );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =k_isr
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   49 :   23 :   72 :  68.06%
                   Macrocells :   43 :  149 :  192 :  22.40%
                Unique Pterms :   91 :  293 :  384 :  23.70%
                 Total Pterms :  118 :      :      : 
               Datapath Cells :    5 :   19 :   24 :  20.83%
                 Status Cells :    4 :   20 :   24 :  16.67%
         Control/Count7 Cells :    3 :   21 :   24 :  12.50%
                   Sync Cells :    0 :   80 :   80 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    5 :   27 :   32 :  15.63%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    0 :    1 :    1 :   0.00%
      Comparator Fixed Blocks :    0 :    2 :    2 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.685ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 2s.699ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)]: CSN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)]: DIV_SEL2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)]: DMM_2WSEL(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)]: DMM_SEL(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)]: FG1_SEL(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)]: G10M_SEL(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: I100mA_SEL(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: I10A_SEL(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: I10mA_SEL(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)]: ICM_SEL(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: I_SEL(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)]: K1_SENSE(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: K2_SENSE(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)]: KEY(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: Key1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: Key1(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: Key1(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)]: Key2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: Key2(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: Key2(2) (fixed)
IO_5@[IOP=(15)][IoId=(5)]: LV_SEL(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: MISO(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: MOSI(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)]: MUXSEL_A(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: MUXSEL_B(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)]: PSoC_INT0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)]: PSoC_INT1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)]: PWM_Out(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: RES_SEL0(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: RES_SEL1(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)]: RR1_0V(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: RR1_100V(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)]: RR1_10V(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)]: RR1_1V(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: RR2_0V(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)]: RR2_100V(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)]: RR2_10V(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: RR2_1V(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)]: RS232_RX(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: RS232_TX(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)]: S1_100V(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: SCK(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)]: SCOPE1_SEL(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)]: SCOPE2_SEL(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)]: TRIGIN_PSoC(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)]: VI1_SEL(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)]: VI2_SEL(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 3s.542ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.31
                   Pterms :            6.81
               Macrocells :            2.69
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 1s.045ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 823, final cost is 329 (60.02% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      10.20 :       4.30
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_51, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_51 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_51 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_50 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_106, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\ * \PWM:PWMUDB:compare1\
        );
        Output = Net_106 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_96 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:compare1\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_96 ,
        control_7 => \PWM:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_125, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_125
        );
        Output = Net_125 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_80, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_80 (fanout=1)
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_126, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_126
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_126
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_126
        );
        Output = Net_126 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_count7_bit8_wire\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_count7_tc\ * !\UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_count7_bit8_wire\ (fanout=10)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_2_split\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=12)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_114 ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_85 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:pollcount_1\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_2_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:pollcount_1\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_114 ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111000"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=13)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=12)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_break_detect\ (fanout=5)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_status_1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=13)

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_114 ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_1 => \UART:BUART:rx_status_1\ ,
        interrupt => Net_86 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_84 * !\UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_1\ * 
              \UART:BUART:rx_count_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_2\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_84
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_84 * !\UART:BUART:pollcount_1\
            + Net_84 * \UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_1\ * 
              \UART:BUART:rx_count_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_count_2\
            + !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=7)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =k_isr
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\RTX51:ISR\
        PORT MAP (
            interrupt => Net_93_local );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Key1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Key1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Key1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key1(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = K1_SENSE(0)
    Attributes:
        Alias: P0_3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pad => K1_SENSE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Key2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Key2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Key2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Key2(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = K2_SENSE(0)
    Attributes:
        Alias: P0_7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pad => K2_SENSE(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ICM_SEL(0)
    Attributes:
        Alias: P2_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => ICM_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = FG1_SEL(0)
    Attributes:
        Alias: P2_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => FG1_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCOPE2_SEL(0)
    Attributes:
        Alias: P2_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => SCOPE2_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCOPE1_SEL(0)
    Attributes:
        Alias: P2_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => SCOPE1_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VI1_SEL(0)
    Attributes:
        Alias: P2_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => VI1_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VI2_SEL(0)
    Attributes:
        Alias: P2_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => VI2_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RES_SEL1(0)
    Attributes:
        Alias: P2_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RES_SEL1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RES_SEL0(0)
    Attributes:
        Alias: P2_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RES_SEL0(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = PSoC_INT1(0)
    Attributes:
        Alias: P3_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pad => PSoC_INT1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PSoC_INT0(0)
    Attributes:
        Alias: P3_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pad => PSoC_INT0(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = I10A_SEL(0)
    Attributes:
        Alias: P4_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => I10A_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I100mA_SEL(0)
    Attributes:
        Alias: P4_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => I100mA_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I10mA_SEL(0)
    Attributes:
        Alias: P4_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => I10mA_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TRIGIN_PSoC(0)
    Attributes:
        Alias: P4_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => TRIGIN_PSoC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RR1_100V(0)
    Attributes:
        Alias: P4_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR1_100V(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RR1_10V(0)
    Attributes:
        Alias: P4_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR1_10V(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RR1_1V(0)
    Attributes:
        Alias: P4_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR1_1V(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RR1_0V(0)
    Attributes:
        Alias: P4_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR1_0V(0)_PAD );
    Properties:
    {
    }

Port 5 generates interrupt for logical port:
    logicalport: Name =KEY
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "e793b87f-231c-4875-8411-f0ab1b32618e"
            init_dr_st = "0"
            input_sync = "1"
            intr_mode = "10"
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            output_conn = "0"
            output_sync = "0"
            pin_aliases = "INT"
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = RS232_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_80 ,
        pad => RS232_TX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RS232_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_84 ,
        pad => RS232_RX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = KEY(0)
    Attributes:
        Alias: INT
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => KEY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CSN(0)
    Attributes:
        Alias: P5_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pad => CSN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCK(0)
    Attributes:
        Alias: P5_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_125 ,
        pad => SCK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOSI(0)
    Attributes:
        Alias: P5_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_51 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        Alias: P5_7
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_50 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = G10M_SEL(0)
    Attributes:
        Alias: P6_0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => G10M_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = I_SEL(0)
    Attributes:
        Alias: P6_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => I_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MUXSEL_B(0)
    Attributes:
        Alias: P6_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => MUXSEL_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MUXSEL_A(0)
    Attributes:
        Alias: P6_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => MUXSEL_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RR2_0V(0)
    Attributes:
        Alias: P6_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR2_0V(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RR2_1V(0)
    Attributes:
        Alias: P6_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR2_1V(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RR2_10V(0)
    Attributes:
        Alias: P6_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR2_10V(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RR2_100V(0)
    Attributes:
        Alias: P6_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => RR2_100V(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = DMM_SEL(0)
    Attributes:
        Alias: P12_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => DMM_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DMM_2WSEL(0)
    Attributes:
        Alias: P12_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => DMM_2WSEL(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_106 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S1_100V(0)
    Attributes:
        Alias: P12_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => S1_100V(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = DIV_SEL2(0)
    Attributes:
        Alias: P15_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => DIV_SEL2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LV_SEL(0)
    Attributes:
        Alias: P15_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => LV_SEL(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_114 ,
            dclk_0 => Net_114_local ,
            dclk_glb_1 => \SPIM:Net_276\ ,
            dclk_1 => \SPIM:Net_276_local\ ,
            dclk_glb_2 => Net_96 ,
            dclk_2 => Net_96_local ,
            dclk_glb_3 => Net_93 ,
            dclk_3 => Net_93_local );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |        Key1(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        Key1(1) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        Key1(2) | 
     |   3 |     * |      NONE |      RES_PULL_UP |    K1_SENSE(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        Key2(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        Key2(1) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        Key2(2) | 
     |   7 |     * |      NONE |      RES_PULL_UP |    K2_SENSE(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     ICM_SEL(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     FG1_SEL(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  SCOPE2_SEL(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |  SCOPE1_SEL(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     VI1_SEL(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     VI2_SEL(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    RES_SEL1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    RES_SEL0(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   3 |   6 |     * |      NONE |      RES_PULL_UP |   PSoC_INT1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |   PSoC_INT0(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT |    I10A_SEL(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  I100mA_SEL(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   I10mA_SEL(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | TRIGIN_PSoC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    RR1_100V(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     RR1_10V(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      RR1_1V(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      RR1_0V(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   5 |   0 |     * |      NONE |         CMOS_OUT |    RS232_TX(0) | In(Net_80)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    RS232_RX(0) | FB(Net_84)
     |   2 |     * |   FALLING |     HI_Z_DIGITAL |         KEY(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         CSN(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         SCK(0) | In(Net_125)
     |   6 |     * |      NONE |         CMOS_OUT |        MOSI(0) | In(Net_51)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        MISO(0) | FB(Net_50)
-----+-----+-------+-----------+------------------+----------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |    G10M_SEL(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       I_SEL(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    MUXSEL_B(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    MUXSEL_A(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      RR2_0V(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      RR2_1V(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     RR2_10V(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    RR2_100V(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT |     DMM_SEL(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   DMM_2WSEL(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     PWM_Out(0) | In(Net_106)
     |   5 |     * |      NONE |         CMOS_OUT |     S1_100V(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
  15 |   4 |     * |      NONE |         CMOS_OUT |    DIV_SEL2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      LV_SEL(0) | 
--------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named Key1(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named Key1(1) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named Key1(2) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named K1_SENSE(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Key2(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Key2(1) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named Key2(2) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named K2_SENSE(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named PSoC_INT1(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named PSoC_INT0(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named DMM_SEL(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named DMM_2WSEL(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named PWM_Out(0) at location P12[4] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named S1_100V(0) at location P12[5] prevents usage of special purposes: SIO or I2C:SDA. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P0[6], P0[7], P3[6], P3[7], P12[2], P12[3], P12[4], P12[5].
      Please check the "Final Placement Details" section of the report file (RTOS_08_NOV_2012.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.109ms
Digital Placement phase: Elapsed time ==> 2s.731ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 13s.733ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.513ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RTOS_08_NOV_2012_timing.html
Static timing analysis phase: Elapsed time ==> 2s.746ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 2s.169ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 30s.259ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 30s.540ms
API generation phase: Elapsed time ==> 11s.610ms
Dependency generation phase: Elapsed time ==> 0s.156ms
Cleanup phase: Elapsed time ==> 0s.062ms
