cocci_test_suite() {
	const struct coreclk_ratio cocci_id/* drivers/clk/mvebu/mv98dx3236.c 92 */[]__initconst;
	enum{MV98DX3236_CPU_TO_DDR, MV98DX3236_CPU_TO_MPLL,} cocci_id/* drivers/clk/mvebu/mv98dx3236.c 87 */;
	u8 cocci_id/* drivers/clk/mvebu/mv98dx3236.c 71 */;
	u32 __init cocci_id/* drivers/clk/mvebu/mv98dx3236.c 68 */;
	const u32 cocci_id/* drivers/clk/mvebu/mv98dx3236.c 50 */[]__initconst;
	struct device_node *cocci_id/* drivers/clk/mvebu/mv98dx3236.c 168 */;
	void __init cocci_id/* drivers/clk/mvebu/mv98dx3236.c 168 */;
	const struct clk_gating_soc_desc cocci_id/* drivers/clk/mvebu/mv98dx3236.c 158 */[]__initconst;
	const struct coreclk_soc_desc cocci_id/* drivers/clk/mvebu/mv98dx3236.c 145 */;
	u32 cocci_id/* drivers/clk/mvebu/mv98dx3236.c 120 */;
	int *cocci_id/* drivers/clk/mvebu/mv98dx3236.c 118 */;
	void __iomem *cocci_id/* drivers/clk/mvebu/mv98dx3236.c 118 */;
	int cocci_id/* drivers/clk/mvebu/mv98dx3236.c 118 */;
	const int __initconst cocci_id/* drivers/clk/mvebu/mv98dx3236.c 102 */[8][2];
}
