# RISCVSingleCycleProcessor
A RISC-V Single Cycle Processor which is done in verilog. 

# Testbench Verification
<img src = "RISCVSingleCycleProcessorImages/ProcessorTestbench.png" width= "500" >

# RISCV Single Cycle Processor Diagram
<img src = "RISCVSingleCycleProcessorImages/ProcessorDiagram.png" width= "500" >
