$date
	Tue Sep 26 18:27:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var wire 1 " state $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' in $end
$var wire 1 ( reset $end
$var reg 1 ) next_state $end
$var reg 1 * out $end
$var reg 1 + state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
0)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#5
0*
0!
0+
0"
1%
1(
#10
0%
0(
#20
1#
1&
#25
1)
1$
1'
0#
0&
#35
0)
1+
1"
1#
1&
#40
1)
0$
0'
0#
0&
#50
1#
1&
#55
0)
1$
1'
0#
0&
#65
1)
1*
1!
0+
0"
1#
1&
#70
0)
0$
0'
0#
0&
