#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 23 23:01:46 2017
# Process ID: 4556
# Current directory: C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3800 C:\Users\jon\ECE532\video_in_with_tracking\project_tracking - Copy\project_tracking.xpr
# Log file: C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/vivado.log
# Journal file: C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/tracking/trackin_IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 983.141 ; gain = 360.852
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- user:user:Tracking_IP:1.0 - Tracking_IP_0
Adding cell -- user:user:video_in_ip:1.0 - video_in_ip_0
Adding cell -- user:user:Tracking_IP:1.0 - Tracking_IP_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_vdma_0/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_vdma_0/Data_S2MM>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_0/Data_S2MM>
Excluding </Tracking_IP_0/S00_AXI/S00_AXI_reg> from </axi_vdma_0/Data_S2MM>
Excluding </Tracking_IP_1/S00_AXI/S00_AXI_reg> from </axi_vdma_0/Data_S2MM>
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_tft_0/Video_data>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_tft_0/Video_data>
Excluding </Tracking_IP_0/S00_AXI/S00_AXI_reg> from </axi_tft_0/Video_data>
Excluding </Tracking_IP_1/S00_AXI/S00_AXI_reg> from </axi_tft_0/Video_data>
Successfully read diagram <design_1> from BD file <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.766 ; gain = 20.625
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </axi_tft_0/Video_data> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_1/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_tft_0/Video_data>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </axi_vdma_0/Data_S2MM> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_1/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_0/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_0/Data_S2MM>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_1/Data_MM2S> at <0x80000000 [ 128M ]>
</Tracking_IP_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x44A20000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </Tracking_IP_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </Tracking_IP_0/S00_AXI/S00_AXI_reg> from </axi_vdma_1/Data_MM2S>
</Tracking_IP_1/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x44A30000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </Tracking_IP_1/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </Tracking_IP_1/S00_AXI/S00_AXI_reg> from </axi_vdma_1/Data_MM2S>
</axi_tft_0/S_AXI_MM/Reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x44A00000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_tft_0/S_AXI_MM/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_vdma_1/Data_MM2S>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x40600000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_uartlite_0/S_AXI/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_vdma_1/Data_MM2S>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x44A10000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_0/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_1/Data_MM2S>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </axi_vdma_1/Data_MM2S> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_1/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_1/Data_MM2S>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_1/Data_S2MM> at <0x80000000 [ 128M ]>
</Tracking_IP_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A20000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </Tracking_IP_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </Tracking_IP_0/S00_AXI/S00_AXI_reg> from </axi_vdma_1/Data_S2MM>
</Tracking_IP_1/S00_AXI/S00_AXI_reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A30000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </Tracking_IP_1/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </Tracking_IP_1/S00_AXI/S00_AXI_reg> from </axi_vdma_1/Data_S2MM>
</axi_tft_0/S_AXI_MM/Reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A00000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_tft_0/S_AXI_MM/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_vdma_1/Data_S2MM>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x40600000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_uartlite_0/S_AXI/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_vdma_1/Data_S2MM>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A10000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_0/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A40000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_1/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
save_bd_design
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_vdma_1/m_axis_mm2s_aclk
/axi_vdma_1/s_axis_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
save_bd_design
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1309.180 ; gain = 230.238
save_bd_design
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_Tracking_IP_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_Tracking_IP_1_S00_AXI_reg}]
save_bd_design
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
remove_files {{C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files {{C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd}}] -top
Verilog Output written to : C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.809 ; gain = 0.000
add_files -norecurse {{C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_tft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tracking_IP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tracking_IP_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_us .
Exporting to file C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Mar 23 23:26:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.runs/synth_1/runme.log
[Thu Mar 23 23:26:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1485.820 ; gain = 21.598
file copy -force {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.runs/impl_1/design_1_wrapper.sysdef} {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf}

launch_sdk -workspace {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk} -hwspec {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk -hwspec C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk} -hwspec {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk -hwspec C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.runs/impl_1/design_1_wrapper.sysdef} {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf}

launch_sdk -workspace {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk} -hwspec {C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk -hwspec C:/Users/jon/ECE532/video_in_with_tracking/project_tracking - Copy/project_tracking.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 00:16:11 2017...
