Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:29:00 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/filter_kernel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 5.361ns (60.842%)  route 3.450ns (39.158%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.462     9.515    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X40Y55         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y55         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)       -0.176    10.457    bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.438ns (4.893%)  route 8.513ns (95.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.513     9.558    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.097     9.655 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[113]_i_1/O
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[113]
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.030    10.663    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[113]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 5.361ns (61.551%)  route 3.349ns (38.449%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.360     9.414    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X40Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.202    10.431    bd_0_i/hls_inst/inst/reg_1225_reg[27]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.438ns (4.919%)  route 8.466ns (95.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.466     9.511    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.097     9.608 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[49]_i_1/O
                         net (fo=1, routed)           0.000     9.608    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[49]
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y26         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.032    10.665    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[49]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.438ns (4.901%)  route 8.500ns (95.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.500     9.545    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X22Y21         LUT5 (Prop_lut5_I1_O)        0.097     9.642 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[32]_i_1/O
                         net (fo=1, routed)           0.000     9.642    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[32]
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)        0.069    10.702    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[32]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 0.438ns (4.906%)  route 8.491ns (95.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.491     9.536    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X22Y21         LUT5 (Prop_lut5_I1_O)        0.097     9.633 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[46]_i_1/O
                         net (fo=1, routed)           0.000     9.633    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[46]
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y21         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)        0.072    10.705    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[46]
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 5.353ns (61.797%)  route 3.309ns (38.203%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     9.046 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.321     9.366    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[29]
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X38Y57         FDRE (Setup_fdre_C_D)       -0.149    10.484    bd_0_i/hls_inst/inst/reg_1225_reg[25]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.438ns (4.968%)  route 8.378ns (95.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.378     9.423    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X23Y22         LUT5 (Prop_lut5_I1_O)        0.097     9.520 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[110]_i_1/O
                         net (fo=1, routed)           0.000     9.520    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[110]
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X23Y22         FDRE (Setup_fdre_C_D)        0.030    10.663    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[110]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.438ns (4.969%)  route 8.377ns (95.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=165, routed)         8.377     9.422    bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/ap_CS_fsm_reg[101][2]
    SLICE_X23Y22         LUT5 (Prop_lut5_I1_O)        0.097     9.519 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[96]_i_1/O
                         net (fo=1, routed)           0.000     9.519    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887[96]
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X23Y22         FDRE (Setup_fdre_C_D)        0.033    10.666    bd_0_i/hls_inst/inst/output_axie4_data_0_lcssa_reg_887_reg[96]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 5.361ns (62.401%)  route 3.230ns (37.599%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[68]/Q
                         net (fo=42, routed)          1.282     2.327    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[2]
    SLICE_X61Y48         LUT4 (Prop_lut4_I2_O)        0.097     2.424 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11/O
                         net (fo=1, routed)           1.008     3.432    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_11_n_3
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970     6.402 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.404    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.107     7.511 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[4]
                         net (fo=2, routed)           0.697     8.208    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_104
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.097     8.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4/O
                         net (fo=1, routed)           0.000     8.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4_n_3
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.717 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.806 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248     9.054 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, routed)           0.242     9.295    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16514, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)       -0.176    10.457    bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.162    




