rf_stage
ctl_FSM
reg_array
decoder
decode_pipe
alu_muxa
r32_reg_clr_cls
ext
pipelinedregs
ext_ctl_reg_clr_cls
mips_core
mips_sys
muldiv_ff
alu
dmem_ctl_reg_clr_cls
shifter_tak
wb_mux
alu_muxb
exec_stage
fwd_mux
mips_alu
mips_dvc
alu_func_reg_clr_cls
mem_addr_ctl
mem_module
ctl_FSM/input_id_cmd
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
decoder/reg_fsm_dly
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1
ctl_FSM/input_rst
mips_sys/input_rst
mips_core/input_rst
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_16
decode_pipe/inst_idecoder
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_28
rf_stage/input_id_cmd
decode_pipe/input_ins_i
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
decoder/input_ins_i
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
decode_pipe/wire_fsm_dly
decoder/assign_1_inst_op
decoder/wire_inst_op
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
mips_sys/input_pause
mips_core/input_pause
pipelinedregs/input_pause
decode_pipe/input_pause
ctl_FSM/always_4/if_1
decoder/always_1/block_1/case_1/block_10
decode_pipe/inst_pipereg
mips_core/inst_decoder_pipe
ctl_FSM/always_6/block_1/case_1/block_1
rf_stage/inst_MAIN_FSM
rf_stage/input_ins_i
r32_reg_clr_cls/input_r32_i
decoder/assign_2_inst_func
decoder/wire_inst_func
mips_core/inst_iRF_stage
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
shifter_tak/always_1/case_1/stmt_1
ctl_FSM/reg_CurrState
ctl_FSM/always_4
mips_core/wire_BUS197
decoder/always_1/block_1/case_1/block_1/case_1/block_27
decoder/always_1/block_1/case_1/block_6
pipelinedregs/input_ra2ex_ctl_clr
rf_stage/input_rst_i
pipelinedregs/wire_dmem_ctl_ur_o
pipelinedregs/inst_U15
rf_stage/wire_id2ra_ctl_cls_o
decode_pipe/input_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ctl_cls
mips_core/wire_NET1572
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
rf_stage/input_pause
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_24
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5
decoder/always_1/block_1/case_1/block_28/stmt_5
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_4/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5
decode_pipe/wire_BUS2064
mips_sys/inst_i_mips_core
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
wb_mux/always_1/if_1/stmt_2
wb_mux/always_1
wb_mux/always_1/if_1
rf_stage/wire_BUS6061
rf_stage/wire_ext_o
ext_ctl_reg_clr_cls/input_cls
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext/always_1/case_1/stmt_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/input_cls
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
exec_stage/input_ext_i
decoder/reg_ext_ctl
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
exec_stage/input_rs_i
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/input_pause
decoder/always_1/block_1/case_1/block_10/stmt_1
rf_stage/wire_ra2ex_ctl_clr_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_25/stmt_5
decoder/always_1/block_1/case_1/block_25
decode_pipe/wire_ext_ctl_o
decode_pipe/wire_BUS2072
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext/wire_instr25_0
mem_addr_ctl/always_1
mem_addr_ctl/always_1/case_1
mem_addr_ctl/always_1/case_1/block_1/case_1/stmt_3
mem_addr_ctl/always_1/case_1/block_1
mem_addr_ctl/always_1/case_1/block_1/case_1
mem_module/inst_i_mem_addr_ctl
mem_module/wire_Zz_wr_en
mem_addr_ctl/reg_wr_en
mips_core/inst_MEM_CTL
mips_core/wire_zz_wr_en_o
mips_sys/wire_zz_wr_en_o
ctl_FSM/input_irq
alu_muxa/always_1/block_1/case_1/stmt_1
r32_reg_clr_cls/always_1/if_1
rf_stage/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
mips_core/wire_BUS117
ext/input_ctl
mips_alu/input_b
mips_core/input_irq_i
mips_alu/wire_shift_c
mips_alu/inst_muldiv_ff
mips_alu/wire_mul_div_c
mips_alu/inst_mips_shifter
alu/always_1/block_1/case_1/stmt_3
alu_muxa/reg_a_o
alu_muxa/always_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/input_rs
alu/input_a
exec_stage/wire_BUS476
exec_stage/inst_i_alu_muxa
rf_stage/wire_rs_o
rf_stage/inst_rs_fwd_rs
reg_array/wire_qa
rf_stage/inst_i_ext
rf_stage/input_wb_din_i
pipelinedregs/input_dmem_ctl_i
decoder/reg_dmem_ctl
decoder/always_1/block_1/case_1/block_25/stmt_10
mips_core/wire_BUS422
mips_core/wire_BUS24839
mips_core/wire_BUS15471
mips_core/inst_wb_mux
mips_core/wire_BUS7219
ext/assign_1_instr25_0
ext/input_ins_i
mips_core/inst_rs_reg
mips_core/wire_BUS7101
alu_muxb/always_1/case_1/stmt_1
alu_muxb/input_ext
mips_core/inst_ext_reg
mips_core/wire_BUS7231
alu_muxb/always_1
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
decode_pipe/input_ra2ex_ctl_clr
mips_core/wire_NET1640
decode_pipe/wire_dmem_ctl_ur_o
alu/input_b
ext/always_1
ext/always_1/case_1
ext/reg_res
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
pipelinedregs/input_id2ra_ctl_clr
pipelinedregs/inst_U3
pipelinedregs/wire_BUS5666
wb_mux/input_alu_i
decode_pipe/wire_BUS2040
pipelinedregs/input_alu_func_i
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
wb_mux/reg_wb_o
mips_core/wire_NET1606
mips_core/wire_BUS5985
mips_core/wire_BUS9589
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/reg_ra2exec_ctl_clr
rf_stage/inst_reg_bank
reg_array/always_1/if_1/block_1/stmt_1
exec_stage/input_alu_func
alu_func_reg_clr_cls/reg_alu_func_o
decode_pipe/wire_alu_func_o
mips_alu/input_ctl
mips_core/wire_BUS6275
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_alu_func
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/always_1
alu/always_1
alu/always_1/block_1
alu/always_1/block_1/case_1
alu/reg_alu_out
mips_dvc/reg_irq_req_o
mips_dvc/always_6
mips_dvc/always_6/stmt_1
mem_addr_ctl/input_ctl
mem_module/input_dmem_ctl
mem_module/wire_dmem_ctl_s
mem_module/assign_2_dmem_ctl_s
mips_dvc/always_5/if_1
reg_array/always_1/if_1
reg_array/input_data
rf_stage/input_irq_i
reg_array/reg_r_data
mips_dvc/reg_cmd
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5
dmem_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/input_clr
dmem_ctl_reg_clr_cls/input_cls
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
reg_array/always_1/if_1/block_1
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
mips_alu/input_a
mips_core/inst_alu_pass1
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_core/inst_iexec_stage
mips_alu/wire_c
mips_alu/assign_1_c
mips_core/inst_alu_pass0
mips_core/wire_cop_addr_o
reg_array/always_1
fwd_mux/input_din
fwd_mux/always_1/case_1/stmt_3
muldiv_ff/assign_2_res
muldiv_ff/wire_res
fwd_mux/always_1/case_1
fwd_mux/always_1
fwd_mux/reg_dout
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
muldiv_ff/input_op_type
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
mips_dvc/always_6/stmt_1/expr_1
ext/always_1/case_1/cond
pipelinedregs/inst_U3/expr_1
mem_addr_ctl/always_1/case_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
dmem_ctl_reg_clr_cls/always_1/if_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
muldiv_ff/assign_2_res/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
mips_sys/constraint_zz_wr_en_o
