; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_leaky_relu_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %8 = shl i32 %7, 7, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 3, !dbg !12
  %11 = and i32 %10, 31, !dbg !12
  %12 = shl i32 %9, 2, !dbg !12
  %13 = and i32 %12, 28, !dbg !12
  %14 = or disjoint i32 %8, %11, !dbg !13
  %15 = or disjoint i32 %14, 32, !dbg !13
  %16 = or disjoint i32 %14, 64, !dbg !13
  %17 = or disjoint i32 %14, 96, !dbg !13
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %19 = shl i32 %18, 5, !dbg !15
  %20 = or disjoint i32 %19, %13, !dbg !16
  %21 = icmp slt i32 %20, 32, !dbg !17
  %22 = sdiv i32 %14, 1024, !dbg !18
  %23 = sdiv i32 %15, 1024, !dbg !18
  %24 = sdiv i32 %16, 1024, !dbg !18
  %25 = sdiv i32 %17, 1024, !dbg !18
  %26 = shl i32 %14, 5, !dbg !19
  %27 = shl i32 %15, 5, !dbg !19
  %28 = shl i32 %16, 5, !dbg !19
  %29 = shl i32 %17, 5, !dbg !19
  %30 = add i32 %20, %26, !dbg !20
  %31 = add i32 %20, %27, !dbg !20
  %32 = add i32 %20, %28, !dbg !20
  %33 = add i32 %20, %29, !dbg !20
  %34 = sext i32 %30 to i64, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !21
  %36 = sext i32 %31 to i64, !dbg !21
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !21
  %38 = sext i32 %32 to i64, !dbg !21
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !21
  %40 = sext i32 %33 to i64, !dbg !21
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !21
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %21) #4, !dbg !22
  %43 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %21) #4, !dbg !22
  %44 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 %21) #4, !dbg !22
  %45 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 %21) #4, !dbg !22
  %46 = shl nsw i32 %22, 5, !dbg !23
  %47 = shl nsw i32 %23, 5, !dbg !23
  %48 = shl nsw i32 %24, 5, !dbg !23
  %49 = shl nsw i32 %25, 5, !dbg !23
  %50 = add i32 %46, %20, !dbg !24
  %51 = add i32 %20, %47, !dbg !24
  %52 = add i32 %20, %48, !dbg !24
  %53 = add i32 %20, %49, !dbg !24
  %54 = sext i32 %50 to i64, !dbg !25
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %54, !dbg !25
  %56 = sext i32 %51 to i64, !dbg !25
  %57 = getelementptr float, ptr addrspace(1) %1, i64 %56, !dbg !25
  %58 = sext i32 %52 to i64, !dbg !25
  %59 = getelementptr float, ptr addrspace(1) %1, i64 %58, !dbg !25
  %60 = sext i32 %53 to i64, !dbg !25
  %61 = getelementptr float, ptr addrspace(1) %1, i64 %60, !dbg !25
  %62 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %55, i1 %21) #4, !dbg !26
  %63 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %57, i1 %21) #4, !dbg !26
  %64 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %59, i1 %21) #4, !dbg !26
  %65 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %61, i1 %21) #4, !dbg !26
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %54, !dbg !27
  %67 = getelementptr float, ptr addrspace(1) %2, i64 %56, !dbg !27
  %68 = getelementptr float, ptr addrspace(1) %2, i64 %58, !dbg !27
  %69 = getelementptr float, ptr addrspace(1) %2, i64 %60, !dbg !27
  %70 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %66, i1 %21) #4, !dbg !28
  %71 = extractvalue { i32, i32, i32, i32 } %70, 0, !dbg !28
  %72 = extractvalue { i32, i32, i32, i32 } %70, 1, !dbg !28
  %73 = extractvalue { i32, i32, i32, i32 } %70, 2, !dbg !28
  %74 = extractvalue { i32, i32, i32, i32 } %70, 3, !dbg !28
  %75 = bitcast i32 %71 to float, !dbg !28
  %76 = bitcast i32 %72 to float, !dbg !28
  %77 = bitcast i32 %73 to float, !dbg !28
  %78 = bitcast i32 %74 to float, !dbg !28
  %79 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %67, i1 %21) #4, !dbg !28
  %80 = extractvalue { i32, i32, i32, i32 } %79, 0, !dbg !28
  %81 = extractvalue { i32, i32, i32, i32 } %79, 1, !dbg !28
  %82 = extractvalue { i32, i32, i32, i32 } %79, 2, !dbg !28
  %83 = extractvalue { i32, i32, i32, i32 } %79, 3, !dbg !28
  %84 = bitcast i32 %80 to float, !dbg !28
  %85 = bitcast i32 %81 to float, !dbg !28
  %86 = bitcast i32 %82 to float, !dbg !28
  %87 = bitcast i32 %83 to float, !dbg !28
  %88 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %68, i1 %21) #4, !dbg !28
  %89 = extractvalue { i32, i32, i32, i32 } %88, 0, !dbg !28
  %90 = extractvalue { i32, i32, i32, i32 } %88, 1, !dbg !28
  %91 = extractvalue { i32, i32, i32, i32 } %88, 2, !dbg !28
  %92 = extractvalue { i32, i32, i32, i32 } %88, 3, !dbg !28
  %93 = bitcast i32 %89 to float, !dbg !28
  %94 = bitcast i32 %90 to float, !dbg !28
  %95 = bitcast i32 %91 to float, !dbg !28
  %96 = bitcast i32 %92 to float, !dbg !28
  %97 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %69, i1 %21) #4, !dbg !28
  %98 = extractvalue { i32, i32, i32, i32 } %97, 0, !dbg !28
  %99 = extractvalue { i32, i32, i32, i32 } %97, 1, !dbg !28
  %100 = extractvalue { i32, i32, i32, i32 } %97, 2, !dbg !28
  %101 = extractvalue { i32, i32, i32, i32 } %97, 3, !dbg !28
  %102 = bitcast i32 %98 to float, !dbg !28
  %103 = bitcast i32 %99 to float, !dbg !28
  %104 = bitcast i32 %100 to float, !dbg !28
  %105 = bitcast i32 %101 to float, !dbg !28
  %106 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %75, float 1.024000e+03) #4, !dbg !29
  %107 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %76, float 1.024000e+03) #4, !dbg !29
  %108 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %77, float 1.024000e+03) #4, !dbg !29
  %109 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %78, float 1.024000e+03) #4, !dbg !29
  %110 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %84, float 1.024000e+03) #4, !dbg !29
  %111 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %85, float 1.024000e+03) #4, !dbg !29
  %112 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %86, float 1.024000e+03) #4, !dbg !29
  %113 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %87, float 1.024000e+03) #4, !dbg !29
  %114 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %93, float 1.024000e+03) #4, !dbg !29
  %115 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %94, float 1.024000e+03) #4, !dbg !29
  %116 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 1.024000e+03) #4, !dbg !29
  %117 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %96, float 1.024000e+03) #4, !dbg !29
  %118 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %102, float 1.024000e+03) #4, !dbg !29
  %119 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %103, float 1.024000e+03) #4, !dbg !29
  %120 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %104, float 1.024000e+03) #4, !dbg !29
  %121 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %105, float 1.024000e+03) #4, !dbg !29
  %122 = fadd float %106, 0x3EE4F8B580000000, !dbg !30
  %123 = fadd float %107, 0x3EE4F8B580000000, !dbg !30
  %124 = fadd float %108, 0x3EE4F8B580000000, !dbg !30
  %125 = fadd float %109, 0x3EE4F8B580000000, !dbg !30
  %126 = fadd float %110, 0x3EE4F8B580000000, !dbg !30
  %127 = fadd float %111, 0x3EE4F8B580000000, !dbg !30
  %128 = fadd float %112, 0x3EE4F8B580000000, !dbg !30
  %129 = fadd float %113, 0x3EE4F8B580000000, !dbg !30
  %130 = fadd float %114, 0x3EE4F8B580000000, !dbg !30
  %131 = fadd float %115, 0x3EE4F8B580000000, !dbg !30
  %132 = fadd float %116, 0x3EE4F8B580000000, !dbg !30
  %133 = fadd float %117, 0x3EE4F8B580000000, !dbg !30
  %134 = fadd float %118, 0x3EE4F8B580000000, !dbg !30
  %135 = fadd float %119, 0x3EE4F8B580000000, !dbg !30
  %136 = fadd float %120, 0x3EE4F8B580000000, !dbg !30
  %137 = fadd float %121, 0x3EE4F8B580000000, !dbg !30
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i = icmp eq i32 %138, 0, !dbg !31
  br i1 %.not.i, label %141, label %139, !dbg !31

139:                                              ; preds = %6
  %140 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %122), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

141:                                              ; preds = %6
  %142 = tail call float @llvm.nvvm.rsqrt.approx.f(float %122), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %139, %141
  %.0.i = phi float [ %140, %139 ], [ %142, %141 ], !dbg !31
  %143 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i33 = icmp eq i32 %143, 0, !dbg !31
  br i1 %.not.i33, label %146, label %144, !dbg !31

144:                                              ; preds = %__nv_rsqrtf.exit
  %145 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %123), !dbg !31
  br label %__nv_rsqrtf.exit35, !dbg !31

146:                                              ; preds = %__nv_rsqrtf.exit
  %147 = tail call float @llvm.nvvm.rsqrt.approx.f(float %123), !dbg !31
  br label %__nv_rsqrtf.exit35, !dbg !31

__nv_rsqrtf.exit35:                               ; preds = %144, %146
  %.0.i34 = phi float [ %145, %144 ], [ %147, %146 ], !dbg !31
  %148 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i36 = icmp eq i32 %148, 0, !dbg !31
  br i1 %.not.i36, label %151, label %149, !dbg !31

149:                                              ; preds = %__nv_rsqrtf.exit35
  %150 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %124), !dbg !31
  br label %__nv_rsqrtf.exit38, !dbg !31

151:                                              ; preds = %__nv_rsqrtf.exit35
  %152 = tail call float @llvm.nvvm.rsqrt.approx.f(float %124), !dbg !31
  br label %__nv_rsqrtf.exit38, !dbg !31

__nv_rsqrtf.exit38:                               ; preds = %149, %151
  %.0.i37 = phi float [ %150, %149 ], [ %152, %151 ], !dbg !31
  %153 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i39 = icmp eq i32 %153, 0, !dbg !31
  br i1 %.not.i39, label %156, label %154, !dbg !31

154:                                              ; preds = %__nv_rsqrtf.exit38
  %155 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %125), !dbg !31
  br label %__nv_rsqrtf.exit41, !dbg !31

156:                                              ; preds = %__nv_rsqrtf.exit38
  %157 = tail call float @llvm.nvvm.rsqrt.approx.f(float %125), !dbg !31
  br label %__nv_rsqrtf.exit41, !dbg !31

__nv_rsqrtf.exit41:                               ; preds = %154, %156
  %.0.i40 = phi float [ %155, %154 ], [ %157, %156 ], !dbg !31
  %158 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i42 = icmp eq i32 %158, 0, !dbg !31
  br i1 %.not.i42, label %161, label %159, !dbg !31

159:                                              ; preds = %__nv_rsqrtf.exit41
  %160 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %126), !dbg !31
  br label %__nv_rsqrtf.exit44, !dbg !31

161:                                              ; preds = %__nv_rsqrtf.exit41
  %162 = tail call float @llvm.nvvm.rsqrt.approx.f(float %126), !dbg !31
  br label %__nv_rsqrtf.exit44, !dbg !31

__nv_rsqrtf.exit44:                               ; preds = %159, %161
  %.0.i43 = phi float [ %160, %159 ], [ %162, %161 ], !dbg !31
  %163 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i45 = icmp eq i32 %163, 0, !dbg !31
  br i1 %.not.i45, label %166, label %164, !dbg !31

164:                                              ; preds = %__nv_rsqrtf.exit44
  %165 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %127), !dbg !31
  br label %__nv_rsqrtf.exit47, !dbg !31

166:                                              ; preds = %__nv_rsqrtf.exit44
  %167 = tail call float @llvm.nvvm.rsqrt.approx.f(float %127), !dbg !31
  br label %__nv_rsqrtf.exit47, !dbg !31

__nv_rsqrtf.exit47:                               ; preds = %164, %166
  %.0.i46 = phi float [ %165, %164 ], [ %167, %166 ], !dbg !31
  %168 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i48 = icmp eq i32 %168, 0, !dbg !31
  br i1 %.not.i48, label %171, label %169, !dbg !31

169:                                              ; preds = %__nv_rsqrtf.exit47
  %170 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %128), !dbg !31
  br label %__nv_rsqrtf.exit50, !dbg !31

171:                                              ; preds = %__nv_rsqrtf.exit47
  %172 = tail call float @llvm.nvvm.rsqrt.approx.f(float %128), !dbg !31
  br label %__nv_rsqrtf.exit50, !dbg !31

__nv_rsqrtf.exit50:                               ; preds = %169, %171
  %.0.i49 = phi float [ %170, %169 ], [ %172, %171 ], !dbg !31
  %173 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i51 = icmp eq i32 %173, 0, !dbg !31
  br i1 %.not.i51, label %176, label %174, !dbg !31

174:                                              ; preds = %__nv_rsqrtf.exit50
  %175 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %129), !dbg !31
  br label %__nv_rsqrtf.exit53, !dbg !31

176:                                              ; preds = %__nv_rsqrtf.exit50
  %177 = tail call float @llvm.nvvm.rsqrt.approx.f(float %129), !dbg !31
  br label %__nv_rsqrtf.exit53, !dbg !31

__nv_rsqrtf.exit53:                               ; preds = %174, %176
  %.0.i52 = phi float [ %175, %174 ], [ %177, %176 ], !dbg !31
  %178 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i54 = icmp eq i32 %178, 0, !dbg !31
  br i1 %.not.i54, label %181, label %179, !dbg !31

179:                                              ; preds = %__nv_rsqrtf.exit53
  %180 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %130), !dbg !31
  br label %__nv_rsqrtf.exit56, !dbg !31

181:                                              ; preds = %__nv_rsqrtf.exit53
  %182 = tail call float @llvm.nvvm.rsqrt.approx.f(float %130), !dbg !31
  br label %__nv_rsqrtf.exit56, !dbg !31

__nv_rsqrtf.exit56:                               ; preds = %179, %181
  %.0.i55 = phi float [ %180, %179 ], [ %182, %181 ], !dbg !31
  %183 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i57 = icmp eq i32 %183, 0, !dbg !31
  br i1 %.not.i57, label %186, label %184, !dbg !31

184:                                              ; preds = %__nv_rsqrtf.exit56
  %185 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %131), !dbg !31
  br label %__nv_rsqrtf.exit59, !dbg !31

186:                                              ; preds = %__nv_rsqrtf.exit56
  %187 = tail call float @llvm.nvvm.rsqrt.approx.f(float %131), !dbg !31
  br label %__nv_rsqrtf.exit59, !dbg !31

__nv_rsqrtf.exit59:                               ; preds = %184, %186
  %.0.i58 = phi float [ %185, %184 ], [ %187, %186 ], !dbg !31
  %188 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i60 = icmp eq i32 %188, 0, !dbg !31
  br i1 %.not.i60, label %191, label %189, !dbg !31

189:                                              ; preds = %__nv_rsqrtf.exit59
  %190 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %132), !dbg !31
  br label %__nv_rsqrtf.exit62, !dbg !31

191:                                              ; preds = %__nv_rsqrtf.exit59
  %192 = tail call float @llvm.nvvm.rsqrt.approx.f(float %132), !dbg !31
  br label %__nv_rsqrtf.exit62, !dbg !31

__nv_rsqrtf.exit62:                               ; preds = %189, %191
  %.0.i61 = phi float [ %190, %189 ], [ %192, %191 ], !dbg !31
  %193 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i63 = icmp eq i32 %193, 0, !dbg !31
  br i1 %.not.i63, label %196, label %194, !dbg !31

194:                                              ; preds = %__nv_rsqrtf.exit62
  %195 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %133), !dbg !31
  br label %__nv_rsqrtf.exit65, !dbg !31

196:                                              ; preds = %__nv_rsqrtf.exit62
  %197 = tail call float @llvm.nvvm.rsqrt.approx.f(float %133), !dbg !31
  br label %__nv_rsqrtf.exit65, !dbg !31

__nv_rsqrtf.exit65:                               ; preds = %194, %196
  %.0.i64 = phi float [ %195, %194 ], [ %197, %196 ], !dbg !31
  %198 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i66 = icmp eq i32 %198, 0, !dbg !31
  br i1 %.not.i66, label %201, label %199, !dbg !31

199:                                              ; preds = %__nv_rsqrtf.exit65
  %200 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %134), !dbg !31
  br label %__nv_rsqrtf.exit68, !dbg !31

201:                                              ; preds = %__nv_rsqrtf.exit65
  %202 = tail call float @llvm.nvvm.rsqrt.approx.f(float %134), !dbg !31
  br label %__nv_rsqrtf.exit68, !dbg !31

__nv_rsqrtf.exit68:                               ; preds = %199, %201
  %.0.i67 = phi float [ %200, %199 ], [ %202, %201 ], !dbg !31
  %203 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i69 = icmp eq i32 %203, 0, !dbg !31
  br i1 %.not.i69, label %206, label %204, !dbg !31

204:                                              ; preds = %__nv_rsqrtf.exit68
  %205 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %135), !dbg !31
  br label %__nv_rsqrtf.exit71, !dbg !31

206:                                              ; preds = %__nv_rsqrtf.exit68
  %207 = tail call float @llvm.nvvm.rsqrt.approx.f(float %135), !dbg !31
  br label %__nv_rsqrtf.exit71, !dbg !31

__nv_rsqrtf.exit71:                               ; preds = %204, %206
  %.0.i70 = phi float [ %205, %204 ], [ %207, %206 ], !dbg !31
  %208 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i72 = icmp eq i32 %208, 0, !dbg !31
  br i1 %.not.i72, label %211, label %209, !dbg !31

209:                                              ; preds = %__nv_rsqrtf.exit71
  %210 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %136), !dbg !31
  br label %__nv_rsqrtf.exit74, !dbg !31

211:                                              ; preds = %__nv_rsqrtf.exit71
  %212 = tail call float @llvm.nvvm.rsqrt.approx.f(float %136), !dbg !31
  br label %__nv_rsqrtf.exit74, !dbg !31

__nv_rsqrtf.exit74:                               ; preds = %209, %211
  %.0.i73 = phi float [ %210, %209 ], [ %212, %211 ], !dbg !31
  %213 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i75 = icmp eq i32 %213, 0, !dbg !31
  br i1 %.not.i75, label %216, label %214, !dbg !31

214:                                              ; preds = %__nv_rsqrtf.exit74
  %215 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %137), !dbg !31
  br label %__nv_rsqrtf.exit77, !dbg !31

216:                                              ; preds = %__nv_rsqrtf.exit74
  %217 = tail call float @llvm.nvvm.rsqrt.approx.f(float %137), !dbg !31
  br label %__nv_rsqrtf.exit77, !dbg !31

__nv_rsqrtf.exit77:                               ; preds = %214, %216
  %.0.i76 = phi float [ %215, %214 ], [ %217, %216 ], !dbg !31
  %218 = extractvalue { i32, i32, i32, i32 } %45, 3, !dbg !22
  %219 = extractvalue { i32, i32, i32, i32 } %65, 3, !dbg !26
  %220 = extractvalue { i32, i32, i32, i32 } %45, 2, !dbg !22
  %221 = extractvalue { i32, i32, i32, i32 } %65, 2, !dbg !26
  %222 = extractvalue { i32, i32, i32, i32 } %45, 1, !dbg !22
  %223 = extractvalue { i32, i32, i32, i32 } %65, 1, !dbg !26
  %224 = extractvalue { i32, i32, i32, i32 } %45, 0, !dbg !22
  %225 = extractvalue { i32, i32, i32, i32 } %65, 0, !dbg !26
  %226 = extractvalue { i32, i32, i32, i32 } %44, 3, !dbg !22
  %227 = extractvalue { i32, i32, i32, i32 } %64, 3, !dbg !26
  %228 = extractvalue { i32, i32, i32, i32 } %44, 2, !dbg !22
  %229 = extractvalue { i32, i32, i32, i32 } %64, 2, !dbg !26
  %230 = extractvalue { i32, i32, i32, i32 } %44, 1, !dbg !22
  %231 = extractvalue { i32, i32, i32, i32 } %64, 1, !dbg !26
  %232 = extractvalue { i32, i32, i32, i32 } %44, 0, !dbg !22
  %233 = extractvalue { i32, i32, i32, i32 } %64, 0, !dbg !26
  %234 = extractvalue { i32, i32, i32, i32 } %43, 3, !dbg !22
  %235 = extractvalue { i32, i32, i32, i32 } %63, 3, !dbg !26
  %236 = extractvalue { i32, i32, i32, i32 } %43, 2, !dbg !22
  %237 = extractvalue { i32, i32, i32, i32 } %63, 2, !dbg !26
  %238 = extractvalue { i32, i32, i32, i32 } %43, 1, !dbg !22
  %239 = extractvalue { i32, i32, i32, i32 } %63, 1, !dbg !26
  %240 = extractvalue { i32, i32, i32, i32 } %43, 0, !dbg !22
  %241 = extractvalue { i32, i32, i32, i32 } %63, 0, !dbg !26
  %242 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !22
  %243 = extractvalue { i32, i32, i32, i32 } %62, 3, !dbg !26
  %244 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !22
  %245 = extractvalue { i32, i32, i32, i32 } %62, 2, !dbg !26
  %246 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !22
  %247 = extractvalue { i32, i32, i32, i32 } %62, 1, !dbg !26
  %248 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !22
  %249 = extractvalue { i32, i32, i32, i32 } %62, 0, !dbg !26
  %250 = and i32 %12, 124, !dbg !12
  %251 = or disjoint i32 %8, %250, !dbg !13
  %.frozen = freeze i32 %251, !dbg !18
  %252 = sdiv i32 %.frozen, 1024, !dbg !18
  %253 = mul i32 %252, 1024, !dbg !32
  %.decomposed = sub i32 %.frozen, %253, !dbg !32
  %254 = lshr i32 %9, 5, !dbg !33
  %255 = and i32 %254, 7, !dbg !33
  %256 = or disjoint i32 %255, %19, !dbg !16
  %257 = or disjoint i32 %256, 24, !dbg !16
  %258 = icmp slt i32 %257, 32, !dbg !17
  %259 = or disjoint i32 %256, 16, !dbg !16
  %260 = icmp slt i32 %259, 32, !dbg !17
  %261 = or disjoint i32 %256, 8, !dbg !16
  %262 = icmp slt i32 %261, 32, !dbg !17
  %263 = icmp slt i32 %256, 32, !dbg !17
  %264 = insertelement <16 x i32> poison, i32 %218, i64 0, !dbg !22
  %265 = insertelement <16 x i32> %264, i32 %220, i64 1, !dbg !22
  %266 = insertelement <16 x i32> %265, i32 %222, i64 2, !dbg !22
  %267 = insertelement <16 x i32> %266, i32 %224, i64 3, !dbg !22
  %268 = insertelement <16 x i32> %267, i32 %226, i64 4, !dbg !22
  %269 = insertelement <16 x i32> %268, i32 %228, i64 5, !dbg !22
  %270 = insertelement <16 x i32> %269, i32 %230, i64 6, !dbg !22
  %271 = insertelement <16 x i32> %270, i32 %232, i64 7, !dbg !22
  %272 = insertelement <16 x i32> %271, i32 %234, i64 8, !dbg !22
  %273 = insertelement <16 x i32> %272, i32 %236, i64 9, !dbg !22
  %274 = insertelement <16 x i32> %273, i32 %238, i64 10, !dbg !22
  %275 = insertelement <16 x i32> %274, i32 %240, i64 11, !dbg !22
  %276 = insertelement <16 x i32> %275, i32 %242, i64 12, !dbg !22
  %277 = insertelement <16 x i32> %276, i32 %244, i64 13, !dbg !22
  %278 = insertelement <16 x i32> %277, i32 %246, i64 14, !dbg !22
  %279 = insertelement <16 x i32> %278, i32 %248, i64 15, !dbg !22
  %280 = bitcast <16 x i32> %279 to <16 x float>, !dbg !22
  %281 = insertelement <16 x i32> poison, i32 %219, i64 0, !dbg !26
  %282 = insertelement <16 x i32> %281, i32 %221, i64 1, !dbg !26
  %283 = insertelement <16 x i32> %282, i32 %223, i64 2, !dbg !26
  %284 = insertelement <16 x i32> %283, i32 %225, i64 3, !dbg !26
  %285 = insertelement <16 x i32> %284, i32 %227, i64 4, !dbg !26
  %286 = insertelement <16 x i32> %285, i32 %229, i64 5, !dbg !26
  %287 = insertelement <16 x i32> %286, i32 %231, i64 6, !dbg !26
  %288 = insertelement <16 x i32> %287, i32 %233, i64 7, !dbg !26
  %289 = insertelement <16 x i32> %288, i32 %235, i64 8, !dbg !26
  %290 = insertelement <16 x i32> %289, i32 %237, i64 9, !dbg !26
  %291 = insertelement <16 x i32> %290, i32 %239, i64 10, !dbg !26
  %292 = insertelement <16 x i32> %291, i32 %241, i64 11, !dbg !26
  %293 = insertelement <16 x i32> %292, i32 %243, i64 12, !dbg !26
  %294 = insertelement <16 x i32> %293, i32 %245, i64 13, !dbg !26
  %295 = insertelement <16 x i32> %294, i32 %247, i64 14, !dbg !26
  %296 = insertelement <16 x i32> %295, i32 %249, i64 15, !dbg !26
  %297 = bitcast <16 x i32> %296 to <16 x float>, !dbg !26
  %298 = fsub <16 x float> %280, %297, !dbg !34
  %299 = insertelement <16 x float> poison, float %.0.i76, i64 0, !dbg !35
  %300 = insertelement <16 x float> %299, float %.0.i73, i64 1, !dbg !35
  %301 = insertelement <16 x float> %300, float %.0.i70, i64 2, !dbg !35
  %302 = insertelement <16 x float> %301, float %.0.i67, i64 3, !dbg !35
  %303 = insertelement <16 x float> %302, float %.0.i64, i64 4, !dbg !35
  %304 = insertelement <16 x float> %303, float %.0.i61, i64 5, !dbg !35
  %305 = insertelement <16 x float> %304, float %.0.i58, i64 6, !dbg !35
  %306 = insertelement <16 x float> %305, float %.0.i55, i64 7, !dbg !35
  %307 = insertelement <16 x float> %306, float %.0.i52, i64 8, !dbg !35
  %308 = insertelement <16 x float> %307, float %.0.i49, i64 9, !dbg !35
  %309 = insertelement <16 x float> %308, float %.0.i46, i64 10, !dbg !35
  %310 = insertelement <16 x float> %309, float %.0.i43, i64 11, !dbg !35
  %311 = insertelement <16 x float> %310, float %.0.i40, i64 12, !dbg !35
  %312 = insertelement <16 x float> %311, float %.0.i37, i64 13, !dbg !35
  %313 = insertelement <16 x float> %312, float %.0.i34, i64 14, !dbg !35
  %314 = insertelement <16 x float> %313, float %.0.i, i64 15, !dbg !35
  %315 = fmul <16 x float> %298, %314, !dbg !35
  %316 = fcmp ogt <16 x float> %315, zeroinitializer, !dbg !36
  %317 = extractelement <16 x float> %315, i64 15, !dbg !37
  %318 = fmul float %317, 0x3FB99999A0000000, !dbg !38
  %319 = extractelement <16 x float> %315, i64 14, !dbg !37
  %320 = fmul float %319, 0x3FB99999A0000000, !dbg !38
  %321 = extractelement <16 x float> %315, i64 13, !dbg !37
  %322 = fmul float %321, 0x3FB99999A0000000, !dbg !38
  %323 = extractelement <16 x float> %315, i64 12, !dbg !37
  %324 = fmul float %323, 0x3FB99999A0000000, !dbg !38
  %325 = extractelement <16 x float> %315, i64 11, !dbg !37
  %326 = fmul float %325, 0x3FB99999A0000000, !dbg !38
  %327 = extractelement <16 x float> %315, i64 10, !dbg !37
  %328 = fmul float %327, 0x3FB99999A0000000, !dbg !38
  %329 = extractelement <16 x float> %315, i64 9, !dbg !37
  %330 = fmul float %329, 0x3FB99999A0000000, !dbg !38
  %331 = extractelement <16 x float> %315, i64 8, !dbg !37
  %332 = fmul float %331, 0x3FB99999A0000000, !dbg !38
  %333 = extractelement <16 x float> %315, i64 7, !dbg !37
  %334 = fmul float %333, 0x3FB99999A0000000, !dbg !38
  %335 = extractelement <16 x float> %315, i64 6, !dbg !37
  %336 = fmul float %335, 0x3FB99999A0000000, !dbg !38
  %337 = extractelement <16 x float> %315, i64 5, !dbg !37
  %338 = fmul float %337, 0x3FB99999A0000000, !dbg !38
  %339 = extractelement <16 x float> %315, i64 4, !dbg !37
  %340 = fmul float %339, 0x3FB99999A0000000, !dbg !38
  %341 = extractelement <16 x float> %315, i64 3, !dbg !37
  %342 = fmul float %341, 0x3FB99999A0000000, !dbg !38
  %343 = extractelement <16 x float> %315, i64 2, !dbg !37
  %344 = fmul float %343, 0x3FB99999A0000000, !dbg !38
  %345 = extractelement <16 x float> %315, i64 1, !dbg !37
  %346 = fmul float %345, 0x3FB99999A0000000, !dbg !38
  %347 = extractelement <16 x float> %315, i64 0, !dbg !37
  %348 = fmul float %347, 0x3FB99999A0000000, !dbg !38
  %349 = extractelement <16 x i1> %316, i64 15, !dbg !37
  %350 = select i1 %349, float %317, float %318, !dbg !37
  %351 = extractelement <16 x i1> %316, i64 14, !dbg !37
  %352 = select i1 %351, float %319, float %320, !dbg !37
  %353 = extractelement <16 x i1> %316, i64 13, !dbg !37
  %354 = select i1 %353, float %321, float %322, !dbg !37
  %355 = extractelement <16 x i1> %316, i64 12, !dbg !37
  %356 = select i1 %355, float %323, float %324, !dbg !37
  %357 = extractelement <16 x i1> %316, i64 11, !dbg !37
  %358 = select i1 %357, float %325, float %326, !dbg !37
  %359 = extractelement <16 x i1> %316, i64 10, !dbg !37
  %360 = select i1 %359, float %327, float %328, !dbg !37
  %361 = extractelement <16 x i1> %316, i64 9, !dbg !37
  %362 = select i1 %361, float %329, float %330, !dbg !37
  %363 = extractelement <16 x i1> %316, i64 8, !dbg !37
  %364 = select i1 %363, float %331, float %332, !dbg !37
  %365 = extractelement <16 x i1> %316, i64 7, !dbg !37
  %366 = select i1 %365, float %333, float %334, !dbg !37
  %367 = extractelement <16 x i1> %316, i64 6, !dbg !37
  %368 = select i1 %367, float %335, float %336, !dbg !37
  %369 = extractelement <16 x i1> %316, i64 5, !dbg !37
  %370 = select i1 %369, float %337, float %338, !dbg !37
  %371 = extractelement <16 x i1> %316, i64 4, !dbg !37
  %372 = select i1 %371, float %339, float %340, !dbg !37
  %373 = extractelement <16 x i1> %316, i64 3, !dbg !37
  %374 = select i1 %373, float %341, float %342, !dbg !37
  %375 = extractelement <16 x i1> %316, i64 2, !dbg !37
  %376 = select i1 %375, float %343, float %344, !dbg !37
  %377 = extractelement <16 x i1> %316, i64 1, !dbg !37
  %378 = select i1 %377, float %345, float %346, !dbg !37
  %379 = extractelement <16 x i1> %316, i64 0, !dbg !37
  %380 = select i1 %379, float %347, float %348, !dbg !37
  %381 = shl i32 %256, 10, !dbg !39
  %382 = shl i32 %261, 10, !dbg !39
  %383 = shl i32 %259, 10, !dbg !39
  %384 = shl i32 %257, 10, !dbg !39
  %385 = shl i32 %252, 15, !dbg !40
  %386 = add i32 %385, %.decomposed, !dbg !41
  %387 = add i32 %386, %381, !dbg !42
  %388 = add i32 %386, %382, !dbg !42
  %389 = add i32 %386, %383, !dbg !42
  %390 = add i32 %386, %384, !dbg !42
  %391 = sext i32 %387 to i64, !dbg !43
  %392 = getelementptr float, ptr addrspace(1) %3, i64 %391, !dbg !43
  %393 = sext i32 %388 to i64, !dbg !43
  %394 = getelementptr float, ptr addrspace(1) %3, i64 %393, !dbg !43
  %395 = sext i32 %389 to i64, !dbg !43
  %396 = getelementptr float, ptr addrspace(1) %3, i64 %395, !dbg !43
  %397 = sext i32 %390 to i64, !dbg !43
  %398 = getelementptr float, ptr addrspace(1) %3, i64 %397, !dbg !43
  %399 = shl i32 %9, 9, !dbg !44
  %400 = and i32 %399, 3584, !dbg !44
  %401 = or disjoint i32 %400, %11, !dbg !44
  %402 = and i32 %12, 1020, !dbg !44
  %403 = lshr exact i32 %400, 3, !dbg !44
  %404 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %403, !dbg !44
  %405 = getelementptr float, ptr addrspace(3) %404, i32 %401, !dbg !44
  %406 = bitcast float %350 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %405, <1 x i32> %406, i1 true) #4, !dbg !44
  %407 = or disjoint i32 %401, 128, !dbg !44
  %408 = lshr i32 %407, 5, !dbg !44
  %409 = getelementptr float, ptr addrspace(3) @global_smem, i32 %408, !dbg !44
  %410 = getelementptr float, ptr addrspace(3) %409, i32 %407, !dbg !44
  %411 = bitcast float %352 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %410, <1 x i32> %411, i1 true) #4, !dbg !44
  %412 = or disjoint i32 %401, 256, !dbg !44
  %413 = lshr i32 %412, 5, !dbg !44
  %414 = getelementptr float, ptr addrspace(3) @global_smem, i32 %413, !dbg !44
  %415 = getelementptr float, ptr addrspace(3) %414, i32 %412, !dbg !44
  %416 = bitcast float %354 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %415, <1 x i32> %416, i1 true) #4, !dbg !44
  %417 = or disjoint i32 %401, 384, !dbg !44
  %418 = lshr i32 %417, 5, !dbg !44
  %419 = getelementptr float, ptr addrspace(3) @global_smem, i32 %418, !dbg !44
  %420 = getelementptr float, ptr addrspace(3) %419, i32 %417, !dbg !44
  %421 = bitcast float %356 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %420, <1 x i32> %421, i1 true) #4, !dbg !44
  %422 = or disjoint i32 %401, 32, !dbg !44
  %423 = getelementptr float, ptr addrspace(3) %404, i32 %422, !dbg !44
  %424 = bitcast float %358 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %423, <1 x i32> %424, i1 true) #4, !dbg !44
  %425 = or disjoint i32 %401, 160, !dbg !44
  %426 = lshr i32 %425, 5, !dbg !44
  %427 = and i32 %426, 116, !dbg !44
  %428 = getelementptr float, ptr addrspace(3) @global_smem, i32 %427, !dbg !44
  %429 = getelementptr float, ptr addrspace(3) %428, i32 %425, !dbg !44
  %430 = bitcast float %360 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %429, <1 x i32> %430, i1 true) #4, !dbg !44
  %431 = or disjoint i32 %401, 288, !dbg !44
  %432 = lshr i32 %431, 5, !dbg !44
  %433 = and i32 %432, 120, !dbg !44
  %434 = getelementptr float, ptr addrspace(3) @global_smem, i32 %433, !dbg !44
  %435 = getelementptr float, ptr addrspace(3) %434, i32 %431, !dbg !44
  %436 = bitcast float %362 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %435, <1 x i32> %436, i1 true) #4, !dbg !44
  %437 = or disjoint i32 %401, 416, !dbg !44
  %438 = lshr i32 %437, 5, !dbg !44
  %439 = and i32 %438, 124, !dbg !44
  %440 = getelementptr float, ptr addrspace(3) @global_smem, i32 %439, !dbg !44
  %441 = getelementptr float, ptr addrspace(3) %440, i32 %437, !dbg !44
  %442 = bitcast float %364 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %441, <1 x i32> %442, i1 true) #4, !dbg !44
  %443 = or disjoint i32 %401, 64, !dbg !44
  %444 = getelementptr float, ptr addrspace(3) %404, i32 %443, !dbg !44
  %445 = bitcast float %366 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %444, <1 x i32> %445, i1 true) #4, !dbg !44
  %446 = or disjoint i32 %401, 192, !dbg !44
  %447 = lshr i32 %446, 5, !dbg !44
  %448 = and i32 %447, 116, !dbg !44
  %449 = getelementptr float, ptr addrspace(3) @global_smem, i32 %448, !dbg !44
  %450 = getelementptr float, ptr addrspace(3) %449, i32 %446, !dbg !44
  %451 = bitcast float %368 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %450, <1 x i32> %451, i1 true) #4, !dbg !44
  %452 = or disjoint i32 %401, 320, !dbg !44
  %453 = lshr i32 %452, 5, !dbg !44
  %454 = and i32 %453, 120, !dbg !44
  %455 = getelementptr float, ptr addrspace(3) @global_smem, i32 %454, !dbg !44
  %456 = getelementptr float, ptr addrspace(3) %455, i32 %452, !dbg !44
  %457 = bitcast float %370 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %456, <1 x i32> %457, i1 true) #4, !dbg !44
  %458 = or disjoint i32 %401, 448, !dbg !44
  %459 = lshr i32 %458, 5, !dbg !44
  %460 = and i32 %459, 124, !dbg !44
  %461 = getelementptr float, ptr addrspace(3) @global_smem, i32 %460, !dbg !44
  %462 = getelementptr float, ptr addrspace(3) %461, i32 %458, !dbg !44
  %463 = bitcast float %372 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %462, <1 x i32> %463, i1 true) #4, !dbg !44
  %464 = or disjoint i32 %401, 96, !dbg !44
  %465 = getelementptr float, ptr addrspace(3) %404, i32 %464, !dbg !44
  %466 = bitcast float %374 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %465, <1 x i32> %466, i1 true) #4, !dbg !44
  %467 = or disjoint i32 %401, 224, !dbg !44
  %468 = lshr i32 %467, 5, !dbg !44
  %469 = and i32 %468, 116, !dbg !44
  %470 = getelementptr float, ptr addrspace(3) @global_smem, i32 %469, !dbg !44
  %471 = getelementptr float, ptr addrspace(3) %470, i32 %467, !dbg !44
  %472 = bitcast float %376 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %471, <1 x i32> %472, i1 true) #4, !dbg !44
  %473 = or disjoint i32 %401, 352, !dbg !44
  %474 = lshr i32 %473, 5, !dbg !44
  %475 = and i32 %474, 120, !dbg !44
  %476 = getelementptr float, ptr addrspace(3) @global_smem, i32 %475, !dbg !44
  %477 = getelementptr float, ptr addrspace(3) %476, i32 %473, !dbg !44
  %478 = bitcast float %378 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %477, <1 x i32> %478, i1 true) #4, !dbg !44
  %479 = or disjoint i32 %401, 480, !dbg !44
  %480 = lshr i32 %479, 5, !dbg !44
  %481 = and i32 %480, 124, !dbg !44
  %482 = getelementptr float, ptr addrspace(3) @global_smem, i32 %481, !dbg !44
  %483 = getelementptr float, ptr addrspace(3) %482, i32 %479, !dbg !44
  %484 = bitcast float %380 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %483, <1 x i32> %484, i1 true) #4, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %485 = lshr i32 %12, 5, !dbg !44
  %486 = and i32 %485, 28, !dbg !44
  %487 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %486, !dbg !44
  %488 = getelementptr inbounds float, ptr addrspace(3) %487, i32 %402, !dbg !44
  %489 = or disjoint i32 %402, 1024, !dbg !44
  %490 = lshr i32 %489, 5, !dbg !44
  %491 = and i32 %490, 60, !dbg !44
  %492 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %491, !dbg !44
  %493 = getelementptr inbounds float, ptr addrspace(3) %492, i32 %489, !dbg !44
  %494 = load <4 x i32>, ptr addrspace(3) %493, align 16, !dbg !44
  %495 = or disjoint i32 %402, 2048, !dbg !44
  %496 = lshr i32 %495, 5, !dbg !44
  %497 = and i32 %496, 92, !dbg !44
  %498 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %497, !dbg !44
  %499 = getelementptr inbounds float, ptr addrspace(3) %498, i32 %495, !dbg !44
  %500 = load <4 x i32>, ptr addrspace(3) %499, align 16, !dbg !44
  %501 = or disjoint i32 %402, 3072, !dbg !44
  %502 = lshr i32 %501, 5, !dbg !44
  %503 = and i32 %502, 124, !dbg !44
  %504 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %503, !dbg !44
  %505 = getelementptr inbounds float, ptr addrspace(3) %504, i32 %501, !dbg !44
  %506 = load <4 x i32>, ptr addrspace(3) %505, align 16, !dbg !44
  %.extract = load i32, ptr addrspace(3) %488, align 16, !dbg !44
  %507 = getelementptr inbounds i8, ptr addrspace(3) %488, i32 4, !dbg !44
  %.extract18 = load i32, ptr addrspace(3) %507, align 4, !dbg !44
  %508 = getelementptr inbounds i8, ptr addrspace(3) %488, i32 8, !dbg !44
  %.extract19 = load i32, ptr addrspace(3) %508, align 8, !dbg !44
  %509 = getelementptr inbounds i8, ptr addrspace(3) %488, i32 12, !dbg !44
  %.extract20 = load i32, ptr addrspace(3) %509, align 4, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract18, i32 %.extract19, i32 %.extract20, ptr addrspace(1) %392, i1 %263) #4, !dbg !44
  %.extract21 = extractelement <4 x i32> %494, i64 0, !dbg !44
  %.extract22 = extractelement <4 x i32> %494, i64 1, !dbg !44
  %.extract23 = extractelement <4 x i32> %494, i64 2, !dbg !44
  %.extract24 = extractelement <4 x i32> %494, i64 3, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract21, i32 %.extract22, i32 %.extract23, i32 %.extract24, ptr addrspace(1) %394, i1 %262) #4, !dbg !44
  %.extract25 = extractelement <4 x i32> %500, i64 0, !dbg !44
  %.extract26 = extractelement <4 x i32> %500, i64 1, !dbg !44
  %.extract27 = extractelement <4 x i32> %500, i64 2, !dbg !44
  %.extract28 = extractelement <4 x i32> %500, i64 3, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract25, i32 %.extract26, i32 %.extract27, i32 %.extract28, ptr addrspace(1) %396, i1 %260) #4, !dbg !44
  %.extract29 = extractelement <4 x i32> %506, i64 0, !dbg !44
  %.extract30 = extractelement <4 x i32> %506, i64 1, !dbg !44
  %.extract31 = extractelement <4 x i32> %506, i64 2, !dbg !44
  %.extract32 = extractelement <4 x i32> %506, i64 3, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract29, i32 %.extract30, i32 %.extract31, i32 %.extract32, ptr addrspace(1) %398, i1 %258) #4, !dbg !44
  ret void, !dbg !45
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cyzhydqbmxfehkov5zfm66zrn67m3kjhtvtg6lmm5jfh36lwjnig.py", directory: "inductor_cache/yz")
!4 = !{ptr @triton_poi_fused_leaky_relu_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_10, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_10", linkageName: "triton_poi_fused_leaky_relu_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 30, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 38, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 43, scope: !7)
!23 = !DILocation(line: 33, column: 38, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 43, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 43, scope: !7)
!29 = !DILocation(line: 37, column: 18, scope: !7)
!30 = !DILocation(line: 39, column: 18, scope: !7)
!31 = !DILocation(line: 40, column: 27, scope: !7)
!32 = !DILocation(line: 31, column: 19, scope: !7)
!33 = !DILocation(line: 26, column: 44, scope: !7)
!34 = !DILocation(line: 35, column: 18, scope: !7)
!35 = !DILocation(line: 41, column: 18, scope: !7)
!36 = !DILocation(line: 43, column: 19, scope: !7)
!37 = !DILocation(line: 46, column: 34, scope: !7)
!38 = !DILocation(line: 45, column: 19, scope: !7)
!39 = !DILocation(line: 47, column: 35, scope: !7)
!40 = !DILocation(line: 47, column: 46, scope: !7)
!41 = !DILocation(line: 47, column: 30, scope: !7)
!42 = !DILocation(line: 47, column: 40, scope: !7)
!43 = !DILocation(line: 47, column: 25, scope: !7)
!44 = !DILocation(line: 47, column: 58, scope: !7)
!45 = !DILocation(line: 47, column: 4, scope: !7)
