INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikke/OneDrive/Skrivebord/Final_project/xadc_with_bram_with_fsm_not_working/adc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
