#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Mar 24 15:26:21 2025
# Process ID: 14276
# Current directory: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10700 C:\Users\eleves\Documents\FPGA\CELARIE_COLIN_24MARS\CELARIE_COLIN_24MARS.xpr
# Log file: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/vivado.log
# Journal file: C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS\vivado.jou
# Running On        :GCP-E103-22
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency     :2995 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16363 MB
# Swap memory       :16642 MB
# Total Virtual     :33006 MB
# Available Virtual :26075 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.srcs/sources_1/ip/ila_0/ila_0.xci
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/impl_1/inter_spartan.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/eleves/Documents/FPGA/CELARIE_COLIN_24MARS/CELARIE_COLIN_24MARS.runs/impl_1/inter_spartan.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
