// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module msm_arr_pdouble (
        ap_clk,
        ap_rst,
        p_x,
        p_y,
        p_z,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] p_x;
input  [12:0] p_y;
input  [12:0] p_z;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
input   ap_ce;

reg   [12:0] p_x_read_reg_1688;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] p_x_read_reg_1688_pp0_iter1_reg;
reg   [12:0] p_x_read_reg_1688_pp0_iter2_reg;
reg   [12:0] p_x_read_reg_1688_pp0_iter3_reg;
reg   [12:0] p_x_read_reg_1688_pp0_iter4_reg;
reg   [12:0] p_x_read_reg_1688_pp0_iter5_reg;
wire   [25:0] zext_ln1345_1_fu_66_p1;
wire   [25:0] zext_ln1345_fu_74_p1;
wire   [25:0] grp_fu_1626_p2;
reg   [25:0] ret_1_reg_1713;
wire   [13:0] t_V_fu_126_p2;
reg   [13:0] t_V_reg_1718;
wire   [12:0] trunc_ln1497_20_fu_132_p1;
reg   [12:0] trunc_ln1497_20_reg_1724;
wire   [25:0] grp_fu_1635_p2;
reg   [25:0] ret_14_reg_1729;
wire   [13:0] t_V_5_fu_185_p2;
reg   [13:0] t_V_5_reg_1734;
wire   [12:0] trunc_ln1497_25_fu_191_p1;
reg   [12:0] trunc_ln1497_25_reg_1740;
wire   [25:0] y_V_7_fu_245_p3;
reg   [25:0] y_V_7_reg_1745;
wire   [25:0] y_V_45_fu_303_p3;
reg   [25:0] y_V_45_reg_1752;
wire   [25:0] grp_fu_1644_p2;
reg   [25:0] ret_reg_1759;
wire   [13:0] t_fu_360_p2;
reg   [13:0] t_reg_1764;
wire   [12:0] trunc_ln1497_fu_366_p1;
reg   [12:0] trunc_ln1497_reg_1770;
wire   [12:0] y_V_49_fu_403_p3;
reg   [12:0] y_V_49_reg_1775;
reg   [12:0] y_V_49_reg_1775_pp0_iter6_reg;
wire   [12:0] select_ln26_fu_444_p3;
reg   [12:0] select_ln26_reg_1782;
reg   [12:0] select_ln26_reg_1782_pp0_iter6_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter7_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter8_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter9_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter10_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter11_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter12_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter13_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter14_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter15_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter16_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter17_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter18_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter19_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter20_reg;
reg   [12:0] select_ln26_reg_1782_pp0_iter21_reg;
wire   [25:0] y_V_2_fu_502_p3;
reg   [25:0] y_V_2_reg_1788;
wire   [12:0] y_V_50_fu_540_p2;
reg   [12:0] y_V_50_reg_1795;
wire   [12:0] y_V_51_fu_579_p3;
reg   [12:0] y_V_51_reg_1800;
reg   [12:0] y_V_51_reg_1800_pp0_iter8_reg;
reg   [12:0] y_V_51_reg_1800_pp0_iter9_reg;
reg   [12:0] y_V_51_reg_1800_pp0_iter10_reg;
reg   [12:0] y_V_51_reg_1800_pp0_iter11_reg;
reg   [12:0] y_V_51_reg_1800_pp0_iter12_reg;
wire   [25:0] zext_ln1345_2_fu_587_p1;
wire   [25:0] zext_ln1345_3_fu_590_p1;
wire   [12:0] x_V_5_fu_622_p2;
reg   [12:0] x_V_5_reg_1822;
wire   [0:0] icmp_ln878_3_fu_638_p2;
reg   [0:0] icmp_ln878_3_reg_1827;
wire   [25:0] zext_ln1345_4_fu_661_p1;
reg   [25:0] zext_ln1345_4_reg_1832;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter10_reg;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter11_reg;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter12_reg;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter13_reg;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter14_reg;
reg   [25:0] zext_ln1345_4_reg_1832_pp0_iter15_reg;
wire   [25:0] grp_fu_1653_p2;
reg   [25:0] ret_2_reg_1839;
wire   [13:0] t_V_1_fu_714_p2;
reg   [13:0] t_V_1_reg_1844;
wire   [12:0] trunc_ln1497_21_fu_720_p1;
reg   [12:0] trunc_ln1497_21_reg_1850;
wire   [25:0] grp_fu_1662_p2;
reg   [25:0] ret_4_reg_1855;
wire   [13:0] t_V_2_fu_773_p2;
reg   [13:0] t_V_2_reg_1860;
wire   [12:0] trunc_ln1497_22_fu_779_p1;
reg   [12:0] trunc_ln1497_22_reg_1866;
wire   [25:0] y_V_13_fu_833_p3;
reg   [25:0] y_V_13_reg_1871;
wire   [25:0] y_V_20_fu_891_p3;
reg   [25:0] y_V_20_reg_1878;
wire   [12:0] y_V_52_fu_932_p3;
reg   [12:0] y_V_52_reg_1885;
reg   [12:0] y_V_52_reg_1885_pp0_iter13_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter14_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter15_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter16_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter17_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter18_reg;
reg   [12:0] y_V_52_reg_1885_pp0_iter19_reg;
wire   [12:0] x_V_1_fu_973_p3;
reg   [12:0] x_V_1_reg_1893;
wire   [25:0] grp_fu_1671_p2;
reg   [25:0] ret_8_reg_1899;
wire   [13:0] t_V_3_fu_1030_p2;
reg   [13:0] t_V_3_reg_1904;
wire   [12:0] trunc_ln1497_23_fu_1036_p1;
reg   [12:0] trunc_ln1497_23_reg_1910;
wire   [12:0] x_V_2_fu_1056_p2;
reg   [12:0] x_V_2_reg_1915;
wire   [12:0] select_ln213_2_fu_1067_p3;
reg   [12:0] select_ln213_2_reg_1920;
wire   [25:0] y_V_29_fu_1125_p3;
reg   [25:0] y_V_29_reg_1925;
wire   [12:0] y_V_55_fu_1170_p2;
reg   [12:0] y_V_55_reg_1932;
reg   [12:0] y_V_55_reg_1932_pp0_iter15_reg;
wire   [12:0] x_V_8_fu_1209_p3;
reg   [12:0] x_V_8_reg_1939;
wire   [0:0] icmp_ln878_4_fu_1225_p2;
reg   [0:0] icmp_ln878_4_reg_1945;
wire   [12:0] y_V_56_fu_1267_p2;
reg   [12:0] y_V_56_reg_1950;
reg   [12:0] y_V_56_reg_1950_pp0_iter16_reg;
reg   [12:0] y_V_56_reg_1950_pp0_iter17_reg;
reg   [12:0] y_V_56_reg_1950_pp0_iter18_reg;
reg   [12:0] y_V_56_reg_1950_pp0_iter19_reg;
reg   [12:0] y_V_56_reg_1950_pp0_iter20_reg;
reg   [12:0] y_V_56_reg_1950_pp0_iter21_reg;
wire   [25:0] grp_fu_1680_p2;
reg   [25:0] ret_13_reg_1962;
wire   [13:0] t_V_4_fu_1348_p2;
reg   [13:0] t_V_4_reg_1967;
wire   [12:0] trunc_ln1497_24_fu_1354_p1;
reg   [12:0] trunc_ln1497_24_reg_1973;
wire   [12:0] y_V_57_fu_1384_p2;
reg   [12:0] y_V_57_reg_1978;
wire   [25:0] y_V_40_fu_1440_p3;
reg   [25:0] y_V_40_reg_1984;
wire   [12:0] y_V_48_fu_1508_p2;
reg   [12:0] y_V_48_reg_1991;
wire   [12:0] x_V_12_fu_1547_p3;
reg   [12:0] x_V_12_reg_1997;
wire    ap_block_pp0_stage0;
wire   [12:0] trunc_ln1497_3_fu_77_p4;
wire   [8:0] trunc_ln1497_4_fu_90_p4;
wire   [4:0] trunc_ln1497_5_fu_103_p4;
wire   [9:0] zext_ln1497_5_fu_99_p1;
wire   [9:0] zext_ln1497_6_fu_112_p1;
wire   [9:0] add_ln208_2_fu_116_p2;
wire   [13:0] zext_ln208_1_fu_122_p1;
wire   [13:0] zext_ln1497_4_fu_86_p1;
wire   [12:0] trunc_ln1497_17_fu_136_p4;
wire   [8:0] trunc_ln1497_18_fu_149_p4;
wire   [4:0] trunc_ln1497_19_fu_162_p4;
wire   [9:0] zext_ln1497_25_fu_158_p1;
wire   [9:0] zext_ln1497_26_fu_171_p1;
wire   [9:0] add_ln208_12_fu_175_p2;
wire   [13:0] zext_ln208_6_fu_181_p1;
wire   [13:0] zext_ln1497_24_fu_145_p1;
wire   [22:0] r_3_fu_205_p3;
wire   [25:0] zext_ln21_1_fu_195_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_3_fu_216_p2;
wire   [25:0] zext_ln1497_7_fu_212_p1;
wire   [25:0] add_ln213_3_fu_221_p2;
wire   [25:0] r_2_fu_198_p3;
wire   [25:0] y_V_5_fu_227_p2;
wire   [0:0] icmp_ln882_3_fu_233_p2;
wire   [25:0] y_V_6_fu_239_p2;
wire   [22:0] r_13_fu_263_p3;
wire   [25:0] zext_ln21_6_fu_253_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_24_fu_274_p2;
wire   [25:0] zext_ln1497_27_fu_270_p1;
wire   [25:0] add_ln213_24_fu_279_p2;
wire   [25:0] r_12_fu_256_p3;
wire   [25:0] y_V_43_fu_285_p2;
wire   [0:0] icmp_ln882_18_fu_291_p2;
wire   [25:0] y_V_44_fu_297_p2;
wire   [12:0] trunc_ln_fu_311_p4;
wire   [8:0] trunc_ln1497_1_fu_324_p4;
wire   [4:0] trunc_ln1497_2_fu_337_p4;
wire   [9:0] zext_ln1497_1_fu_333_p1;
wire   [9:0] zext_ln1497_2_fu_346_p1;
wire   [9:0] add_ln208_fu_350_p2;
wire   [13:0] zext_ln208_fu_356_p1;
wire   [13:0] zext_ln1497_fu_320_p1;
wire   [0:0] icmp_ln882_4_fu_370_p2;
wire   [25:0] y_V_8_fu_375_p2;
wire   [25:0] y_V_9_fu_380_p3;
wire   [12:0] trunc_ln213_1_fu_393_p1;
wire   [0:0] icmp_ln882_5_fu_387_p2;
wire   [12:0] add_ln26_1_fu_397_p2;
wire   [0:0] icmp_ln882_19_fu_411_p2;
wire   [25:0] y_V_46_fu_416_p2;
wire   [25:0] y_V_47_fu_421_p3;
wire   [12:0] trunc_ln213_6_fu_434_p1;
wire   [0:0] icmp_ln882_20_fu_428_p2;
wire   [12:0] add_ln26_6_fu_438_p2;
wire   [22:0] r_1_fu_462_p3;
wire   [25:0] zext_ln21_fu_452_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_1_fu_473_p2;
wire   [25:0] zext_ln1497_3_fu_469_p1;
wire   [25:0] add_ln213_fu_478_p2;
wire   [25:0] r_fu_455_p3;
wire   [25:0] y_V_fu_484_p2;
wire   [0:0] icmp_ln882_fu_490_p2;
wire   [25:0] y_V_1_fu_496_p2;
wire   [13:0] zext_ln215_1_fu_513_p1;
wire   [13:0] zext_ln215_fu_510_p1;
wire   [13:0] ret_3_fu_516_p2;
wire   [0:0] icmp_ln878_fu_522_p2;
wire   [12:0] add_ln213_9_fu_528_p2;
wire   [12:0] select_ln213_fu_532_p3;
wire   [0:0] icmp_ln882_1_fu_546_p2;
wire   [25:0] y_V_3_fu_551_p2;
wire   [25:0] y_V_4_fu_556_p3;
wire   [12:0] trunc_ln213_fu_569_p1;
wire   [0:0] icmp_ln882_2_fu_563_p2;
wire   [12:0] add_ln26_fu_573_p2;
wire   [13:0] ret_6_fu_596_p3;
wire   [0:0] icmp_ln878_2_fu_603_p2;
wire   [12:0] shl_ln213_1_fu_609_p2;
wire   [12:0] select_ln213_4_fu_614_p3;
wire   [13:0] zext_ln1346_1_fu_628_p1;
wire   [13:0] zext_ln1346_fu_593_p1;
wire   [13:0] ret_7_fu_632_p2;
wire   [12:0] add_ln213_15_fu_644_p2;
wire   [12:0] select_ln213_5_fu_648_p3;
wire   [12:0] y_V_54_fu_655_p2;
wire   [12:0] trunc_ln1497_6_fu_665_p4;
wire   [8:0] trunc_ln1497_7_fu_678_p4;
wire   [4:0] trunc_ln1497_8_fu_691_p4;
wire   [9:0] zext_ln1497_9_fu_687_p1;
wire   [9:0] zext_ln1497_10_fu_700_p1;
wire   [9:0] add_ln208_4_fu_704_p2;
wire   [13:0] zext_ln208_2_fu_710_p1;
wire   [13:0] zext_ln1497_8_fu_674_p1;
wire   [12:0] trunc_ln1497_9_fu_724_p4;
wire   [8:0] trunc_ln1497_s_fu_737_p4;
wire   [4:0] trunc_ln1497_10_fu_750_p4;
wire   [9:0] zext_ln1497_13_fu_746_p1;
wire   [9:0] zext_ln1497_14_fu_759_p1;
wire   [9:0] add_ln208_6_fu_763_p2;
wire   [13:0] zext_ln208_3_fu_769_p1;
wire   [13:0] zext_ln1497_12_fu_733_p1;
wire   [22:0] r_5_fu_793_p3;
wire   [25:0] zext_ln21_2_fu_783_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_6_fu_804_p2;
wire   [25:0] zext_ln1497_11_fu_800_p1;
wire   [25:0] add_ln213_6_fu_809_p2;
wire   [25:0] r_4_fu_786_p3;
wire   [25:0] y_V_11_fu_815_p2;
wire   [0:0] icmp_ln882_6_fu_821_p2;
wire   [25:0] y_V_12_fu_827_p2;
wire   [22:0] r_7_fu_851_p3;
wire   [25:0] zext_ln21_3_fu_841_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_9_fu_862_p2;
wire   [25:0] zext_ln1497_15_fu_858_p1;
wire   [25:0] add_ln213_10_fu_867_p2;
wire   [25:0] r_6_fu_844_p3;
wire   [25:0] y_V_18_fu_873_p2;
wire   [0:0] icmp_ln882_9_fu_879_p2;
wire   [25:0] y_V_19_fu_885_p2;
wire   [0:0] icmp_ln882_7_fu_899_p2;
wire   [25:0] y_V_14_fu_904_p2;
wire   [25:0] y_V_15_fu_909_p3;
wire   [12:0] trunc_ln213_2_fu_922_p1;
wire   [0:0] icmp_ln882_8_fu_916_p2;
wire   [12:0] add_ln26_2_fu_926_p2;
wire   [0:0] icmp_ln882_10_fu_940_p2;
wire   [25:0] y_V_21_fu_945_p2;
wire   [25:0] y_V_22_fu_950_p3;
wire   [12:0] trunc_ln213_3_fu_963_p1;
wire   [0:0] icmp_ln882_11_fu_957_p2;
wire   [12:0] add_ln26_3_fu_967_p2;
wire   [12:0] trunc_ln1497_11_fu_981_p4;
wire   [8:0] trunc_ln1497_12_fu_994_p4;
wire   [4:0] trunc_ln1497_13_fu_1007_p4;
wire   [9:0] zext_ln1497_17_fu_1003_p1;
wire   [9:0] zext_ln1497_18_fu_1016_p1;
wire   [9:0] add_ln208_8_fu_1020_p2;
wire   [13:0] zext_ln208_4_fu_1026_p1;
wire   [13:0] zext_ln1497_16_fu_990_p1;
wire   [0:0] icmp_ln886_fu_1040_p2;
wire   [12:0] select_ln213_1_fu_1044_p3;
wire   [12:0] sub_ln213_fu_1052_p2;
wire   [0:0] icmp_ln886_1_fu_1062_p2;
wire   [22:0] r_9_fu_1085_p3;
wire   [25:0] zext_ln21_4_fu_1075_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_15_fu_1096_p2;
wire   [25:0] zext_ln1497_19_fu_1092_p1;
wire   [25:0] add_ln213_16_fu_1101_p2;
wire   [25:0] r_8_fu_1078_p3;
wire   [25:0] y_V_27_fu_1107_p2;
wire   [0:0] icmp_ln882_12_fu_1113_p2;
wire   [25:0] y_V_28_fu_1119_p2;
wire   [12:0] sub_ln213_11_fu_1133_p2;
wire   [12:0] y_V_53_fu_1137_p2;
wire   [13:0] ret_5_fu_1142_p3;
wire   [0:0] icmp_ln878_1_fu_1150_p2;
wire   [12:0] shl_ln213_fu_1156_p2;
wire   [12:0] select_ln213_3_fu_1162_p3;
wire   [0:0] icmp_ln882_13_fu_1176_p2;
wire   [25:0] y_V_30_fu_1181_p2;
wire   [25:0] y_V_31_fu_1186_p3;
wire   [12:0] trunc_ln213_4_fu_1199_p1;
wire   [0:0] icmp_ln882_14_fu_1193_p2;
wire   [12:0] add_ln26_4_fu_1203_p2;
wire   [13:0] ret_9_fu_1217_p3;
wire   [12:0] shl_ln213_2_fu_1231_p2;
wire   [12:0] select_ln213_6_fu_1236_p3;
wire   [12:0] y_V_33_fu_1243_p2;
wire   [0:0] icmp_ln886_2_fu_1249_p2;
wire   [12:0] select_ln213_7_fu_1254_p3;
wire   [12:0] sub_ln213_5_fu_1262_p2;
wire   [0:0] icmp_ln886_3_fu_1273_p2;
wire   [12:0] sub_ln213_18_fu_1285_p2;
wire   [12:0] select_ln213_8_fu_1277_p3;
wire   [12:0] y_V_37_fu_1289_p2;
wire   [12:0] trunc_ln1497_14_fu_1299_p4;
wire   [8:0] trunc_ln1497_15_fu_1312_p4;
wire   [4:0] trunc_ln1497_16_fu_1325_p4;
wire   [9:0] zext_ln1497_21_fu_1321_p1;
wire   [9:0] zext_ln1497_22_fu_1334_p1;
wire   [9:0] add_ln208_10_fu_1338_p2;
wire   [13:0] zext_ln208_5_fu_1344_p1;
wire   [13:0] zext_ln1497_20_fu_1308_p1;
wire   [13:0] ret_10_fu_1358_p3;
wire   [0:0] icmp_ln878_5_fu_1365_p2;
wire   [12:0] shl_ln213_3_fu_1371_p2;
wire   [12:0] select_ln213_9_fu_1376_p3;
wire   [22:0] r_11_fu_1400_p3;
wire   [25:0] zext_ln21_5_fu_1390_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_22_fu_1411_p2;
wire   [25:0] zext_ln1497_23_fu_1407_p1;
wire   [25:0] add_ln213_21_fu_1416_p2;
wire   [25:0] r_10_fu_1393_p3;
wire   [25:0] y_V_38_fu_1422_p2;
wire   [0:0] icmp_ln882_15_fu_1428_p2;
wire   [25:0] y_V_39_fu_1434_p2;
wire   [13:0] ret_11_fu_1448_p3;
wire   [0:0] icmp_ln878_6_fu_1455_p2;
wire   [12:0] shl_ln213_4_fu_1461_p2;
wire   [12:0] select_ln213_10_fu_1466_p3;
wire   [12:0] y_V_58_fu_1474_p2;
wire   [13:0] ret_12_fu_1480_p3;
wire   [0:0] icmp_ln878_7_fu_1488_p2;
wire   [12:0] shl_ln213_5_fu_1494_p2;
wire   [12:0] select_ln213_11_fu_1500_p3;
wire   [0:0] icmp_ln882_16_fu_1514_p2;
wire   [25:0] y_V_41_fu_1519_p2;
wire   [25:0] y_V_42_fu_1524_p3;
wire   [12:0] trunc_ln213_5_fu_1537_p1;
wire   [0:0] icmp_ln882_17_fu_1531_p2;
wire   [12:0] add_ln26_5_fu_1541_p2;
wire   [0:0] icmp_ln886_4_fu_1555_p2;
wire   [12:0] sub_ln213_26_fu_1567_p2;
wire   [12:0] select_ln213_12_fu_1559_p3;
wire   [13:0] ret_15_fu_1577_p3;
wire   [0:0] icmp_ln878_8_fu_1584_p2;
wire   [12:0] shl_ln213_6_fu_1590_p2;
wire   [12:0] select_ln213_13_fu_1595_p3;
wire   [12:0] b_V_fu_1571_p2;
wire   [12:0] c_V_fu_1603_p2;
wire   [12:0] grp_fu_1626_p0;
wire   [12:0] grp_fu_1626_p1;
wire   [12:0] grp_fu_1635_p0;
wire   [12:0] grp_fu_1635_p1;
wire   [12:0] grp_fu_1644_p0;
wire   [12:0] grp_fu_1644_p1;
wire   [12:0] grp_fu_1653_p0;
wire   [12:0] grp_fu_1653_p1;
wire   [12:0] grp_fu_1662_p0;
wire   [12:0] grp_fu_1662_p1;
wire   [12:0] grp_fu_1671_p0;
wire   [12:0] grp_fu_1671_p1;
wire   [12:0] grp_fu_1680_p0;
wire   [12:0] grp_fu_1680_p1;
reg    grp_fu_1626_ce;
reg    grp_fu_1635_ce;
reg    grp_fu_1644_ce;
reg    grp_fu_1653_ce;
reg    grp_fu_1662_ce;
reg    grp_fu_1671_ce;
reg    grp_fu_1680_ce;
reg   [12:0] p_x_int_reg;
reg   [12:0] p_y_int_reg;
reg   [12:0] p_z_int_reg;
wire   [25:0] grp_fu_1635_p00;
wire   [25:0] grp_fu_1680_p00;
wire    ap_ce_reg;

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1626_p0),
    .din1(grp_fu_1626_p1),
    .ce(grp_fu_1626_ce),
    .dout(grp_fu_1626_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1635_p0),
    .din1(grp_fu_1635_p1),
    .ce(grp_fu_1635_ce),
    .dout(grp_fu_1635_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1644_p0),
    .din1(grp_fu_1644_p1),
    .ce(grp_fu_1644_ce),
    .dout(grp_fu_1644_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1653_p0),
    .din1(grp_fu_1653_p1),
    .ce(grp_fu_1653_ce),
    .dout(grp_fu_1653_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1662_p0),
    .din1(grp_fu_1662_p1),
    .ce(grp_fu_1662_ce),
    .dout(grp_fu_1662_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1671_p0),
    .din1(grp_fu_1671_p1),
    .ce(grp_fu_1671_ce),
    .dout(grp_fu_1671_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1680_p0),
    .din1(grp_fu_1680_p1),
    .ce(grp_fu_1680_ce),
    .dout(grp_fu_1680_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        icmp_ln878_3_reg_1827 <= icmp_ln878_3_fu_638_p2;
        icmp_ln878_4_reg_1945 <= icmp_ln878_4_fu_1225_p2;
        p_x_read_reg_1688 <= p_x_int_reg;
        p_x_read_reg_1688_pp0_iter1_reg <= p_x_read_reg_1688;
        p_x_read_reg_1688_pp0_iter2_reg <= p_x_read_reg_1688_pp0_iter1_reg;
        p_x_read_reg_1688_pp0_iter3_reg <= p_x_read_reg_1688_pp0_iter2_reg;
        p_x_read_reg_1688_pp0_iter4_reg <= p_x_read_reg_1688_pp0_iter3_reg;
        p_x_read_reg_1688_pp0_iter5_reg <= p_x_read_reg_1688_pp0_iter4_reg;
        ret_13_reg_1962 <= grp_fu_1680_p2;
        ret_14_reg_1729 <= grp_fu_1635_p2;
        ret_1_reg_1713 <= grp_fu_1626_p2;
        ret_2_reg_1839 <= grp_fu_1653_p2;
        ret_4_reg_1855 <= grp_fu_1662_p2;
        ret_8_reg_1899 <= grp_fu_1671_p2;
        ret_reg_1759 <= grp_fu_1644_p2;
        select_ln213_2_reg_1920[0] <= select_ln213_2_fu_1067_p3[0];
select_ln213_2_reg_1920[12 : 9] <= select_ln213_2_fu_1067_p3[12 : 9];
        select_ln26_reg_1782 <= select_ln26_fu_444_p3;
        select_ln26_reg_1782_pp0_iter10_reg <= select_ln26_reg_1782_pp0_iter9_reg;
        select_ln26_reg_1782_pp0_iter11_reg <= select_ln26_reg_1782_pp0_iter10_reg;
        select_ln26_reg_1782_pp0_iter12_reg <= select_ln26_reg_1782_pp0_iter11_reg;
        select_ln26_reg_1782_pp0_iter13_reg <= select_ln26_reg_1782_pp0_iter12_reg;
        select_ln26_reg_1782_pp0_iter14_reg <= select_ln26_reg_1782_pp0_iter13_reg;
        select_ln26_reg_1782_pp0_iter15_reg <= select_ln26_reg_1782_pp0_iter14_reg;
        select_ln26_reg_1782_pp0_iter16_reg <= select_ln26_reg_1782_pp0_iter15_reg;
        select_ln26_reg_1782_pp0_iter17_reg <= select_ln26_reg_1782_pp0_iter16_reg;
        select_ln26_reg_1782_pp0_iter18_reg <= select_ln26_reg_1782_pp0_iter17_reg;
        select_ln26_reg_1782_pp0_iter19_reg <= select_ln26_reg_1782_pp0_iter18_reg;
        select_ln26_reg_1782_pp0_iter20_reg <= select_ln26_reg_1782_pp0_iter19_reg;
        select_ln26_reg_1782_pp0_iter21_reg <= select_ln26_reg_1782_pp0_iter20_reg;
        select_ln26_reg_1782_pp0_iter6_reg <= select_ln26_reg_1782;
        select_ln26_reg_1782_pp0_iter7_reg <= select_ln26_reg_1782_pp0_iter6_reg;
        select_ln26_reg_1782_pp0_iter8_reg <= select_ln26_reg_1782_pp0_iter7_reg;
        select_ln26_reg_1782_pp0_iter9_reg <= select_ln26_reg_1782_pp0_iter8_reg;
        t_V_1_reg_1844 <= t_V_1_fu_714_p2;
        t_V_2_reg_1860 <= t_V_2_fu_773_p2;
        t_V_3_reg_1904 <= t_V_3_fu_1030_p2;
        t_V_4_reg_1967 <= t_V_4_fu_1348_p2;
        t_V_5_reg_1734 <= t_V_5_fu_185_p2;
        t_V_reg_1718 <= t_V_fu_126_p2;
        t_reg_1764 <= t_fu_360_p2;
        trunc_ln1497_20_reg_1724 <= trunc_ln1497_20_fu_132_p1;
        trunc_ln1497_21_reg_1850 <= trunc_ln1497_21_fu_720_p1;
        trunc_ln1497_22_reg_1866 <= trunc_ln1497_22_fu_779_p1;
        trunc_ln1497_23_reg_1910 <= trunc_ln1497_23_fu_1036_p1;
        trunc_ln1497_24_reg_1973 <= trunc_ln1497_24_fu_1354_p1;
        trunc_ln1497_25_reg_1740 <= trunc_ln1497_25_fu_191_p1;
        trunc_ln1497_reg_1770 <= trunc_ln1497_fu_366_p1;
        x_V_12_reg_1997 <= x_V_12_fu_1547_p3;
        x_V_1_reg_1893 <= x_V_1_fu_973_p3;
        x_V_2_reg_1915 <= x_V_2_fu_1056_p2;
        x_V_5_reg_1822 <= x_V_5_fu_622_p2;
        x_V_8_reg_1939 <= x_V_8_fu_1209_p3;
        y_V_13_reg_1871 <= y_V_13_fu_833_p3;
        y_V_20_reg_1878 <= y_V_20_fu_891_p3;
        y_V_29_reg_1925 <= y_V_29_fu_1125_p3;
        y_V_2_reg_1788 <= y_V_2_fu_502_p3;
        y_V_40_reg_1984 <= y_V_40_fu_1440_p3;
        y_V_45_reg_1752 <= y_V_45_fu_303_p3;
        y_V_48_reg_1991 <= y_V_48_fu_1508_p2;
        y_V_49_reg_1775 <= y_V_49_fu_403_p3;
        y_V_49_reg_1775_pp0_iter6_reg <= y_V_49_reg_1775;
        y_V_50_reg_1795 <= y_V_50_fu_540_p2;
        y_V_51_reg_1800 <= y_V_51_fu_579_p3;
        y_V_51_reg_1800_pp0_iter10_reg <= y_V_51_reg_1800_pp0_iter9_reg;
        y_V_51_reg_1800_pp0_iter11_reg <= y_V_51_reg_1800_pp0_iter10_reg;
        y_V_51_reg_1800_pp0_iter12_reg <= y_V_51_reg_1800_pp0_iter11_reg;
        y_V_51_reg_1800_pp0_iter8_reg <= y_V_51_reg_1800;
        y_V_51_reg_1800_pp0_iter9_reg <= y_V_51_reg_1800_pp0_iter8_reg;
        y_V_52_reg_1885 <= y_V_52_fu_932_p3;
        y_V_52_reg_1885_pp0_iter13_reg <= y_V_52_reg_1885;
        y_V_52_reg_1885_pp0_iter14_reg <= y_V_52_reg_1885_pp0_iter13_reg;
        y_V_52_reg_1885_pp0_iter15_reg <= y_V_52_reg_1885_pp0_iter14_reg;
        y_V_52_reg_1885_pp0_iter16_reg <= y_V_52_reg_1885_pp0_iter15_reg;
        y_V_52_reg_1885_pp0_iter17_reg <= y_V_52_reg_1885_pp0_iter16_reg;
        y_V_52_reg_1885_pp0_iter18_reg <= y_V_52_reg_1885_pp0_iter17_reg;
        y_V_52_reg_1885_pp0_iter19_reg <= y_V_52_reg_1885_pp0_iter18_reg;
        y_V_55_reg_1932 <= y_V_55_fu_1170_p2;
        y_V_55_reg_1932_pp0_iter15_reg <= y_V_55_reg_1932;
        y_V_56_reg_1950 <= y_V_56_fu_1267_p2;
        y_V_56_reg_1950_pp0_iter16_reg <= y_V_56_reg_1950;
        y_V_56_reg_1950_pp0_iter17_reg <= y_V_56_reg_1950_pp0_iter16_reg;
        y_V_56_reg_1950_pp0_iter18_reg <= y_V_56_reg_1950_pp0_iter17_reg;
        y_V_56_reg_1950_pp0_iter19_reg <= y_V_56_reg_1950_pp0_iter18_reg;
        y_V_56_reg_1950_pp0_iter20_reg <= y_V_56_reg_1950_pp0_iter19_reg;
        y_V_56_reg_1950_pp0_iter21_reg <= y_V_56_reg_1950_pp0_iter20_reg;
        y_V_57_reg_1978 <= y_V_57_fu_1384_p2;
        y_V_7_reg_1745 <= y_V_7_fu_245_p3;
        zext_ln1345_4_reg_1832[12 : 0] <= zext_ln1345_4_fu_661_p1[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter10_reg[12 : 0] <= zext_ln1345_4_reg_1832[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter11_reg[12 : 0] <= zext_ln1345_4_reg_1832_pp0_iter10_reg[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter12_reg[12 : 0] <= zext_ln1345_4_reg_1832_pp0_iter11_reg[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter13_reg[12 : 0] <= zext_ln1345_4_reg_1832_pp0_iter12_reg[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter14_reg[12 : 0] <= zext_ln1345_4_reg_1832_pp0_iter13_reg[12 : 0];
        zext_ln1345_4_reg_1832_pp0_iter15_reg[12 : 0] <= zext_ln1345_4_reg_1832_pp0_iter14_reg[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_x_int_reg <= p_x;
        p_y_int_reg <= p_y;
        p_z_int_reg <= p_z;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1626_ce = 1'b1;
    end else begin
        grp_fu_1626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1635_ce = 1'b1;
    end else begin
        grp_fu_1635_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1644_ce = 1'b1;
    end else begin
        grp_fu_1644_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1653_ce = 1'b1;
    end else begin
        grp_fu_1653_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1662_ce = 1'b1;
    end else begin
        grp_fu_1662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1671_ce = 1'b1;
    end else begin
        grp_fu_1671_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1680_ce = 1'b1;
    end else begin
        grp_fu_1680_ce = 1'b0;
    end
end

assign add_ln208_10_fu_1338_p2 = (zext_ln1497_21_fu_1321_p1 + zext_ln1497_22_fu_1334_p1);

assign add_ln208_12_fu_175_p2 = (zext_ln1497_25_fu_158_p1 + zext_ln1497_26_fu_171_p1);

assign add_ln208_2_fu_116_p2 = (zext_ln1497_5_fu_99_p1 + zext_ln1497_6_fu_112_p1);

assign add_ln208_4_fu_704_p2 = (zext_ln1497_9_fu_687_p1 + zext_ln1497_10_fu_700_p1);

assign add_ln208_6_fu_763_p2 = (zext_ln1497_13_fu_746_p1 + zext_ln1497_14_fu_759_p1);

assign add_ln208_8_fu_1020_p2 = (zext_ln1497_17_fu_1003_p1 + zext_ln1497_18_fu_1016_p1);

assign add_ln208_fu_350_p2 = (zext_ln1497_1_fu_333_p1 + zext_ln1497_2_fu_346_p1);

assign add_ln213_10_fu_867_p2 = (sub_ln213_9_fu_862_p2 + zext_ln1497_15_fu_858_p1);

assign add_ln213_15_fu_644_p2 = (x_V_5_reg_1822 + y_V_51_reg_1800_pp0_iter8_reg);

assign add_ln213_16_fu_1101_p2 = (sub_ln213_15_fu_1096_p2 + zext_ln1497_19_fu_1092_p1);

assign add_ln213_21_fu_1416_p2 = (sub_ln213_22_fu_1411_p2 + zext_ln1497_23_fu_1407_p1);

assign add_ln213_24_fu_279_p2 = (sub_ln213_24_fu_274_p2 + zext_ln1497_27_fu_270_p1);

assign add_ln213_3_fu_221_p2 = (sub_ln213_3_fu_216_p2 + zext_ln1497_7_fu_212_p1);

assign add_ln213_6_fu_809_p2 = (sub_ln213_6_fu_804_p2 + zext_ln1497_11_fu_800_p1);

assign add_ln213_9_fu_528_p2 = (y_V_49_reg_1775 + p_x_read_reg_1688_pp0_iter5_reg);

assign add_ln213_fu_478_p2 = (sub_ln213_1_fu_473_p2 + zext_ln1497_3_fu_469_p1);

assign add_ln26_1_fu_397_p2 = (trunc_ln213_1_fu_393_p1 + 13'd511);

assign add_ln26_2_fu_926_p2 = (trunc_ln213_2_fu_922_p1 + 13'd511);

assign add_ln26_3_fu_967_p2 = (trunc_ln213_3_fu_963_p1 + 13'd511);

assign add_ln26_4_fu_1203_p2 = (trunc_ln213_4_fu_1199_p1 + 13'd511);

assign add_ln26_5_fu_1541_p2 = (trunc_ln213_5_fu_1537_p1 + 13'd511);

assign add_ln26_6_fu_438_p2 = (trunc_ln213_6_fu_434_p1 + 13'd511);

assign add_ln26_fu_573_p2 = (trunc_ln213_fu_569_p1 + 13'd511);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_return_0 = y_V_56_reg_1950_pp0_iter21_reg;

assign ap_return_1 = b_V_fu_1571_p2;

assign ap_return_2 = c_V_fu_1603_p2;

assign b_V_fu_1571_p2 = (sub_ln213_26_fu_1567_p2 + select_ln213_12_fu_1559_p3);

assign c_V_fu_1603_p2 = (shl_ln213_6_fu_1590_p2 - select_ln213_13_fu_1595_p3);

assign grp_fu_1626_p0 = zext_ln1345_1_fu_66_p1;

assign grp_fu_1626_p1 = zext_ln1345_1_fu_66_p1;

assign grp_fu_1635_p0 = grp_fu_1635_p00;

assign grp_fu_1635_p00 = p_z_int_reg;

assign grp_fu_1635_p1 = zext_ln1345_1_fu_66_p1;

assign grp_fu_1644_p0 = zext_ln1345_fu_74_p1;

assign grp_fu_1644_p1 = zext_ln1345_fu_74_p1;

assign grp_fu_1653_p0 = zext_ln1345_2_fu_587_p1;

assign grp_fu_1653_p1 = zext_ln1345_2_fu_587_p1;

assign grp_fu_1662_p0 = zext_ln1345_3_fu_590_p1;

assign grp_fu_1662_p1 = zext_ln1345_3_fu_590_p1;

assign grp_fu_1671_p0 = zext_ln1345_4_fu_661_p1;

assign grp_fu_1671_p1 = zext_ln1345_4_fu_661_p1;

assign grp_fu_1680_p0 = grp_fu_1680_p00;

assign grp_fu_1680_p00 = y_V_37_fu_1289_p2;

assign grp_fu_1680_p1 = zext_ln1345_4_reg_1832_pp0_iter15_reg;

assign icmp_ln878_1_fu_1150_p2 = ((ret_5_fu_1142_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_603_p2 = ((ret_6_fu_596_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_638_p2 = ((ret_7_fu_632_p2 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_1225_p2 = ((ret_9_fu_1217_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_1365_p2 = ((ret_10_fu_1358_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_1455_p2 = ((ret_11_fu_1448_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_1488_p2 = ((ret_12_fu_1480_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_8_fu_1584_p2 = ((ret_15_fu_1577_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_522_p2 = ((ret_3_fu_516_p2 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln882_10_fu_940_p2 = ((y_V_20_reg_1878 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_11_fu_957_p2 = ((y_V_22_fu_950_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_12_fu_1113_p2 = ((y_V_27_fu_1107_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_13_fu_1176_p2 = ((y_V_29_reg_1925 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_14_fu_1193_p2 = ((y_V_31_fu_1186_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_15_fu_1428_p2 = ((y_V_38_fu_1422_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_16_fu_1514_p2 = ((y_V_40_reg_1984 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_17_fu_1531_p2 = ((y_V_42_fu_1524_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_18_fu_291_p2 = ((y_V_43_fu_285_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_19_fu_411_p2 = ((y_V_45_reg_1752 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_546_p2 = ((y_V_2_reg_1788 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_20_fu_428_p2 = ((y_V_47_fu_421_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_2_fu_563_p2 = ((y_V_4_fu_556_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_3_fu_233_p2 = ((y_V_5_fu_227_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_4_fu_370_p2 = ((y_V_7_reg_1745 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_5_fu_387_p2 = ((y_V_9_fu_380_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_6_fu_821_p2 = ((y_V_11_fu_815_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_7_fu_899_p2 = ((y_V_13_reg_1871 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_8_fu_916_p2 = ((y_V_15_fu_909_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_9_fu_879_p2 = ((y_V_18_fu_873_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_490_p2 = ((y_V_fu_484_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln886_1_fu_1062_p2 = ((x_V_2_fu_1056_p2 > y_V_52_reg_1885) ? 1'b1 : 1'b0);

assign icmp_ln886_2_fu_1249_p2 = ((x_V_8_reg_1939 > y_V_33_fu_1243_p2) ? 1'b1 : 1'b0);

assign icmp_ln886_3_fu_1273_p2 = ((y_V_55_reg_1932_pp0_iter15_reg > y_V_56_reg_1950) ? 1'b1 : 1'b0);

assign icmp_ln886_4_fu_1555_p2 = ((x_V_12_reg_1997 > y_V_48_reg_1991) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1040_p2 = ((x_V_1_reg_1893 > y_V_51_reg_1800_pp0_iter12_reg) ? 1'b1 : 1'b0);

assign r_10_fu_1393_p3 = {{trunc_ln1497_24_reg_1973}, {13'd0}};

assign r_11_fu_1400_p3 = {{t_V_4_reg_1967}, {9'd0}};

assign r_12_fu_256_p3 = {{trunc_ln1497_25_reg_1740}, {13'd0}};

assign r_13_fu_263_p3 = {{t_V_5_reg_1734}, {9'd0}};

assign r_1_fu_462_p3 = {{t_reg_1764}, {9'd0}};

assign r_2_fu_198_p3 = {{trunc_ln1497_20_reg_1724}, {13'd0}};

assign r_3_fu_205_p3 = {{t_V_reg_1718}, {9'd0}};

assign r_4_fu_786_p3 = {{trunc_ln1497_21_reg_1850}, {13'd0}};

assign r_5_fu_793_p3 = {{t_V_1_reg_1844}, {9'd0}};

assign r_6_fu_844_p3 = {{trunc_ln1497_22_reg_1866}, {13'd0}};

assign r_7_fu_851_p3 = {{t_V_2_reg_1860}, {9'd0}};

assign r_8_fu_1078_p3 = {{trunc_ln1497_23_reg_1910}, {13'd0}};

assign r_9_fu_1085_p3 = {{t_V_3_reg_1904}, {9'd0}};

assign r_fu_455_p3 = {{trunc_ln1497_reg_1770}, {13'd0}};

assign ret_10_fu_1358_p3 = {{y_V_52_reg_1885_pp0_iter19_reg}, {1'd0}};

assign ret_11_fu_1448_p3 = {{y_V_57_reg_1978}, {1'd0}};

assign ret_12_fu_1480_p3 = {{y_V_58_fu_1474_p2}, {1'd0}};

assign ret_15_fu_1577_p3 = {{select_ln26_reg_1782_pp0_iter21_reg}, {1'd0}};

assign ret_3_fu_516_p2 = (zext_ln215_1_fu_513_p1 + zext_ln215_fu_510_p1);

assign ret_5_fu_1142_p3 = {{y_V_53_fu_1137_p2}, {1'd0}};

assign ret_6_fu_596_p3 = {{y_V_51_reg_1800}, {1'd0}};

assign ret_7_fu_632_p2 = (zext_ln1346_1_fu_628_p1 + zext_ln1346_fu_593_p1);

assign ret_9_fu_1217_p3 = {{y_V_55_fu_1170_p2}, {1'd0}};

assign select_ln213_10_fu_1466_p3 = ((icmp_ln878_6_fu_1455_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_11_fu_1500_p3 = ((icmp_ln878_7_fu_1488_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_12_fu_1559_p3 = ((icmp_ln886_4_fu_1555_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_13_fu_1595_p3 = ((icmp_ln878_8_fu_1584_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_1_fu_1044_p3 = ((icmp_ln886_fu_1040_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_2_fu_1067_p3 = ((icmp_ln886_1_fu_1062_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_3_fu_1162_p3 = ((icmp_ln878_1_fu_1150_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_4_fu_614_p3 = ((icmp_ln878_2_fu_603_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_5_fu_648_p3 = ((icmp_ln878_3_reg_1827[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_6_fu_1236_p3 = ((icmp_ln878_4_reg_1945[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_7_fu_1254_p3 = ((icmp_ln886_2_fu_1249_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_8_fu_1277_p3 = ((icmp_ln886_3_fu_1273_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_9_fu_1376_p3 = ((icmp_ln878_5_fu_1365_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_fu_532_p3 = ((icmp_ln878_fu_522_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln26_fu_444_p3 = ((icmp_ln882_20_fu_428_p2[0:0] == 1'b1) ? add_ln26_6_fu_438_p2 : trunc_ln213_6_fu_434_p1);

assign shl_ln213_1_fu_609_p2 = y_V_51_reg_1800 << 13'd1;

assign shl_ln213_2_fu_1231_p2 = y_V_55_reg_1932 << 13'd1;

assign shl_ln213_3_fu_1371_p2 = y_V_52_reg_1885_pp0_iter19_reg << 13'd1;

assign shl_ln213_4_fu_1461_p2 = y_V_57_reg_1978 << 13'd1;

assign shl_ln213_5_fu_1494_p2 = y_V_58_fu_1474_p2 << 13'd1;

assign shl_ln213_6_fu_1590_p2 = select_ln26_reg_1782_pp0_iter21_reg << 13'd1;

assign shl_ln213_fu_1156_p2 = y_V_53_fu_1137_p2 << 13'd1;

assign sub_ln213_11_fu_1133_p2 = (x_V_2_reg_1915 - y_V_52_reg_1885_pp0_iter13_reg);

assign sub_ln213_15_fu_1096_p2 = (ret_8_reg_1899 - zext_ln21_4_fu_1075_p1);

assign sub_ln213_18_fu_1285_p2 = (y_V_55_reg_1932_pp0_iter15_reg - y_V_56_reg_1950);

assign sub_ln213_1_fu_473_p2 = (ret_reg_1759 - zext_ln21_fu_452_p1);

assign sub_ln213_22_fu_1411_p2 = (ret_13_reg_1962 - zext_ln21_5_fu_1390_p1);

assign sub_ln213_24_fu_274_p2 = (ret_14_reg_1729 - zext_ln21_6_fu_253_p1);

assign sub_ln213_26_fu_1567_p2 = (x_V_12_reg_1997 - y_V_48_reg_1991);

assign sub_ln213_3_fu_216_p2 = (ret_1_reg_1713 - zext_ln21_1_fu_195_p1);

assign sub_ln213_5_fu_1262_p2 = (x_V_8_reg_1939 - y_V_33_fu_1243_p2);

assign sub_ln213_6_fu_804_p2 = (ret_2_reg_1839 - zext_ln21_2_fu_783_p1);

assign sub_ln213_9_fu_862_p2 = (ret_4_reg_1855 - zext_ln21_3_fu_841_p1);

assign sub_ln213_fu_1052_p2 = (x_V_1_reg_1893 - y_V_51_reg_1800_pp0_iter12_reg);

assign t_V_1_fu_714_p2 = (zext_ln208_2_fu_710_p1 + zext_ln1497_8_fu_674_p1);

assign t_V_2_fu_773_p2 = (zext_ln208_3_fu_769_p1 + zext_ln1497_12_fu_733_p1);

assign t_V_3_fu_1030_p2 = (zext_ln208_4_fu_1026_p1 + zext_ln1497_16_fu_990_p1);

assign t_V_4_fu_1348_p2 = (zext_ln208_5_fu_1344_p1 + zext_ln1497_20_fu_1308_p1);

assign t_V_5_fu_185_p2 = (zext_ln208_6_fu_181_p1 + zext_ln1497_24_fu_145_p1);

assign t_V_fu_126_p2 = (zext_ln208_1_fu_122_p1 + zext_ln1497_4_fu_86_p1);

assign t_fu_360_p2 = (zext_ln208_fu_356_p1 + zext_ln1497_fu_320_p1);

assign trunc_ln1497_10_fu_750_p4 = {{grp_fu_1662_p2[25:21]}};

assign trunc_ln1497_11_fu_981_p4 = {{grp_fu_1671_p2[25:13]}};

assign trunc_ln1497_12_fu_994_p4 = {{grp_fu_1671_p2[25:17]}};

assign trunc_ln1497_13_fu_1007_p4 = {{grp_fu_1671_p2[25:21]}};

assign trunc_ln1497_14_fu_1299_p4 = {{grp_fu_1680_p2[25:13]}};

assign trunc_ln1497_15_fu_1312_p4 = {{grp_fu_1680_p2[25:17]}};

assign trunc_ln1497_16_fu_1325_p4 = {{grp_fu_1680_p2[25:21]}};

assign trunc_ln1497_17_fu_136_p4 = {{grp_fu_1635_p2[25:13]}};

assign trunc_ln1497_18_fu_149_p4 = {{grp_fu_1635_p2[25:17]}};

assign trunc_ln1497_19_fu_162_p4 = {{grp_fu_1635_p2[25:21]}};

assign trunc_ln1497_1_fu_324_p4 = {{grp_fu_1644_p2[25:17]}};

assign trunc_ln1497_20_fu_132_p1 = t_V_fu_126_p2[12:0];

assign trunc_ln1497_21_fu_720_p1 = t_V_1_fu_714_p2[12:0];

assign trunc_ln1497_22_fu_779_p1 = t_V_2_fu_773_p2[12:0];

assign trunc_ln1497_23_fu_1036_p1 = t_V_3_fu_1030_p2[12:0];

assign trunc_ln1497_24_fu_1354_p1 = t_V_4_fu_1348_p2[12:0];

assign trunc_ln1497_25_fu_191_p1 = t_V_5_fu_185_p2[12:0];

assign trunc_ln1497_2_fu_337_p4 = {{grp_fu_1644_p2[25:21]}};

assign trunc_ln1497_3_fu_77_p4 = {{grp_fu_1626_p2[25:13]}};

assign trunc_ln1497_4_fu_90_p4 = {{grp_fu_1626_p2[25:17]}};

assign trunc_ln1497_5_fu_103_p4 = {{grp_fu_1626_p2[25:21]}};

assign trunc_ln1497_6_fu_665_p4 = {{grp_fu_1653_p2[25:13]}};

assign trunc_ln1497_7_fu_678_p4 = {{grp_fu_1653_p2[25:17]}};

assign trunc_ln1497_8_fu_691_p4 = {{grp_fu_1653_p2[25:21]}};

assign trunc_ln1497_9_fu_724_p4 = {{grp_fu_1662_p2[25:13]}};

assign trunc_ln1497_fu_366_p1 = t_fu_360_p2[12:0];

assign trunc_ln1497_s_fu_737_p4 = {{grp_fu_1662_p2[25:17]}};

assign trunc_ln213_1_fu_393_p1 = y_V_9_fu_380_p3[12:0];

assign trunc_ln213_2_fu_922_p1 = y_V_15_fu_909_p3[12:0];

assign trunc_ln213_3_fu_963_p1 = y_V_22_fu_950_p3[12:0];

assign trunc_ln213_4_fu_1199_p1 = y_V_31_fu_1186_p3[12:0];

assign trunc_ln213_5_fu_1537_p1 = y_V_42_fu_1524_p3[12:0];

assign trunc_ln213_6_fu_434_p1 = y_V_47_fu_421_p3[12:0];

assign trunc_ln213_fu_569_p1 = y_V_4_fu_556_p3[12:0];

assign trunc_ln_fu_311_p4 = {{grp_fu_1644_p2[25:13]}};

assign x_V_12_fu_1547_p3 = ((icmp_ln882_17_fu_1531_p2[0:0] == 1'b1) ? add_ln26_5_fu_1541_p2 : trunc_ln213_5_fu_1537_p1);

assign x_V_1_fu_973_p3 = ((icmp_ln882_11_fu_957_p2[0:0] == 1'b1) ? add_ln26_3_fu_967_p2 : trunc_ln213_3_fu_963_p1);

assign x_V_2_fu_1056_p2 = (select_ln213_1_fu_1044_p3 + sub_ln213_fu_1052_p2);

assign x_V_5_fu_622_p2 = (shl_ln213_1_fu_609_p2 - select_ln213_4_fu_614_p3);

assign x_V_8_fu_1209_p3 = ((icmp_ln882_14_fu_1193_p2[0:0] == 1'b1) ? add_ln26_4_fu_1203_p2 : trunc_ln213_4_fu_1199_p1);

assign y_V_11_fu_815_p2 = (add_ln213_6_fu_809_p2 - r_4_fu_786_p3);

assign y_V_12_fu_827_p2 = ($signed(y_V_11_fu_815_p2) + $signed(26'd67101183));

assign y_V_13_fu_833_p3 = ((icmp_ln882_6_fu_821_p2[0:0] == 1'b1) ? y_V_12_fu_827_p2 : y_V_11_fu_815_p2);

assign y_V_14_fu_904_p2 = ($signed(y_V_13_reg_1871) + $signed(26'd67101183));

assign y_V_15_fu_909_p3 = ((icmp_ln882_7_fu_899_p2[0:0] == 1'b1) ? y_V_14_fu_904_p2 : y_V_13_reg_1871);

assign y_V_18_fu_873_p2 = (add_ln213_10_fu_867_p2 - r_6_fu_844_p3);

assign y_V_19_fu_885_p2 = ($signed(y_V_18_fu_873_p2) + $signed(26'd67101183));

assign y_V_1_fu_496_p2 = ($signed(y_V_fu_484_p2) + $signed(26'd67101183));

assign y_V_20_fu_891_p3 = ((icmp_ln882_9_fu_879_p2[0:0] == 1'b1) ? y_V_19_fu_885_p2 : y_V_18_fu_873_p2);

assign y_V_21_fu_945_p2 = ($signed(y_V_20_reg_1878) + $signed(26'd67101183));

assign y_V_22_fu_950_p3 = ((icmp_ln882_10_fu_940_p2[0:0] == 1'b1) ? y_V_21_fu_945_p2 : y_V_20_reg_1878);

assign y_V_27_fu_1107_p2 = (add_ln213_16_fu_1101_p2 - r_8_fu_1078_p3);

assign y_V_28_fu_1119_p2 = ($signed(y_V_27_fu_1107_p2) + $signed(26'd67101183));

assign y_V_29_fu_1125_p3 = ((icmp_ln882_12_fu_1113_p2[0:0] == 1'b1) ? y_V_28_fu_1119_p2 : y_V_27_fu_1107_p2);

assign y_V_2_fu_502_p3 = ((icmp_ln882_fu_490_p2[0:0] == 1'b1) ? y_V_1_fu_496_p2 : y_V_fu_484_p2);

assign y_V_30_fu_1181_p2 = ($signed(y_V_29_reg_1925) + $signed(26'd67101183));

assign y_V_31_fu_1186_p3 = ((icmp_ln882_13_fu_1176_p2[0:0] == 1'b1) ? y_V_30_fu_1181_p2 : y_V_29_reg_1925);

assign y_V_33_fu_1243_p2 = (shl_ln213_2_fu_1231_p2 - select_ln213_6_fu_1236_p3);

assign y_V_37_fu_1289_p2 = (sub_ln213_18_fu_1285_p2 + select_ln213_8_fu_1277_p3);

assign y_V_38_fu_1422_p2 = (add_ln213_21_fu_1416_p2 - r_10_fu_1393_p3);

assign y_V_39_fu_1434_p2 = ($signed(y_V_38_fu_1422_p2) + $signed(26'd67101183));

assign y_V_3_fu_551_p2 = ($signed(y_V_2_reg_1788) + $signed(26'd67101183));

assign y_V_40_fu_1440_p3 = ((icmp_ln882_15_fu_1428_p2[0:0] == 1'b1) ? y_V_39_fu_1434_p2 : y_V_38_fu_1422_p2);

assign y_V_41_fu_1519_p2 = ($signed(y_V_40_reg_1984) + $signed(26'd67101183));

assign y_V_42_fu_1524_p3 = ((icmp_ln882_16_fu_1514_p2[0:0] == 1'b1) ? y_V_41_fu_1519_p2 : y_V_40_reg_1984);

assign y_V_43_fu_285_p2 = (add_ln213_24_fu_279_p2 - r_12_fu_256_p3);

assign y_V_44_fu_297_p2 = ($signed(y_V_43_fu_285_p2) + $signed(26'd67101183));

assign y_V_45_fu_303_p3 = ((icmp_ln882_18_fu_291_p2[0:0] == 1'b1) ? y_V_44_fu_297_p2 : y_V_43_fu_285_p2);

assign y_V_46_fu_416_p2 = ($signed(y_V_45_reg_1752) + $signed(26'd67101183));

assign y_V_47_fu_421_p3 = ((icmp_ln882_19_fu_411_p2[0:0] == 1'b1) ? y_V_46_fu_416_p2 : y_V_45_reg_1752);

assign y_V_48_fu_1508_p2 = (shl_ln213_5_fu_1494_p2 - select_ln213_11_fu_1500_p3);

assign y_V_49_fu_403_p3 = ((icmp_ln882_5_fu_387_p2[0:0] == 1'b1) ? add_ln26_1_fu_397_p2 : trunc_ln213_1_fu_393_p1);

assign y_V_4_fu_556_p3 = ((icmp_ln882_1_fu_546_p2[0:0] == 1'b1) ? y_V_3_fu_551_p2 : y_V_2_reg_1788);

assign y_V_50_fu_540_p2 = (add_ln213_9_fu_528_p2 - select_ln213_fu_532_p3);

assign y_V_51_fu_579_p3 = ((icmp_ln882_2_fu_563_p2[0:0] == 1'b1) ? add_ln26_fu_573_p2 : trunc_ln213_fu_569_p1);

assign y_V_52_fu_932_p3 = ((icmp_ln882_8_fu_916_p2[0:0] == 1'b1) ? add_ln26_2_fu_926_p2 : trunc_ln213_2_fu_922_p1);

assign y_V_53_fu_1137_p2 = (sub_ln213_11_fu_1133_p2 + select_ln213_2_reg_1920);

assign y_V_54_fu_655_p2 = (add_ln213_15_fu_644_p2 - select_ln213_5_fu_648_p3);

assign y_V_55_fu_1170_p2 = (shl_ln213_fu_1156_p2 - select_ln213_3_fu_1162_p3);

assign y_V_56_fu_1267_p2 = (select_ln213_7_fu_1254_p3 + sub_ln213_5_fu_1262_p2);

assign y_V_57_fu_1384_p2 = (shl_ln213_3_fu_1371_p2 - select_ln213_9_fu_1376_p3);

assign y_V_58_fu_1474_p2 = (shl_ln213_4_fu_1461_p2 - select_ln213_10_fu_1466_p3);

assign y_V_5_fu_227_p2 = (add_ln213_3_fu_221_p2 - r_2_fu_198_p3);

assign y_V_6_fu_239_p2 = ($signed(y_V_5_fu_227_p2) + $signed(26'd67101183));

assign y_V_7_fu_245_p3 = ((icmp_ln882_3_fu_233_p2[0:0] == 1'b1) ? y_V_6_fu_239_p2 : y_V_5_fu_227_p2);

assign y_V_8_fu_375_p2 = ($signed(y_V_7_reg_1745) + $signed(26'd67101183));

assign y_V_9_fu_380_p3 = ((icmp_ln882_4_fu_370_p2[0:0] == 1'b1) ? y_V_8_fu_375_p2 : y_V_7_reg_1745);

assign y_V_fu_484_p2 = (add_ln213_fu_478_p2 - r_fu_455_p3);

assign zext_ln1345_1_fu_66_p1 = p_y_int_reg;

assign zext_ln1345_2_fu_587_p1 = y_V_49_reg_1775_pp0_iter6_reg;

assign zext_ln1345_3_fu_590_p1 = y_V_50_reg_1795;

assign zext_ln1345_4_fu_661_p1 = y_V_54_fu_655_p2;

assign zext_ln1345_fu_74_p1 = p_x_read_reg_1688_pp0_iter1_reg;

assign zext_ln1346_1_fu_628_p1 = x_V_5_fu_622_p2;

assign zext_ln1346_fu_593_p1 = y_V_51_reg_1800;

assign zext_ln1497_10_fu_700_p1 = trunc_ln1497_8_fu_691_p4;

assign zext_ln1497_11_fu_800_p1 = r_5_fu_793_p3;

assign zext_ln1497_12_fu_733_p1 = trunc_ln1497_9_fu_724_p4;

assign zext_ln1497_13_fu_746_p1 = trunc_ln1497_s_fu_737_p4;

assign zext_ln1497_14_fu_759_p1 = trunc_ln1497_10_fu_750_p4;

assign zext_ln1497_15_fu_858_p1 = r_7_fu_851_p3;

assign zext_ln1497_16_fu_990_p1 = trunc_ln1497_11_fu_981_p4;

assign zext_ln1497_17_fu_1003_p1 = trunc_ln1497_12_fu_994_p4;

assign zext_ln1497_18_fu_1016_p1 = trunc_ln1497_13_fu_1007_p4;

assign zext_ln1497_19_fu_1092_p1 = r_9_fu_1085_p3;

assign zext_ln1497_1_fu_333_p1 = trunc_ln1497_1_fu_324_p4;

assign zext_ln1497_20_fu_1308_p1 = trunc_ln1497_14_fu_1299_p4;

assign zext_ln1497_21_fu_1321_p1 = trunc_ln1497_15_fu_1312_p4;

assign zext_ln1497_22_fu_1334_p1 = trunc_ln1497_16_fu_1325_p4;

assign zext_ln1497_23_fu_1407_p1 = r_11_fu_1400_p3;

assign zext_ln1497_24_fu_145_p1 = trunc_ln1497_17_fu_136_p4;

assign zext_ln1497_25_fu_158_p1 = trunc_ln1497_18_fu_149_p4;

assign zext_ln1497_26_fu_171_p1 = trunc_ln1497_19_fu_162_p4;

assign zext_ln1497_27_fu_270_p1 = r_13_fu_263_p3;

assign zext_ln1497_2_fu_346_p1 = trunc_ln1497_2_fu_337_p4;

assign zext_ln1497_3_fu_469_p1 = r_1_fu_462_p3;

assign zext_ln1497_4_fu_86_p1 = trunc_ln1497_3_fu_77_p4;

assign zext_ln1497_5_fu_99_p1 = trunc_ln1497_4_fu_90_p4;

assign zext_ln1497_6_fu_112_p1 = trunc_ln1497_5_fu_103_p4;

assign zext_ln1497_7_fu_212_p1 = r_3_fu_205_p3;

assign zext_ln1497_8_fu_674_p1 = trunc_ln1497_6_fu_665_p4;

assign zext_ln1497_9_fu_687_p1 = trunc_ln1497_7_fu_678_p4;

assign zext_ln1497_fu_320_p1 = trunc_ln_fu_311_p4;

assign zext_ln208_1_fu_122_p1 = add_ln208_2_fu_116_p2;

assign zext_ln208_2_fu_710_p1 = add_ln208_4_fu_704_p2;

assign zext_ln208_3_fu_769_p1 = add_ln208_6_fu_763_p2;

assign zext_ln208_4_fu_1026_p1 = add_ln208_8_fu_1020_p2;

assign zext_ln208_5_fu_1344_p1 = add_ln208_10_fu_1338_p2;

assign zext_ln208_6_fu_181_p1 = add_ln208_12_fu_175_p2;

assign zext_ln208_fu_356_p1 = add_ln208_fu_350_p2;

assign zext_ln215_1_fu_513_p1 = y_V_49_reg_1775;

assign zext_ln215_fu_510_p1 = p_x_read_reg_1688_pp0_iter5_reg;

assign zext_ln21_1_fu_195_p1 = t_V_reg_1718;

assign zext_ln21_2_fu_783_p1 = t_V_1_reg_1844;

assign zext_ln21_3_fu_841_p1 = t_V_2_reg_1860;

assign zext_ln21_4_fu_1075_p1 = t_V_3_reg_1904;

assign zext_ln21_5_fu_1390_p1 = t_V_4_reg_1967;

assign zext_ln21_6_fu_253_p1 = t_V_5_reg_1734;

assign zext_ln21_fu_452_p1 = t_reg_1764;

always @ (posedge ap_clk) begin
    zext_ln1345_4_reg_1832[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter10_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter11_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter12_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter13_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter14_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_4_reg_1832_pp0_iter15_reg[25:13] <= 13'b0000000000000;
    select_ln213_2_reg_1920[8:1] <= 8'b00000000;
end

endmodule //msm_arr_pdouble
