L1_ITLB_MISS_L2_ITLB_HIT
DIV_OP_COUNT
RETIRED_BRANCH_INSTRUCTIONS
RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_UOPS
RETIRED_INSTRUCTIONS
L2_PREFETCH_HIT_L2
L2_PREFETCH_HIT_L3
LS_DISPATCH:LD_ST_DISPATCH
LS_DISPATCH:STORE_DISPATCH
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C