
dev_bms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f10  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  080080e8  080080e8  000180e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800853c  0800853c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800853c  0800853c  0001853c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008544  08008544  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008544  08008544  00018544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008548  08008548  00018548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800854c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  200000a0  080085ec  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003fc  080085ec  000203fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a580  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031eb  00000000  00000000  0003a650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f0  00000000  00000000  0003d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a8  00000000  00000000  0003ee30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020974  00000000  00000000  000402d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f14  00000000  00000000  00060c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ceb69  00000000  00000000  0007ab60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001496c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ac  00000000  00000000  0014971c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000a0 	.word	0x200000a0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080080d0 	.word	0x080080d0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000a4 	.word	0x200000a4
 8000214:	080080d0 	.word	0x080080d0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b974 	b.w	8000ed0 <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9d08      	ldr	r5, [sp, #32]
 8000c06:	4604      	mov	r4, r0
 8000c08:	468e      	mov	lr, r1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d14d      	bne.n	8000caa <__udivmoddi4+0xaa>
 8000c0e:	428a      	cmp	r2, r1
 8000c10:	4694      	mov	ip, r2
 8000c12:	d969      	bls.n	8000ce8 <__udivmoddi4+0xe8>
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	b152      	cbz	r2, 8000c30 <__udivmoddi4+0x30>
 8000c1a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1e:	f1c2 0120 	rsb	r1, r2, #32
 8000c22:	fa20 f101 	lsr.w	r1, r0, r1
 8000c26:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c2a:	ea41 0e03 	orr.w	lr, r1, r3
 8000c2e:	4094      	lsls	r4, r2
 8000c30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c34:	0c21      	lsrs	r1, r4, #16
 8000c36:	fbbe f6f8 	udiv	r6, lr, r8
 8000c3a:	fa1f f78c 	uxth.w	r7, ip
 8000c3e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c46:	fb06 f107 	mul.w	r1, r6, r7
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d90a      	bls.n	8000c64 <__udivmoddi4+0x64>
 8000c4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c56:	f080 811f 	bcs.w	8000e98 <__udivmoddi4+0x298>
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	f240 811c 	bls.w	8000e98 <__udivmoddi4+0x298>
 8000c60:	3e02      	subs	r6, #2
 8000c62:	4463      	add	r3, ip
 8000c64:	1a5b      	subs	r3, r3, r1
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c74:	fb00 f707 	mul.w	r7, r0, r7
 8000c78:	42a7      	cmp	r7, r4
 8000c7a:	d90a      	bls.n	8000c92 <__udivmoddi4+0x92>
 8000c7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c84:	f080 810a 	bcs.w	8000e9c <__udivmoddi4+0x29c>
 8000c88:	42a7      	cmp	r7, r4
 8000c8a:	f240 8107 	bls.w	8000e9c <__udivmoddi4+0x29c>
 8000c8e:	4464      	add	r4, ip
 8000c90:	3802      	subs	r0, #2
 8000c92:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c96:	1be4      	subs	r4, r4, r7
 8000c98:	2600      	movs	r6, #0
 8000c9a:	b11d      	cbz	r5, 8000ca4 <__udivmoddi4+0xa4>
 8000c9c:	40d4      	lsrs	r4, r2
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d909      	bls.n	8000cc2 <__udivmoddi4+0xc2>
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	f000 80ef 	beq.w	8000e92 <__udivmoddi4+0x292>
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cba:	4630      	mov	r0, r6
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	fab3 f683 	clz	r6, r3
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d14a      	bne.n	8000d60 <__udivmoddi4+0x160>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xd4>
 8000cce:	4282      	cmp	r2, r0
 8000cd0:	f200 80f9 	bhi.w	8000ec6 <__udivmoddi4+0x2c6>
 8000cd4:	1a84      	subs	r4, r0, r2
 8000cd6:	eb61 0303 	sbc.w	r3, r1, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	469e      	mov	lr, r3
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0e0      	beq.n	8000ca4 <__udivmoddi4+0xa4>
 8000ce2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ce6:	e7dd      	b.n	8000ca4 <__udivmoddi4+0xa4>
 8000ce8:	b902      	cbnz	r2, 8000cec <__udivmoddi4+0xec>
 8000cea:	deff      	udf	#255	; 0xff
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	f040 8092 	bne.w	8000e1a <__udivmoddi4+0x21a>
 8000cf6:	eba1 010c 	sub.w	r1, r1, ip
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2601      	movs	r6, #1
 8000d04:	0c20      	lsrs	r0, r4, #16
 8000d06:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d0a:	fb07 1113 	mls	r1, r7, r3, r1
 8000d0e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d12:	fb0e f003 	mul.w	r0, lr, r3
 8000d16:	4288      	cmp	r0, r1
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x12c>
 8000d1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d1e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x12a>
 8000d24:	4288      	cmp	r0, r1
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2c0>
 8000d2a:	4643      	mov	r3, r8
 8000d2c:	1a09      	subs	r1, r1, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d34:	fb07 1110 	mls	r1, r7, r0, r1
 8000d38:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x156>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x154>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2ca>
 8000d54:	4608      	mov	r0, r1
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d5e:	e79c      	b.n	8000c9a <__udivmoddi4+0x9a>
 8000d60:	f1c6 0720 	rsb	r7, r6, #32
 8000d64:	40b3      	lsls	r3, r6
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d72:	fa01 f306 	lsl.w	r3, r1, r6
 8000d76:	431c      	orrs	r4, r3
 8000d78:	40f9      	lsrs	r1, r7
 8000d7a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d82:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d86:	0c20      	lsrs	r0, r4, #16
 8000d88:	fa1f fe8c 	uxth.w	lr, ip
 8000d8c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d90:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d94:	fb08 f00e 	mul.w	r0, r8, lr
 8000d98:	4288      	cmp	r0, r1
 8000d9a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b8>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2bc>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2bc>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4461      	add	r1, ip
 8000db8:	1a09      	subs	r1, r1, r0
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc0:	fb09 1110 	mls	r1, r9, r0, r1
 8000dc4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dcc:	458e      	cmp	lr, r1
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1e2>
 8000dd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2b4>
 8000dda:	458e      	cmp	lr, r1
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2b4>
 8000dde:	3802      	subs	r0, #2
 8000de0:	4461      	add	r1, ip
 8000de2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dea:	eba1 010e 	sub.w	r1, r1, lr
 8000dee:	42a1      	cmp	r1, r4
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46a6      	mov	lr, r4
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x2a4>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x2a0>
 8000df8:	b15d      	cbz	r5, 8000e12 <__udivmoddi4+0x212>
 8000dfa:	ebb3 0208 	subs.w	r2, r3, r8
 8000dfe:	eb61 010e 	sbc.w	r1, r1, lr
 8000e02:	fa01 f707 	lsl.w	r7, r1, r7
 8000e06:	fa22 f306 	lsr.w	r3, r2, r6
 8000e0a:	40f1      	lsrs	r1, r6
 8000e0c:	431f      	orrs	r7, r3
 8000e0e:	e9c5 7100 	strd	r7, r1, [r5]
 8000e12:	2600      	movs	r6, #0
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	f1c2 0320 	rsb	r3, r2, #32
 8000e1e:	40d8      	lsrs	r0, r3
 8000e20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e24:	fa21 f303 	lsr.w	r3, r1, r3
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4301      	orrs	r1, r0
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e38:	fb07 3610 	mls	r6, r7, r0, r3
 8000e3c:	0c0b      	lsrs	r3, r1, #16
 8000e3e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e42:	fb00 f60e 	mul.w	r6, r0, lr
 8000e46:	429e      	cmp	r6, r3
 8000e48:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x260>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b8>
 8000e58:	429e      	cmp	r6, r3
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b8>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4463      	add	r3, ip
 8000e60:	1b9b      	subs	r3, r3, r6
 8000e62:	b289      	uxth	r1, r1
 8000e64:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e68:	fb07 3316 	mls	r3, r7, r6, r3
 8000e6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e70:	fb06 f30e 	mul.w	r3, r6, lr
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x28a>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2b0>
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2b0>
 8000e86:	3e02      	subs	r6, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	1ac9      	subs	r1, r1, r3
 8000e8c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0x104>
 8000e92:	462e      	mov	r6, r5
 8000e94:	4628      	mov	r0, r5
 8000e96:	e705      	b.n	8000ca4 <__udivmoddi4+0xa4>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	e6e3      	b.n	8000c64 <__udivmoddi4+0x64>
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	e6f8      	b.n	8000c92 <__udivmoddi4+0x92>
 8000ea0:	454b      	cmp	r3, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f8>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eac:	3801      	subs	r0, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f8>
 8000eb0:	4646      	mov	r6, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x28a>
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1e2>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x260>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b8>
 8000ec0:	3b02      	subs	r3, #2
 8000ec2:	4461      	add	r1, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x12c>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e709      	b.n	8000cde <__udivmoddi4+0xde>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x156>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <WakeIdle>:
#define T_WAKE_MAX		400
#define T_REFUP_MAX		4400
#define T_CYCLE_FAST_MAX	1185	// Measure 12 Cells

void WakeIdle(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	spi_write_read_byte(0xFF);
 8000ed8:	20ff      	movs	r0, #255	; 0xff
 8000eda:	f001 fa0d 	bl	80022f8 <spi_write_read_byte>
	delay_u(IC_NUM * T_READY);
 8000ede:	200a      	movs	r0, #10
 8000ee0:	f001 f9d6 	bl	8002290 <delay_u>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <WakeUp>:

void WakeUp(void){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	spi_write_read_byte(0xFF);
 8000eec:	20ff      	movs	r0, #255	; 0xff
 8000eee:	f001 fa03 	bl	80022f8 <spi_write_read_byte>
	delay_u(IC_NUM * T_WAKE_MAX);
 8000ef2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000ef6:	f001 f9cb 	bl	8002290 <delay_u>

#if ((IC_NUM * T_WAKE_MAX) >= T_IDLE_MIN)
	spi_write_read_byte(0xFF);
	delay_u(IC_NUM * T_READY);
#endif
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <initialize>:
uint8_t ADCV[2]; //!< Cell Voltage conversion command
uint8_t ADAX[2]; //!< GPIO conversion command
uint8_t ADSTAT[2]; //!< STAT conversion command

void initialize(void)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	af02      	add	r7, sp, #8
	init(MD_NORMAL,DCP_DISABLED,CELL_CH_ALL,AUX_CH_ALL,STS_CH_ALL);
 8000f04:	2300      	movs	r3, #0
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2002      	movs	r0, #2
 8000f10:	f000 f804 	bl	8000f1c <init>
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <init>:
				  uint8_t DCP,	//Discharge Permit
				  uint8_t CH,	//Cell Channels to be measured
				  uint8_t CHG,	//GPIO Channels to be measured
				  uint8_t CHST	//Status Channels to be measured
				  )
{
 8000f1c:	b490      	push	{r4, r7}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4604      	mov	r4, r0
 8000f24:	4608      	mov	r0, r1
 8000f26:	4611      	mov	r1, r2
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4623      	mov	r3, r4
 8000f2c:	71fb      	strb	r3, [r7, #7]
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71bb      	strb	r3, [r7, #6]
 8000f32:	460b      	mov	r3, r1
 8000f34:	717b      	strb	r3, [r7, #5]
 8000f36:	4613      	mov	r3, r2
 8000f38:	713b      	strb	r3, [r7, #4]
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	105b      	asrs	r3, r3, #1
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	73fb      	strb	r3, [r7, #15]
	ADCV[0] = md_bits + 0x02;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	3302      	adds	r3, #2
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <init+0xb8>)
 8000f4e:	701a      	strb	r2, [r3, #0]
	md_bits = (MD & 0x01) << 7;
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	01db      	lsls	r3, r3, #7
 8000f54:	73fb      	strb	r3, [r7, #15]
	ADCV[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8000f56:	79bb      	ldrb	r3, [r7, #6]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	4413      	add	r3, r2
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	797b      	ldrb	r3, [r7, #5]
 8000f64:	4413      	add	r3, r2
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	3360      	adds	r3, #96	; 0x60
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <init+0xb8>)
 8000f6e:	705a      	strb	r2, [r3, #1]

	md_bits = (MD & 0x02) >> 1;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	105b      	asrs	r3, r3, #1
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	73fb      	strb	r3, [r7, #15]
	ADAX[0] = md_bits + 0x04;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	3304      	adds	r3, #4
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4b15      	ldr	r3, [pc, #84]	; (8000fd8 <init+0xbc>)
 8000f84:	701a      	strb	r2, [r3, #0]
	md_bits = (MD & 0x01) << 7;
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	01db      	lsls	r3, r3, #7
 8000f8a:	73fb      	strb	r3, [r7, #15]
	ADAX[1] = md_bits + 0x60 + CHG;
 8000f8c:	7bfa      	ldrb	r2, [r7, #15]
 8000f8e:	793b      	ldrb	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	3360      	adds	r3, #96	; 0x60
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <init+0xbc>)
 8000f9a:	705a      	strb	r2, [r3, #1]

	md_bits = (MD & 0x02) >> 1;
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	105b      	asrs	r3, r3, #1
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	73fb      	strb	r3, [r7, #15]
	ADSTAT[0] = md_bits + 0x04;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	3304      	adds	r3, #4
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <init+0xc0>)
 8000fb0:	701a      	strb	r2, [r3, #0]
	md_bits = (MD & 0x01) << 7;
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	01db      	lsls	r3, r3, #7
 8000fb6:	73fb      	strb	r3, [r7, #15]
	ADSTAT[1] = md_bits + 0x68 + CHST;
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	7e3b      	ldrb	r3, [r7, #24]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	3368      	adds	r3, #104	; 0x68
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <init+0xc0>)
 8000fc6:	705a      	strb	r2, [r3, #1]
}
 8000fc8:	bf00      	nop
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc90      	pop	{r4, r7}
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	200000bc 	.word	0x200000bc
 8000fd8:	200000c0 	.word	0x200000c0
 8000fdc:	200000c4 	.word	0x200000c4

08000fe0 <pec15_calc>:

uint16_t pec15_calc(uint8_t len,	//Number of bytes that will be used to calculate a PEC
                    uint8_t *data	//Array of data that will be used to calculate  a PEC
                   )
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder, addr;

  remainder = 16;					//initialize the PEC
 8000fec:	2310      	movs	r3, #16
 8000fee:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++)	// loops for each byte in data array
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	737b      	strb	r3, [r7, #13]
 8000ff4:	e018      	b.n	8001028 <pec15_calc+0x48>
  {
    addr = ((remainder>>7)^data[i])&0xff;	//calculate PEC table address
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	09db      	lsrs	r3, r3, #7
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	7b7b      	ldrb	r3, [r7, #13]
 8000ffe:	6839      	ldr	r1, [r7, #0]
 8001000:	440b      	add	r3, r1
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b29b      	uxth	r3, r3
 8001006:	4053      	eors	r3, r2
 8001008:	b29b      	uxth	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	817b      	strh	r3, [r7, #10]
    remainder = (remainder<<8)^crc15Table[addr];
 800100e:	89fb      	ldrh	r3, [r7, #14]
 8001010:	021b      	lsls	r3, r3, #8
 8001012:	b29a      	uxth	r2, r3
 8001014:	897b      	ldrh	r3, [r7, #10]
 8001016:	490b      	ldr	r1, [pc, #44]	; (8001044 <pec15_calc+0x64>)
 8001018:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800101c:	b29b      	uxth	r3, r3
 800101e:	4053      	eors	r3, r2
 8001020:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++)	// loops for each byte in data array
 8001022:	7b7b      	ldrb	r3, [r7, #13]
 8001024:	3301      	adds	r3, #1
 8001026:	737b      	strb	r3, [r7, #13]
 8001028:	7b7a      	ldrb	r2, [r7, #13]
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	429a      	cmp	r2, r3
 800102e:	d3e2      	bcc.n	8000ff6 <pec15_calc+0x16>
  }
  return(remainder*2);	//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001030:	89fb      	ldrh	r3, [r7, #14]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	b29b      	uxth	r3, r3
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	080080e8 	.word	0x080080e8

08001048 <wrcfg>:

void wrcfg(uint8_t total_ic,
				   uint8_t config[][6]
				  )
{
 8001048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800104c:	b089      	sub	sp, #36	; 0x24
 800104e:	af00      	add	r7, sp, #0
 8001050:	4603      	mov	r3, r0
 8001052:	6039      	str	r1, [r7, #0]
 8001054:	71fb      	strb	r3, [r7, #7]
 8001056:	466b      	mov	r3, sp
 8001058:	461e      	mov	r6, r3
	const uint8_t BYTES_IN_REG = 6;
 800105a:	2306      	movs	r3, #6
 800105c:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	b2db      	uxtb	r3, r3
 8001064:	3304      	adds	r3, #4
 8001066:	76fb      	strb	r3, [r7, #27]

#if DYNAMIC_MEM
	uint8_t *cmd;
	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
#else
	uint8_t cmd[CMD_LEN];
 8001068:	7efb      	ldrb	r3, [r7, #27]
 800106a:	3b01      	subs	r3, #1
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	7efb      	ldrb	r3, [r7, #27]
 8001070:	2200      	movs	r2, #0
 8001072:	4698      	mov	r8, r3
 8001074:	4691      	mov	r9, r2
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001082:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001086:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800108a:	7efb      	ldrb	r3, [r7, #27]
 800108c:	2200      	movs	r2, #0
 800108e:	461c      	mov	r4, r3
 8001090:	4615      	mov	r5, r2
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	00eb      	lsls	r3, r5, #3
 800109c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010a0:	00e2      	lsls	r2, r4, #3
 80010a2:	7efb      	ldrb	r3, [r7, #27]
 80010a4:	3307      	adds	r3, #7
 80010a6:	08db      	lsrs	r3, r3, #3
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	ebad 0d03 	sub.w	sp, sp, r3
 80010ae:	466b      	mov	r3, sp
 80010b0:	3300      	adds	r3, #0
 80010b2:	613b      	str	r3, [r7, #16]
#endif

	cmd[0] = 0x00;
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0x01;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	2201      	movs	r2, #1
 80010be:	705a      	strb	r2, [r3, #1]
	cmd[2] = 0x3d;
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	223d      	movs	r2, #61	; 0x3d
 80010c4:	709a      	strb	r2, [r3, #2]
	cmd[3] = 0x6e;
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	226e      	movs	r2, #110	; 0x6e
 80010ca:	70da      	strb	r2, [r3, #3]

	cmd_index = 4;
 80010cc:	2304      	movs	r3, #4
 80010ce:	777b      	strb	r3, [r7, #29]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	77bb      	strb	r3, [r7, #30]
 80010d4:	e03c      	b.n	8001150 <wrcfg+0x108>
	{
		/* the last IC on the stack. The first configuration written is */
		/* received by the last IC in the daisy chain */

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	/* executes for each of the 6 bytes in the CFGR register */
 80010d6:	2300      	movs	r3, #0
 80010d8:	77fb      	strb	r3, [r7, #31]
 80010da:	e012      	b.n	8001102 <wrcfg+0xba>
		{
			/* current_byte is the byte counter */

			cmd[cmd_index] = config[current_ic-1][current_byte];					/* adding the config data to the array to be sent */
 80010dc:	7fba      	ldrb	r2, [r7, #30]
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	3b06      	subs	r3, #6
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	18d1      	adds	r1, r2, r3
 80010ec:	7ffa      	ldrb	r2, [r7, #31]
 80010ee:	7f7b      	ldrb	r3, [r7, #29]
 80010f0:	5c89      	ldrb	r1, [r1, r2]
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	54d1      	strb	r1, [r2, r3]
			cmd_index = cmd_index + 1;
 80010f6:	7f7b      	ldrb	r3, [r7, #29]
 80010f8:	3301      	adds	r3, #1
 80010fa:	777b      	strb	r3, [r7, #29]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	/* executes for each of the 6 bytes in the CFGR register */
 80010fc:	7ffb      	ldrb	r3, [r7, #31]
 80010fe:	3301      	adds	r3, #1
 8001100:	77fb      	strb	r3, [r7, #31]
 8001102:	7ffa      	ldrb	r2, [r7, #31]
 8001104:	7f3b      	ldrb	r3, [r7, #28]
 8001106:	429a      	cmp	r2, r3
 8001108:	d3e8      	bcc.n	80010dc <wrcfg+0x94>
		}
		cfg_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic-1][0]);		/* calculating the PEC for each ICs configuration register data */
 800110a:	7fba      	ldrb	r2, [r7, #30]
 800110c:	4613      	mov	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	4413      	add	r3, r2
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	3b06      	subs	r3, #6
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	4413      	add	r3, r2
 800111a:	461a      	mov	r2, r3
 800111c:	7f3b      	ldrb	r3, [r7, #28]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff5d 	bl	8000fe0 <pec15_calc>
 8001126:	4603      	mov	r3, r0
 8001128:	81fb      	strh	r3, [r7, #14]
		cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 800112a:	89fb      	ldrh	r3, [r7, #14]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	b29a      	uxth	r2, r3
 8001130:	7f7b      	ldrb	r3, [r7, #29]
 8001132:	b2d1      	uxtb	r1, r2
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	54d1      	strb	r1, [r2, r3]
		cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 8001138:	7f7b      	ldrb	r3, [r7, #29]
 800113a:	3301      	adds	r3, #1
 800113c:	89fa      	ldrh	r2, [r7, #14]
 800113e:	b2d1      	uxtb	r1, r2
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	54d1      	strb	r1, [r2, r3]
		cmd_index = cmd_index + 2;
 8001144:	7f7b      	ldrb	r3, [r7, #29]
 8001146:	3302      	adds	r3, #2
 8001148:	777b      	strb	r3, [r7, #29]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)
 800114a:	7fbb      	ldrb	r3, [r7, #30]
 800114c:	3b01      	subs	r3, #1
 800114e:	77bb      	strb	r3, [r7, #30]
 8001150:	7fbb      	ldrb	r3, [r7, #30]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1bf      	bne.n	80010d6 <wrcfg+0x8e>
	}

	uint8_t rx_data;
	WakeIdle();
 8001156:	f7ff febd 	bl	8000ed4 <WakeIdle>
	//spi_write_array(CMD_LEN, cmd); //This function causes bad stuff!
	spi_write_then_read_array_ltc(CMD_LEN, cmd, 0, &rx_data);
 800115a:	7ef8      	ldrb	r0, [r7, #27]
 800115c:	f107 030d 	add.w	r3, r7, #13
 8001160:	2200      	movs	r2, #0
 8001162:	6939      	ldr	r1, [r7, #16]
 8001164:	f001 f90c 	bl	8002380 <spi_write_then_read_array_ltc>
 8001168:	46b5      	mov	sp, r6

#if DYNAMIC_MEM
	free(cmd);
#endif
}
 800116a:	bf00      	nop
 800116c:	3724      	adds	r7, #36	; 0x24
 800116e:	46bd      	mov	sp, r7
 8001170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001174 <rdcfg>:

int8_t rdcfg(uint8_t total_ic,
                     uint8_t r_config[][8]
                    )
{
 8001174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001178:	b089      	sub	sp, #36	; 0x24
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	6039      	str	r1, [r7, #0]
 8001180:	71fb      	strb	r3, [r7, #7]
 8001182:	466b      	mov	r3, sp
 8001184:	461e      	mov	r6, r3
	const uint8_t BYTES_IN_REG = 8;
 8001186:	2308      	movs	r3, #8
 8001188:	773b      	strb	r3, [r7, #28]

	uint8_t cmd[4];
	int8_t pec_error = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	777b      	strb	r3, [r7, #29]

#if DYNAMIC_MEM
	uint8_t *rx_data;
	rx_data = (uint8_t *) malloc((8*total_ic)*sizeof(uint8_t));
#else
	const uint8_t max_ic = 12;
 800118e:	230c      	movs	r3, #12
 8001190:	76fb      	strb	r3, [r7, #27]
	uint8_t rx_data[8 * max_ic];
 8001192:	7efb      	ldrb	r3, [r7, #27]
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	3b01      	subs	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	7efb      	ldrb	r3, [r7, #27]
 800119c:	00db      	lsls	r3, r3, #3
 800119e:	461a      	mov	r2, r3
 80011a0:	2300      	movs	r3, #0
 80011a2:	4690      	mov	r8, r2
 80011a4:	4699      	mov	r9, r3
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	f04f 0300 	mov.w	r3, #0
 80011ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011ba:	7efb      	ldrb	r3, [r7, #27]
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	461a      	mov	r2, r3
 80011c0:	2300      	movs	r3, #0
 80011c2:	4614      	mov	r4, r2
 80011c4:	461d      	mov	r5, r3
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	f04f 0300 	mov.w	r3, #0
 80011ce:	00eb      	lsls	r3, r5, #3
 80011d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011d4:	00e2      	lsls	r2, r4, #3
 80011d6:	7efb      	ldrb	r3, [r7, #27]
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	3307      	adds	r3, #7
 80011dc:	08db      	lsrs	r3, r3, #3
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	ebad 0d03 	sub.w	sp, sp, r3
 80011e4:	466b      	mov	r3, sp
 80011e6:	3300      	adds	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
#endif

	cmd[0] = 0x00;
 80011ea:	2300      	movs	r3, #0
 80011ec:	723b      	strb	r3, [r7, #8]
	cmd[1] = 0x02;
 80011ee:	2302      	movs	r3, #2
 80011f0:	727b      	strb	r3, [r7, #9]
	cmd[2] = 0x2b;
 80011f2:	232b      	movs	r3, #43	; 0x2b
 80011f4:	72bb      	strb	r3, [r7, #10]
	cmd[3] = 0x0a;
 80011f6:	230a      	movs	r3, #10
 80011f8:	72fb      	strb	r3, [r7, #11]

	WakeIdle();
 80011fa:	f7ff fe6b 	bl	8000ed4 <WakeIdle>
	spi_write_then_read_array_ltc(4, cmd, (BYTES_IN_REG*total_ic), rx_data);
 80011fe:	7f3b      	ldrb	r3, [r7, #28]
 8001200:	79fa      	ldrb	r2, [r7, #7]
 8001202:	fb03 f202 	mul.w	r2, r3, r2
 8001206:	f107 0108 	add.w	r1, r7, #8
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	2004      	movs	r0, #4
 800120e:	f001 f8b7 	bl	8002380 <spi_write_then_read_array_ltc>

	for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++)
 8001212:	2300      	movs	r3, #0
 8001214:	77bb      	strb	r3, [r7, #30]
 8001216:	e03a      	b.n	800128e <rdcfg+0x11a>
	{
		// executes for each LTC6804 in the daisy chain and packs the data
		// into the r_config array as well as check the received Config data
		// for any bit errors

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001218:	2300      	movs	r3, #0
 800121a:	77fb      	strb	r3, [r7, #31]
 800121c:	e010      	b.n	8001240 <rdcfg+0xcc>
		{
			r_config[current_ic][current_byte] = rx_data[current_byte + (current_ic*BYTES_IN_REG)];
 800121e:	7ffa      	ldrb	r2, [r7, #31]
 8001220:	7fbb      	ldrb	r3, [r7, #30]
 8001222:	7f39      	ldrb	r1, [r7, #28]
 8001224:	fb01 f303 	mul.w	r3, r1, r3
 8001228:	18d1      	adds	r1, r2, r3
 800122a:	7fbb      	ldrb	r3, [r7, #30]
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	441a      	add	r2, r3
 8001232:	7ffb      	ldrb	r3, [r7, #31]
 8001234:	6938      	ldr	r0, [r7, #16]
 8001236:	5c41      	ldrb	r1, [r0, r1]
 8001238:	54d1      	strb	r1, [r2, r3]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800123a:	7ffb      	ldrb	r3, [r7, #31]
 800123c:	3301      	adds	r3, #1
 800123e:	77fb      	strb	r3, [r7, #31]
 8001240:	7ffa      	ldrb	r2, [r7, #31]
 8001242:	7f3b      	ldrb	r3, [r7, #28]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3ea      	bcc.n	800121e <rdcfg+0xaa>
		}

		received_pec = (r_config[current_ic][6]<<8) + r_config[current_ic][7];
 8001248:	7fbb      	ldrb	r3, [r7, #30]
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	4413      	add	r3, r2
 8001250:	799b      	ldrb	r3, [r3, #6]
 8001252:	b29b      	uxth	r3, r3
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b29a      	uxth	r2, r3
 8001258:	7fbb      	ldrb	r3, [r7, #30]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	6839      	ldr	r1, [r7, #0]
 800125e:	440b      	add	r3, r1
 8001260:	79db      	ldrb	r3, [r3, #7]
 8001262:	b29b      	uxth	r3, r3
 8001264:	4413      	add	r3, r2
 8001266:	81fb      	strh	r3, [r7, #14]
		data_pec = pec15_calc(6, &r_config[current_ic][0]);
 8001268:	7fbb      	ldrb	r3, [r7, #30]
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	683a      	ldr	r2, [r7, #0]
 800126e:	4413      	add	r3, r2
 8001270:	4619      	mov	r1, r3
 8001272:	2006      	movs	r0, #6
 8001274:	f7ff feb4 	bl	8000fe0 <pec15_calc>
 8001278:	4603      	mov	r3, r0
 800127a:	81bb      	strh	r3, [r7, #12]
		if (received_pec != data_pec)
 800127c:	89fa      	ldrh	r2, [r7, #14]
 800127e:	89bb      	ldrh	r3, [r7, #12]
 8001280:	429a      	cmp	r2, r3
 8001282:	d001      	beq.n	8001288 <rdcfg+0x114>
		{
			pec_error = -1;
 8001284:	23ff      	movs	r3, #255	; 0xff
 8001286:	777b      	strb	r3, [r7, #29]
	for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++)
 8001288:	7fbb      	ldrb	r3, [r7, #30]
 800128a:	3301      	adds	r3, #1
 800128c:	77bb      	strb	r3, [r7, #30]
 800128e:	7fba      	ldrb	r2, [r7, #30]
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	429a      	cmp	r2, r3
 8001294:	d3c0      	bcc.n	8001218 <rdcfg+0xa4>
	}

#if DYNAMIC_MEM
	free(rx_data);
#endif
	return(pec_error);
 8001296:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800129a:	46b5      	mov	sp, r6
}
 800129c:	4618      	mov	r0, r3
 800129e:	3724      	adds	r7, #36	; 0x24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080012a6 <wrcfgb>:

void wrcfgb(uint8_t total_ic,
				   uint8_t config[][6]
				  ){
 80012a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012aa:	b089      	sub	sp, #36	; 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	466b      	mov	r3, sp
 80012b6:	461e      	mov	r6, r3
	const uint8_t BYTES_IN_REG = 6;
 80012b8:	2306      	movs	r3, #6
 80012ba:	773b      	strb	r3, [r7, #28]
		const uint8_t CMD_LEN = 4 + (8 * total_ic);
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	3304      	adds	r3, #4
 80012c4:	76fb      	strb	r3, [r7, #27]

	#if DYNAMIC_MEM
		uint8_t *cmd;
		cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
	#else
		uint8_t cmd[CMD_LEN];
 80012c6:	7efb      	ldrb	r3, [r7, #27]
 80012c8:	3b01      	subs	r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	7efb      	ldrb	r3, [r7, #27]
 80012ce:	2200      	movs	r2, #0
 80012d0:	4698      	mov	r8, r3
 80012d2:	4691      	mov	r9, r2
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	f04f 0300 	mov.w	r3, #0
 80012dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80012e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80012e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80012e8:	7efb      	ldrb	r3, [r7, #27]
 80012ea:	2200      	movs	r2, #0
 80012ec:	461c      	mov	r4, r3
 80012ee:	4615      	mov	r5, r2
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	00eb      	lsls	r3, r5, #3
 80012fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012fe:	00e2      	lsls	r2, r4, #3
 8001300:	7efb      	ldrb	r3, [r7, #27]
 8001302:	3307      	adds	r3, #7
 8001304:	08db      	lsrs	r3, r3, #3
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	ebad 0d03 	sub.w	sp, sp, r3
 800130c:	466b      	mov	r3, sp
 800130e:	3300      	adds	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
	#endif

		cmd[0] = 0x00;
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
		cmd[1] = 0x24;
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	2224      	movs	r2, #36	; 0x24
 800131c:	705a      	strb	r2, [r3, #1]
		//pec15_calc(2, cmd);
		cmd[2] = (pec15_calc(2, cmd) >> 8) & 0xFF;
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	2002      	movs	r0, #2
 8001322:	f7ff fe5d 	bl	8000fe0 <pec15_calc>
 8001326:	4603      	mov	r3, r0
 8001328:	0a1b      	lsrs	r3, r3, #8
 800132a:	b29b      	uxth	r3, r3
 800132c:	b2da      	uxtb	r2, r3
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	709a      	strb	r2, [r3, #2]
		cmd[3] = (pec15_calc(2, cmd) >> 0) & 0xFF;
 8001332:	6939      	ldr	r1, [r7, #16]
 8001334:	2002      	movs	r0, #2
 8001336:	f7ff fe53 	bl	8000fe0 <pec15_calc>
 800133a:	4603      	mov	r3, r0
 800133c:	b2da      	uxtb	r2, r3
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	70da      	strb	r2, [r3, #3]

		cmd_index = 4;
 8001342:	2304      	movs	r3, #4
 8001344:	777b      	strb	r3, [r7, #29]
		for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	77bb      	strb	r3, [r7, #30]
 800134a:	e03c      	b.n	80013c6 <wrcfgb+0x120>
		{
			/* the last IC on the stack. The first configuration written is */
			/* received by the last IC in the daisy chain */

			for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	/* executes for each of the 6 bytes in the CFGR register */
 800134c:	2300      	movs	r3, #0
 800134e:	77fb      	strb	r3, [r7, #31]
 8001350:	e012      	b.n	8001378 <wrcfgb+0xd2>
			{
				/* current_byte is the byte counter */

				cmd[cmd_index] = config[current_ic-1][current_byte];					/* adding the config data to the array to be sent */
 8001352:	7fba      	ldrb	r2, [r7, #30]
 8001354:	4613      	mov	r3, r2
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	4413      	add	r3, r2
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	3b06      	subs	r3, #6
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	18d1      	adds	r1, r2, r3
 8001362:	7ffa      	ldrb	r2, [r7, #31]
 8001364:	7f7b      	ldrb	r3, [r7, #29]
 8001366:	5c89      	ldrb	r1, [r1, r2]
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	54d1      	strb	r1, [r2, r3]
				cmd_index = cmd_index + 1;
 800136c:	7f7b      	ldrb	r3, [r7, #29]
 800136e:	3301      	adds	r3, #1
 8001370:	777b      	strb	r3, [r7, #29]
			for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	/* executes for each of the 6 bytes in the CFGR register */
 8001372:	7ffb      	ldrb	r3, [r7, #31]
 8001374:	3301      	adds	r3, #1
 8001376:	77fb      	strb	r3, [r7, #31]
 8001378:	7ffa      	ldrb	r2, [r7, #31]
 800137a:	7f3b      	ldrb	r3, [r7, #28]
 800137c:	429a      	cmp	r2, r3
 800137e:	d3e8      	bcc.n	8001352 <wrcfgb+0xac>
			}
			cfg_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic-1][0]);		/* calculating the PEC for each ICs configuration register data */
 8001380:	7fba      	ldrb	r2, [r7, #30]
 8001382:	4613      	mov	r3, r2
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4413      	add	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	3b06      	subs	r3, #6
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	4413      	add	r3, r2
 8001390:	461a      	mov	r2, r3
 8001392:	7f3b      	ldrb	r3, [r7, #28]
 8001394:	4611      	mov	r1, r2
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fe22 	bl	8000fe0 <pec15_calc>
 800139c:	4603      	mov	r3, r0
 800139e:	81fb      	strh	r3, [r7, #14]
			cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 80013a0:	89fb      	ldrh	r3, [r7, #14]
 80013a2:	0a1b      	lsrs	r3, r3, #8
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	7f7b      	ldrb	r3, [r7, #29]
 80013a8:	b2d1      	uxtb	r1, r2
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	54d1      	strb	r1, [r2, r3]
			cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 80013ae:	7f7b      	ldrb	r3, [r7, #29]
 80013b0:	3301      	adds	r3, #1
 80013b2:	89fa      	ldrh	r2, [r7, #14]
 80013b4:	b2d1      	uxtb	r1, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	54d1      	strb	r1, [r2, r3]
			cmd_index = cmd_index + 2;
 80013ba:	7f7b      	ldrb	r3, [r7, #29]
 80013bc:	3302      	adds	r3, #2
 80013be:	777b      	strb	r3, [r7, #29]
		for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)
 80013c0:	7fbb      	ldrb	r3, [r7, #30]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	77bb      	strb	r3, [r7, #30]
 80013c6:	7fbb      	ldrb	r3, [r7, #30]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1bf      	bne.n	800134c <wrcfgb+0xa6>
		}

		uint8_t rx_data;

		WakeIdle();
 80013cc:	f7ff fd82 	bl	8000ed4 <WakeIdle>
		spi_write_then_read_array_ltc(CMD_LEN, cmd, 0, &rx_data);
 80013d0:	7ef8      	ldrb	r0, [r7, #27]
 80013d2:	f107 030d 	add.w	r3, r7, #13
 80013d6:	2200      	movs	r2, #0
 80013d8:	6939      	ldr	r1, [r7, #16]
 80013da:	f000 ffd1 	bl	8002380 <spi_write_then_read_array_ltc>
 80013de:	46b5      	mov	sp, r6
#if DYNAMIC_MEM
	free(cmd);
#endif

}
 80013e0:	bf00      	nop
 80013e2:	3724      	adds	r7, #36	; 0x24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080013ea <rdcfgb>:

int8_t rdcfgb(uint8_t total_ic,
                     uint8_t r_config[][8]
                    )
{
 80013ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013ee:	b089      	sub	sp, #36	; 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	466b      	mov	r3, sp
 80013fa:	461e      	mov	r6, r3
	const uint8_t BYTES_IN_REG = 8;
 80013fc:	2308      	movs	r3, #8
 80013fe:	773b      	strb	r3, [r7, #28]

	uint8_t cmd[4];
	int8_t pec_error = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	777b      	strb	r3, [r7, #29]

#if DYNAMIC_MEM
	uint8_t *rx_data;
	rx_data = (uint8_t *) malloc((8*total_ic)*sizeof(uint8_t));
#else
	const uint8_t max_ic = 12;
 8001404:	230c      	movs	r3, #12
 8001406:	76fb      	strb	r3, [r7, #27]
	uint8_t rx_data[8 * max_ic];
 8001408:	7efb      	ldrb	r3, [r7, #27]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	3b01      	subs	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	7efb      	ldrb	r3, [r7, #27]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	461a      	mov	r2, r3
 8001416:	2300      	movs	r3, #0
 8001418:	4690      	mov	r8, r2
 800141a:	4699      	mov	r9, r3
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	f04f 0300 	mov.w	r3, #0
 8001424:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001428:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800142c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001430:	7efb      	ldrb	r3, [r7, #27]
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	461a      	mov	r2, r3
 8001436:	2300      	movs	r3, #0
 8001438:	4614      	mov	r4, r2
 800143a:	461d      	mov	r5, r3
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	00eb      	lsls	r3, r5, #3
 8001446:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800144a:	00e2      	lsls	r2, r4, #3
 800144c:	7efb      	ldrb	r3, [r7, #27]
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	3307      	adds	r3, #7
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	ebad 0d03 	sub.w	sp, sp, r3
 800145a:	466b      	mov	r3, sp
 800145c:	3300      	adds	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
#endif

	cmd[0] = 0x00;
 8001460:	2300      	movs	r3, #0
 8001462:	723b      	strb	r3, [r7, #8]
	cmd[1] = 0x26;
 8001464:	2326      	movs	r3, #38	; 0x26
 8001466:	727b      	strb	r3, [r7, #9]
	cmd[2] = (pec15_calc(2, cmd) >> 8) & 0xFF;
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	4619      	mov	r1, r3
 800146e:	2002      	movs	r0, #2
 8001470:	f7ff fdb6 	bl	8000fe0 <pec15_calc>
 8001474:	4603      	mov	r3, r0
 8001476:	0a1b      	lsrs	r3, r3, #8
 8001478:	b29b      	uxth	r3, r3
 800147a:	b2db      	uxtb	r3, r3
 800147c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (pec15_calc(2, cmd) >> 0) & 0xFF;
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	4619      	mov	r1, r3
 8001484:	2002      	movs	r0, #2
 8001486:	f7ff fdab 	bl	8000fe0 <pec15_calc>
 800148a:	4603      	mov	r3, r0
 800148c:	b2db      	uxtb	r3, r3
 800148e:	72fb      	strb	r3, [r7, #11]

	WakeIdle();
 8001490:	f7ff fd20 	bl	8000ed4 <WakeIdle>
	spi_write_then_read_array_ltc(4, cmd, (BYTES_IN_REG*total_ic), rx_data);
 8001494:	7f3b      	ldrb	r3, [r7, #28]
 8001496:	79fa      	ldrb	r2, [r7, #7]
 8001498:	fb03 f202 	mul.w	r2, r3, r2
 800149c:	f107 0108 	add.w	r1, r7, #8
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	2004      	movs	r0, #4
 80014a4:	f000 ff6c 	bl	8002380 <spi_write_then_read_array_ltc>

	for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	77bb      	strb	r3, [r7, #30]
 80014ac:	e03a      	b.n	8001524 <rdcfgb+0x13a>
		{
			// executes for each LTC6804 in the daisy chain and packs the data
			// into the r_config array as well as check the received Config data
			// for any bit errors

			for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	77fb      	strb	r3, [r7, #31]
 80014b2:	e010      	b.n	80014d6 <rdcfgb+0xec>
			{
				r_config[current_ic][current_byte] = rx_data[current_byte + (current_ic*BYTES_IN_REG)];
 80014b4:	7ffa      	ldrb	r2, [r7, #31]
 80014b6:	7fbb      	ldrb	r3, [r7, #30]
 80014b8:	7f39      	ldrb	r1, [r7, #28]
 80014ba:	fb01 f303 	mul.w	r3, r1, r3
 80014be:	18d1      	adds	r1, r2, r3
 80014c0:	7fbb      	ldrb	r3, [r7, #30]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	441a      	add	r2, r3
 80014c8:	7ffb      	ldrb	r3, [r7, #31]
 80014ca:	6938      	ldr	r0, [r7, #16]
 80014cc:	5c41      	ldrb	r1, [r0, r1]
 80014ce:	54d1      	strb	r1, [r2, r3]
			for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80014d0:	7ffb      	ldrb	r3, [r7, #31]
 80014d2:	3301      	adds	r3, #1
 80014d4:	77fb      	strb	r3, [r7, #31]
 80014d6:	7ffa      	ldrb	r2, [r7, #31]
 80014d8:	7f3b      	ldrb	r3, [r7, #28]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d3ea      	bcc.n	80014b4 <rdcfgb+0xca>
			}

			received_pec = (r_config[current_ic][6]<<8) + r_config[current_ic][7];
 80014de:	7fbb      	ldrb	r3, [r7, #30]
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	4413      	add	r3, r2
 80014e6:	799b      	ldrb	r3, [r3, #6]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	021b      	lsls	r3, r3, #8
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	7fbb      	ldrb	r3, [r7, #30]
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	6839      	ldr	r1, [r7, #0]
 80014f4:	440b      	add	r3, r1
 80014f6:	79db      	ldrb	r3, [r3, #7]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	4413      	add	r3, r2
 80014fc:	81fb      	strh	r3, [r7, #14]
			data_pec = pec15_calc(6, &r_config[current_ic][0]);
 80014fe:	7fbb      	ldrb	r3, [r7, #30]
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	4413      	add	r3, r2
 8001506:	4619      	mov	r1, r3
 8001508:	2006      	movs	r0, #6
 800150a:	f7ff fd69 	bl	8000fe0 <pec15_calc>
 800150e:	4603      	mov	r3, r0
 8001510:	81bb      	strh	r3, [r7, #12]
			if (received_pec != data_pec)
 8001512:	89fa      	ldrh	r2, [r7, #14]
 8001514:	89bb      	ldrh	r3, [r7, #12]
 8001516:	429a      	cmp	r2, r3
 8001518:	d001      	beq.n	800151e <rdcfgb+0x134>
			{
				pec_error = -1;
 800151a:	23ff      	movs	r3, #255	; 0xff
 800151c:	777b      	strb	r3, [r7, #29]
	for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++)
 800151e:	7fbb      	ldrb	r3, [r7, #30]
 8001520:	3301      	adds	r3, #1
 8001522:	77bb      	strb	r3, [r7, #30]
 8001524:	7fba      	ldrb	r2, [r7, #30]
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	429a      	cmp	r2, r3
 800152a:	d3c0      	bcc.n	80014ae <rdcfgb+0xc4>
		}

	#if DYNAMIC_MEM
		free(rx_data);
	#endif
		return(pec_error);
 800152c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001530:	46b5      	mov	sp, r6

}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800153c <rdcv>:

uint8_t rdcv(uint8_t reg,				// Controls which cell voltage register is read back.
                     uint8_t total_ic,			// the number of ICs in the system
                     cell_data_t cell_codes[][18]	// Array of the parsed cell codes
                    )
{
 800153c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001540:	b08b      	sub	sp, #44	; 0x2c
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	603a      	str	r2, [r7, #0]
 8001548:	71fb      	strb	r3, [r7, #7]
 800154a:	460b      	mov	r3, r1
 800154c:	71bb      	strb	r3, [r7, #6]
 800154e:	466b      	mov	r3, sp
 8001550:	461e      	mov	r6, r3

	const uint8_t NUM_RX_BYT = 8;
 8001552:	2308      	movs	r3, #8
 8001554:	f887 3020 	strb.w	r3, [r7, #32]
	const uint8_t BYT_IN_REG = 6;
 8001558:	2306      	movs	r3, #6
 800155a:	77fb      	strb	r3, [r7, #31]
	const uint8_t CELL_IN_REG = 3;
 800155c:	2303      	movs	r3, #3
 800155e:	77bb      	strb	r3, [r7, #30]

	uint8_t pec_error = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter=0;	//data counter
 8001566:	2300      	movs	r3, #0
 8001568:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if DYNAMIC_MEM
	uint8_t *cell_data;
	cell_data = (uint8_t *)malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
#else
	const uint8_t max_ic = 18;
 800156c:	2312      	movs	r3, #18
 800156e:	777b      	strb	r3, [r7, #29]
	uint8_t cell_data[NUM_RX_BYT * max_ic];
 8001570:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001574:	7f7a      	ldrb	r2, [r7, #29]
 8001576:	fb02 f303 	mul.w	r3, r2, r3
 800157a:	3b01      	subs	r3, #1
 800157c:	61bb      	str	r3, [r7, #24]
 800157e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001582:	7f7a      	ldrb	r2, [r7, #29]
 8001584:	fb02 f303 	mul.w	r3, r2, r3
 8001588:	461a      	mov	r2, r3
 800158a:	2300      	movs	r3, #0
 800158c:	4690      	mov	r8, r2
 800158e:	4699      	mov	r9, r3
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 0300 	mov.w	r3, #0
 8001598:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800159c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80015a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015a8:	7f7a      	ldrb	r2, [r7, #29]
 80015aa:	fb02 f303 	mul.w	r3, r2, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	2300      	movs	r3, #0
 80015b2:	4614      	mov	r4, r2
 80015b4:	461d      	mov	r5, r3
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	00eb      	lsls	r3, r5, #3
 80015c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015c4:	00e2      	lsls	r2, r4, #3
 80015c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ca:	7f7a      	ldrb	r2, [r7, #29]
 80015cc:	fb02 f303 	mul.w	r3, r2, r3
 80015d0:	3307      	adds	r3, #7
 80015d2:	08db      	lsrs	r3, r3, #3
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	ebad 0d03 	sub.w	sp, sp, r3
 80015da:	466b      	mov	r3, sp
 80015dc:	3300      	adds	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
#endif


	if (reg == 0)
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f040 8088 	bne.w	80016f8 <rdcv+0x1bc>
	{
		for (uint8_t cell_reg = 1; cell_reg<7; cell_reg++)                    //executes once for each of the LTC6804 cell voltage registers/ LTC6813 changed cell_reg<5 to cell_reg<7
 80015e8:	2301      	movs	r3, #1
 80015ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80015ee:	e07d      	b.n	80016ec <rdcv+0x1b0>
		{
			data_counter = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			rdcv_reg(cell_reg, total_ic,cell_data );				 //Reads a single Cell voltage register
 80015f6:	79b9      	ldrb	r1, [r7, #6]
 80015f8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f8f6 	bl	80017f0 <rdcv_reg>

			for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)      // executes for every LTC6804 in the daisy chain
 8001604:	2300      	movs	r3, #0
 8001606:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800160a:	e065      	b.n	80016d8 <rdcv+0x19c>
			{
				// current_ic is used as the IC counter

				for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++)  // This loop parses the read back data into cell voltages, it
 800160c:	2300      	movs	r3, #0
 800160e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001612:	e02d      	b.n	8001670 <rdcv+0x134>
				{
					// loops once for each of the 3 cell voltage codes in the register

					parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each cell code is received as two bytes and is combined to
 8001614:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	5cd3      	ldrb	r3, [r2, r3]
 800161c:	b29a      	uxth	r2, r3
 800161e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001622:	3301      	adds	r3, #1
 8001624:	6979      	ldr	r1, [r7, #20]
 8001626:	5ccb      	ldrb	r3, [r1, r3]
 8001628:	b29b      	uxth	r3, r3
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	b29b      	uxth	r3, r3
 800162e:	4413      	add	r3, r2
 8001630:	81fb      	strh	r3, [r7, #14]
					// create the parsed cell voltage code
					//cell_codes[current_ic][current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
					cell_codes[current_ic][current_cell  + ((cell_reg - 1) * CELL_IN_REG)].voltage = parsed_cell;
 8001632:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001636:	4613      	mov	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	4413      	add	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	461a      	mov	r2, r3
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	4413      	add	r3, r2
 8001644:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8001648:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800164c:	3a01      	subs	r2, #1
 800164e:	7fb8      	ldrb	r0, [r7, #30]
 8001650:	fb00 f202 	mul.w	r2, r0, r2
 8001654:	440a      	add	r2, r1
 8001656:	89f9      	ldrh	r1, [r7, #14]
 8001658:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					data_counter = data_counter + 2;                       //Because cell voltage codes are two bytes the data counter
 800165c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001660:	3302      	adds	r3, #2
 8001662:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++)  // This loop parses the read back data into cell voltages, it
 8001666:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800166a:	3301      	adds	r3, #1
 800166c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001670:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001674:	7fbb      	ldrb	r3, [r7, #30]
 8001676:	429a      	cmp	r2, r3
 8001678:	d3cc      	bcc.n	8001614 <rdcv+0xd8>
					//must increment by two for each parsed cell code
				}
				received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 800167a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	5cd3      	ldrb	r3, [r2, r3]
 8001682:	b29b      	uxth	r3, r3
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b29a      	uxth	r2, r3
 8001688:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800168c:	3301      	adds	r3, #1
 800168e:	6979      	ldr	r1, [r7, #20]
 8001690:	5ccb      	ldrb	r3, [r1, r3]
 8001692:	b29b      	uxth	r3, r3
 8001694:	4413      	add	r3, r2
 8001696:	827b      	strh	r3, [r7, #18]
				//after the 6 cell voltage data bytes
				data_pec = pec15_calc(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 8001698:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800169c:	f897 2020 	ldrb.w	r2, [r7, #32]
 80016a0:	fb02 f303 	mul.w	r3, r2, r3
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	441a      	add	r2, r3
 80016a8:	7ffb      	ldrb	r3, [r7, #31]
 80016aa:	4611      	mov	r1, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fc97 	bl	8000fe0 <pec15_calc>
 80016b2:	4603      	mov	r3, r0
 80016b4:	823b      	strh	r3, [r7, #16]
				if (received_pec != data_pec)
 80016b6:	8a7a      	ldrh	r2, [r7, #18]
 80016b8:	8a3b      	ldrh	r3, [r7, #16]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d002      	beq.n	80016c4 <rdcv+0x188>
				{
					pec_error = -1;                             //The pec_error variable is simply set negative if any PEC errors
 80016be:	23ff      	movs	r3, #255	; 0xff
 80016c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					//are detected in the serial data
				}
			data_counter=data_counter+2;                        //Because the transmitted PEC code is 2 bytes long the data_counter
 80016c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016c8:	3302      	adds	r3, #2
 80016ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)      // executes for every LTC6804 in the daisy chain
 80016ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016d2:	3301      	adds	r3, #1
 80016d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80016d8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016dc:	79bb      	ldrb	r3, [r7, #6]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d394      	bcc.n	800160c <rdcv+0xd0>
		for (uint8_t cell_reg = 1; cell_reg<7; cell_reg++)                    //executes once for each of the LTC6804 cell voltage registers/ LTC6813 changed cell_reg<5 to cell_reg<7
 80016e2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016e6:	3301      	adds	r3, #1
 80016e8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80016ec:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	f67f af7d 	bls.w	80015f0 <rdcv+0xb4>
 80016f6:	e073      	b.n	80017e0 <rdcv+0x2a4>
		}
	}

	else
	{
		rdcv_reg(reg, total_ic,cell_data);
 80016f8:	79b9      	ldrb	r1, [r7, #6]
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f876 	bl	80017f0 <rdcv_reg>
		for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)        // executes for every LTC6804 in the daisy chain
 8001704:	2300      	movs	r3, #0
 8001706:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800170a:	e064      	b.n	80017d6 <rdcv+0x29a>
		{
			// current_ic is used as the IC counter
			for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)  // This loop parses the read back data into cell voltages, it
 800170c:	2300      	movs	r3, #0
 800170e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001712:	e02c      	b.n	800176e <rdcv+0x232>
			{
				// loops once for each of the 3 cell voltage codes in the register

				parsed_cell = cell_data[data_counter] + (cell_data[data_counter+1]<<8); //Each cell code is received as two bytes and is combined to
 8001714:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	b29a      	uxth	r2, r3
 800171e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001722:	3301      	adds	r3, #1
 8001724:	6979      	ldr	r1, [r7, #20]
 8001726:	5ccb      	ldrb	r3, [r1, r3]
 8001728:	b29b      	uxth	r3, r3
 800172a:	021b      	lsls	r3, r3, #8
 800172c:	b29b      	uxth	r3, r3
 800172e:	4413      	add	r3, r2
 8001730:	81fb      	strh	r3, [r7, #14]
				// create the parsed cell voltage code

				//cell_codes[current_ic][current_cell + ((reg - 1) * CELL_IN_REG)] = 0x0000FFFF & parsed_cell;
				cell_codes[current_ic][current_cell + ((reg - 1) * CELL_IN_REG)].voltage = 0x0000FFFF & parsed_cell;
 8001732:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001736:	4613      	mov	r3, r2
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4413      	add	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	461a      	mov	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	4413      	add	r3, r2
 8001744:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8001748:	79fa      	ldrb	r2, [r7, #7]
 800174a:	3a01      	subs	r2, #1
 800174c:	7fb8      	ldrb	r0, [r7, #30]
 800174e:	fb00 f202 	mul.w	r2, r0, r2
 8001752:	440a      	add	r2, r1
 8001754:	89f9      	ldrh	r1, [r7, #14]
 8001756:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				data_counter= data_counter + 2;                       //Because cell voltage codes are two bytes the data counter
 800175a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800175e:	3302      	adds	r3, #2
 8001760:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)  // This loop parses the read back data into cell voltages, it
 8001764:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001768:	3301      	adds	r3, #1
 800176a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800176e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001772:	7fbb      	ldrb	r3, [r7, #30]
 8001774:	429a      	cmp	r2, r3
 8001776:	d3cd      	bcc.n	8001714 <rdcv+0x1d8>
				//must increment by two for each parsed cell code
			}
			received_pec = (cell_data[data_counter] << 8 )+ cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8001778:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	5cd3      	ldrb	r3, [r2, r3]
 8001780:	b29b      	uxth	r3, r3
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	b29a      	uxth	r2, r3
 8001786:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800178a:	3301      	adds	r3, #1
 800178c:	6979      	ldr	r1, [r7, #20]
 800178e:	5ccb      	ldrb	r3, [r1, r3]
 8001790:	b29b      	uxth	r3, r3
 8001792:	4413      	add	r3, r2
 8001794:	827b      	strh	r3, [r7, #18]
			//after the 6 cell voltage data bytes
			data_pec = pec15_calc(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 8001796:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800179a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800179e:	fb02 f303 	mul.w	r3, r2, r3
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	441a      	add	r2, r3
 80017a6:	7ffb      	ldrb	r3, [r7, #31]
 80017a8:	4611      	mov	r1, r2
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fc18 	bl	8000fe0 <pec15_calc>
 80017b0:	4603      	mov	r3, r0
 80017b2:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 80017b4:	8a7a      	ldrh	r2, [r7, #18]
 80017b6:	8a3b      	ldrh	r3, [r7, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d002      	beq.n	80017c2 <rdcv+0x286>
			{
				pec_error = -1;                             //The pec_error variable is simply set negative if any PEC errors
 80017bc:	23ff      	movs	r3, #255	; 0xff
 80017be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				//are detected in the serial data
			}
			data_counter= data_counter + 2;                       //Because the transmitted PEC code is 2 bytes long the data_counter
 80017c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017c6:	3302      	adds	r3, #2
 80017c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)        // executes for every LTC6804 in the daisy chain
 80017cc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80017d0:	3301      	adds	r3, #1
 80017d2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80017d6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80017da:	79bb      	ldrb	r3, [r7, #6]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d395      	bcc.n	800170c <rdcv+0x1d0>
		}
	}
#if DYNAMIC_MEM
	free(cell_data);
#endif
	return(pec_error);
 80017e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017e4:	46b5      	mov	sp, r6
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	372c      	adds	r7, #44	; 0x2c
 80017ea:	46bd      	mov	sp, r7
 80017ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080017f0 <rdcv_reg>:
*/
void rdcv_reg(uint8_t reg,			//Determines which cell voltage register is read back
                      uint8_t total_ic,		//the number of ICs in the
                      uint8_t *data			//An array of the unparsed cell codes
                     )
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	603a      	str	r2, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	460b      	mov	r3, r1
 80017fe:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; //number of bytes in each ICs register + 2 bytes for the PEC
 8001800:	2308      	movs	r3, #8
 8001802:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d104      	bne.n	8001814 <rdcv_reg+0x24>
	{
		cmd[1] = 0x04;
 800180a:	2304      	movs	r3, #4
 800180c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800180e:	2300      	movs	r3, #0
 8001810:	723b      	strb	r3, [r7, #8]
 8001812:	e026      	b.n	8001862 <rdcv_reg+0x72>
	}
	else if (reg == 2)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d104      	bne.n	8001824 <rdcv_reg+0x34>
	{
		cmd[1] = 0x06;
 800181a:	2306      	movs	r3, #6
 800181c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800181e:	2300      	movs	r3, #0
 8001820:	723b      	strb	r3, [r7, #8]
 8001822:	e01e      	b.n	8001862 <rdcv_reg+0x72>
	}
	else if (reg == 3)
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d104      	bne.n	8001834 <rdcv_reg+0x44>
	{
		cmd[1] = 0x08;
 800182a:	2308      	movs	r3, #8
 800182c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800182e:	2300      	movs	r3, #0
 8001830:	723b      	strb	r3, [r7, #8]
 8001832:	e016      	b.n	8001862 <rdcv_reg+0x72>
	}
	else if (reg == 4)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	2b04      	cmp	r3, #4
 8001838:	d104      	bne.n	8001844 <rdcv_reg+0x54>
	{
		cmd[1] = 0x0A;
 800183a:	230a      	movs	r3, #10
 800183c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800183e:	2300      	movs	r3, #0
 8001840:	723b      	strb	r3, [r7, #8]
 8001842:	e00e      	b.n	8001862 <rdcv_reg+0x72>
	}
	else if (reg == 5) // LTC6813 - Cell register E
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	2b05      	cmp	r3, #5
 8001848:	d104      	bne.n	8001854 <rdcv_reg+0x64>
	{
		cmd[1] = 0x09;
 800184a:	2309      	movs	r3, #9
 800184c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800184e:	2300      	movs	r3, #0
 8001850:	723b      	strb	r3, [r7, #8]
 8001852:	e006      	b.n	8001862 <rdcv_reg+0x72>
	}
	else if (reg == 6) // LTC6813 - Cell register F
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	2b06      	cmp	r3, #6
 8001858:	d103      	bne.n	8001862 <rdcv_reg+0x72>
	{
		cmd[1] = 0x0B;
 800185a:	230b      	movs	r3, #11
 800185c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800185e:	2300      	movs	r3, #0
 8001860:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 8001862:	f107 0308 	add.w	r3, r7, #8
 8001866:	4619      	mov	r1, r3
 8001868:	2002      	movs	r0, #2
 800186a:	f7ff fbb9 	bl	8000fe0 <pec15_calc>
 800186e:	4603      	mov	r3, r0
 8001870:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001872:	89bb      	ldrh	r3, [r7, #12]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	b29b      	uxth	r3, r3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 800187c:	89bb      	ldrh	r3, [r7, #12]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	72fb      	strb	r3, [r7, #11]

	WakeIdle();
 8001882:	f7ff fb27 	bl	8000ed4 <WakeIdle>
	WakeIdle();
 8001886:	f7ff fb25 	bl	8000ed4 <WakeIdle>
	spi_write_then_read_array_ltc(4, cmd, (REG_LEN*total_ic), data);
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	79ba      	ldrb	r2, [r7, #6]
 800188e:	fb03 f202 	mul.w	r2, r3, r2
 8001892:	f107 0108 	add.w	r1, r7, #8
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	2004      	movs	r0, #4
 800189a:	f000 fd71 	bl	8002380 <spi_write_then_read_array_ltc>
}
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <rdaux>:
*/
int8_t rdaux(uint8_t reg,				//Determines which GPIO voltage register is read back.
                     uint8_t total_ic,			//the number of ICs in the system
                     temp_data_t aux_codes[][GPIO_NUM]	//A two dimensional array of the gpio voltage codes.
                    )
{
 80018a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018aa:	b08d      	sub	sp, #52	; 0x34
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	603a      	str	r2, [r7, #0]
 80018b2:	71fb      	strb	r3, [r7, #7]
 80018b4:	460b      	mov	r3, r1
 80018b6:	71bb      	strb	r3, [r7, #6]
 80018b8:	466b      	mov	r3, sp
 80018ba:	461e      	mov	r6, r3
	const uint8_t NUM_RX_BYT = 8;
 80018bc:	2308      	movs	r3, #8
 80018be:	77fb      	strb	r3, [r7, #31]
	const uint8_t BYT_IN_REG = 6;
 80018c0:	2306      	movs	r3, #6
 80018c2:	77bb      	strb	r3, [r7, #30]
	const uint8_t GPIO_IN_REG = 3;
 80018c4:	2303      	movs	r3, #3
 80018c6:	777b      	strb	r3, [r7, #29]

	uint8_t data_counter = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	int8_t pec_error = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint16_t data_pec;
#if DYNAMIC_MEM
	uint8_t *data;
	data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
#else
	const uint8_t max_ic = 12;
 80018d4:	230c      	movs	r3, #12
 80018d6:	773b      	strb	r3, [r7, #28]
	uint8_t data[NUM_RX_BYT * max_ic];
 80018d8:	7ffb      	ldrb	r3, [r7, #31]
 80018da:	7f3a      	ldrb	r2, [r7, #28]
 80018dc:	fb02 f303 	mul.w	r3, r2, r3
 80018e0:	3b01      	subs	r3, #1
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	7ffb      	ldrb	r3, [r7, #31]
 80018e6:	7f3a      	ldrb	r2, [r7, #28]
 80018e8:	fb02 f303 	mul.w	r3, r2, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	2300      	movs	r3, #0
 80018f0:	4690      	mov	r8, r2
 80018f2:	4699      	mov	r9, r3
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001900:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001904:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001908:	7ffb      	ldrb	r3, [r7, #31]
 800190a:	7f3a      	ldrb	r2, [r7, #28]
 800190c:	fb02 f303 	mul.w	r3, r2, r3
 8001910:	461a      	mov	r2, r3
 8001912:	2300      	movs	r3, #0
 8001914:	4614      	mov	r4, r2
 8001916:	461d      	mov	r5, r3
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	00eb      	lsls	r3, r5, #3
 8001922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001926:	00e2      	lsls	r2, r4, #3
 8001928:	7ffb      	ldrb	r3, [r7, #31]
 800192a:	7f3a      	ldrb	r2, [r7, #28]
 800192c:	fb02 f303 	mul.w	r3, r2, r3
 8001930:	3307      	adds	r3, #7
 8001932:	08db      	lsrs	r3, r3, #3
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	ebad 0d03 	sub.w	sp, sp, r3
 800193a:	466b      	mov	r3, sp
 800193c:	3300      	adds	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
#endif

	if (reg == 0)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f040 8087 	bne.w	8001a56 <rdaux+0x1b0>
	{
		for (uint8_t gpio_reg = 1; gpio_reg<5; gpio_reg++)                //executes once for each of the LTC6804 aux voltage registers
 8001948:	2301      	movs	r3, #1
 800194a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800194e:	e07c      	b.n	8001a4a <rdaux+0x1a4>
		{
			data_counter = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			rdaux_reg(gpio_reg, total_ic,data);                 //Reads the raw auxiliary register data into the data[] array
 8001956:	79b9      	ldrb	r1, [r7, #6]
 8001958:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f8fa 	bl	8001b58 <rdaux_reg>

			for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)      // executes for every LTC6804 in the daisy chain
 8001964:	2300      	movs	r3, #0
 8001966:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800196a:	e064      	b.n	8001a36 <rdaux+0x190>
			{
				// current_ic is used as the IC counter

				for (uint8_t current_gpio = 0; current_gpio< GPIO_IN_REG; current_gpio++) // This loop parses the read back data into GPIO voltages, it
 800196c:	2300      	movs	r3, #0
 800196e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001972:	e02d      	b.n	80019d0 <rdaux+0x12a>
				{
					// loops once for each of the 3 gpio voltage codes in the register

					parsed_aux = data[data_counter] + (data[data_counter+1]<<8);              //Each gpio codes is received as two bytes and is combined to
 8001974:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	5cd3      	ldrb	r3, [r2, r3]
 800197c:	b29a      	uxth	r2, r3
 800197e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001982:	3301      	adds	r3, #1
 8001984:	6979      	ldr	r1, [r7, #20]
 8001986:	5ccb      	ldrb	r3, [r1, r3]
 8001988:	b29b      	uxth	r3, r3
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	b29b      	uxth	r3, r3
 800198e:	4413      	add	r3, r2
 8001990:	81fb      	strh	r3, [r7, #14]
					// create the parsed gpio voltage code

					//aux_codes[current_ic][current_gpio +((gpio_reg-1)*GPIO_IN_REG)] = parsed_aux;
					aux_codes[current_ic][current_gpio +((gpio_reg-1)*GPIO_IN_REG)].raw = parsed_aux;
 8001992:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001996:	4613      	mov	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	011b      	lsls	r3, r3, #4
 800199e:	461a      	mov	r2, r3
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 80019a8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80019ac:	3a01      	subs	r2, #1
 80019ae:	7f78      	ldrb	r0, [r7, #29]
 80019b0:	fb00 f202 	mul.w	r2, r0, r2
 80019b4:	440a      	add	r2, r1
 80019b6:	89f9      	ldrh	r1, [r7, #14]
 80019b8:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
					data_counter=data_counter+2;                        //Because gpio voltage codes are two bytes the data counter
 80019bc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019c0:	3302      	adds	r3, #2
 80019c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				for (uint8_t current_gpio = 0; current_gpio< GPIO_IN_REG; current_gpio++) // This loop parses the read back data into GPIO voltages, it
 80019c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80019ca:	3301      	adds	r3, #1
 80019cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80019d0:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80019d4:	7f7b      	ldrb	r3, [r7, #29]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d3cc      	bcc.n	8001974 <rdaux+0xce>
					//must increment by two for each parsed gpio voltage code
				}
				received_pec = (data[data_counter]<<8)+ data[data_counter+1];          //The received PEC for the current_ic is transmitted as the 7th and 8th
 80019da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	5cd3      	ldrb	r3, [r2, r3]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019ec:	3301      	adds	r3, #1
 80019ee:	6979      	ldr	r1, [r7, #20]
 80019f0:	5ccb      	ldrb	r3, [r1, r3]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	827b      	strh	r3, [r7, #18]
				//after the 6 gpio voltage data bytes
				data_pec = pec15_calc(BYT_IN_REG, &data[current_ic*NUM_RX_BYT]);
 80019f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019fc:	7ffa      	ldrb	r2, [r7, #31]
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	441a      	add	r2, r3
 8001a06:	7fbb      	ldrb	r3, [r7, #30]
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fae8 	bl	8000fe0 <pec15_calc>
 8001a10:	4603      	mov	r3, r0
 8001a12:	823b      	strh	r3, [r7, #16]
				if (received_pec != data_pec)
 8001a14:	8a7a      	ldrh	r2, [r7, #18]
 8001a16:	8a3b      	ldrh	r3, [r7, #16]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d002      	beq.n	8001a22 <rdaux+0x17c>
				{
					pec_error = -1;                             //The pec_error variable is simply set negative if any PEC errors
 8001a1c:	23ff      	movs	r3, #255	; 0xff
 8001a1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					//are detected in the received serial data
				}

				data_counter=data_counter+2;                        //Because the transmitted PEC code is 2 bytes long the data_counter
 8001a22:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001a26:	3302      	adds	r3, #2
 8001a28:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++)      // executes for every LTC6804 in the daisy chain
 8001a2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a30:	3301      	adds	r3, #1
 8001a32:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001a36:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001a3a:	79bb      	ldrb	r3, [r7, #6]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d395      	bcc.n	800196c <rdaux+0xc6>
		for (uint8_t gpio_reg = 1; gpio_reg<5; gpio_reg++)                //executes once for each of the LTC6804 aux voltage registers
 8001a40:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001a44:	3301      	adds	r3, #1
 8001a46:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001a4a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	f67f af7e 	bls.w	8001950 <rdaux+0xaa>
 8001a54:	e067      	b.n	8001b26 <rdaux+0x280>
		}

	}
	else
	{
		rdaux_reg(reg, total_ic, data);
 8001a56:	79b9      	ldrb	r1, [r7, #6]
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f87b 	bl	8001b58 <rdaux_reg>
		for (int current_ic = 0 ; current_ic < total_ic; current_ic++)            // executes for every LTC6804 in the daisy chain
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
 8001a66:	e05a      	b.n	8001b1e <rdaux+0x278>
		{
			// current_ic is used as an IC counter

			for (int current_gpio = 0; current_gpio<GPIO_IN_REG; current_gpio++)    // This loop parses the read back data. Loops
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
 8001a6c:	e028      	b.n	8001ac0 <rdaux+0x21a>
			{
				// once for each aux voltage in the register

				parsed_aux = (data[data_counter] + (data[data_counter+1]<<8));        //Each gpio codes is received as two bytes and is combined to
 8001a6e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	5cd3      	ldrb	r3, [r2, r3]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	6979      	ldr	r1, [r7, #20]
 8001a80:	5ccb      	ldrb	r3, [r1, r3]
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	021b      	lsls	r3, r3, #8
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	4413      	add	r3, r2
 8001a8a:	81fb      	strh	r3, [r7, #14]
				// create the parsed gpio voltage code
				//aux_codes[current_ic][current_gpio +((reg-1)*GPIO_IN_REG)] = parsed_aux;
				aux_codes[current_ic][current_gpio +((reg-1)*GPIO_IN_REG)].raw = parsed_aux;
 8001a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a8e:	4613      	mov	r3, r2
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	4413      	add	r3, r2
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	461a      	mov	r2, r3
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	79fa      	ldrb	r2, [r7, #7]
 8001a9e:	3a01      	subs	r2, #1
 8001aa0:	7f79      	ldrb	r1, [r7, #29]
 8001aa2:	fb02 f101 	mul.w	r1, r2, r1
 8001aa6:	6a3a      	ldr	r2, [r7, #32]
 8001aa8:	440a      	add	r2, r1
 8001aaa:	89f9      	ldrh	r1, [r7, #14]
 8001aac:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
				data_counter=data_counter+2;                      //Because gpio voltage codes are two bytes the data counter
 8001ab0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001ab4:	3302      	adds	r3, #2
 8001ab6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			for (int current_gpio = 0; current_gpio<GPIO_IN_REG; current_gpio++)    // This loop parses the read back data. Loops
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	3301      	adds	r3, #1
 8001abe:	623b      	str	r3, [r7, #32]
 8001ac0:	7f7b      	ldrb	r3, [r7, #29]
 8001ac2:	6a3a      	ldr	r2, [r7, #32]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dbd2      	blt.n	8001a6e <rdaux+0x1c8>
				//must increment by two for each parsed gpio voltage code
			}
			received_pec = (data[data_counter]<<8) + data[data_counter+1];         //The received PEC for the current_ic is transmitted as the 7th and 8th
 8001ac8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	5cd3      	ldrb	r3, [r2, r3]
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	021b      	lsls	r3, r3, #8
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001ada:	3301      	adds	r3, #1
 8001adc:	6979      	ldr	r1, [r7, #20]
 8001ade:	5ccb      	ldrb	r3, [r1, r3]
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	827b      	strh	r3, [r7, #18]
			//after the 6 gpio voltage data bytes
			data_pec = pec15_calc(BYT_IN_REG, &data[current_ic*NUM_RX_BYT]);
 8001ae6:	7ffb      	ldrb	r3, [r7, #31]
 8001ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	441a      	add	r2, r3
 8001af2:	7fbb      	ldrb	r3, [r7, #30]
 8001af4:	4611      	mov	r1, r2
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff fa72 	bl	8000fe0 <pec15_calc>
 8001afc:	4603      	mov	r3, r0
 8001afe:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 8001b00:	8a7a      	ldrh	r2, [r7, #18]
 8001b02:	8a3b      	ldrh	r3, [r7, #16]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d002      	beq.n	8001b0e <rdaux+0x268>
			{
				pec_error = -1;                               //The pec_error variable is simply set negative if any PEC errors
 8001b08:	23ff      	movs	r3, #255	; 0xff
 8001b0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				//are detected in the received serial data
			}

			data_counter=data_counter+2;                        //Because the transmitted PEC code is 2 bytes long the data_counter
 8001b0e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001b12:	3302      	adds	r3, #2
 8001b14:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		for (int current_ic = 0 ; current_ic < total_ic; current_ic++)            // executes for every LTC6804 in the daisy chain
 8001b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1e:	79bb      	ldrb	r3, [r7, #6]
 8001b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dba0      	blt.n	8001a68 <rdaux+0x1c2>
	}

#if DYNAMIC_MEM
	free(data);
#endif
	return (pec_error);
 8001b26:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001b2a:	46b5      	mov	sp, r6
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3734      	adds	r7, #52	; 0x34
 8001b30:	46bd      	mov	sp, r7
 8001b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001b36 <adcv_delay>:

	free(data);
	return (pec_error);
}

adcv_delay(void){
 8001b36:	b580      	push	{r7, lr}
 8001b38:	af00      	add	r7, sp, #0
	delay_u(T_REFUP_MAX + T_CYCLE_FAST_MAX);
 8001b3a:	f241 50d1 	movw	r0, #5585	; 0x15d1
 8001b3e:	f000 fba7 	bl	8002290 <delay_u>
}
 8001b42:	bf00      	nop
 8001b44:	4618      	mov	r0, r3
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <adax_delay>:

void adax_delay(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
	delay_u(T_REFUP_MAX + T_CYCLE_FAST_MAX);
 8001b4c:	f241 50d1 	movw	r0, #5585	; 0x15d1
 8001b50:	f000 fb9e 	bl	8002290 <delay_u>

}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <rdaux_reg>:
*/
void rdaux_reg(uint8_t reg,			//Determines which GPIO voltage register is read back
                       uint8_t total_ic,	//The number of ICs in the system
                       uint8_t *data		//Array of the unparsed auxiliary codes
                      )
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	603a      	str	r2, [r7, #0]
 8001b62:	71fb      	strb	r3, [r7, #7]
 8001b64:	460b      	mov	r3, r1
 8001b66:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; // number of bytes in the register + 2 bytes for the PEC
 8001b68:	2308      	movs	r3, #8
 8001b6a:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d104      	bne.n	8001b7c <rdaux_reg+0x24>
	{
		cmd[1] = 0x0C;
 8001b72:	230c      	movs	r3, #12
 8001b74:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8001b76:	2300      	movs	r3, #0
 8001b78:	723b      	strb	r3, [r7, #8]
 8001b7a:	e01b      	b.n	8001bb4 <rdaux_reg+0x5c>
	}
	else if (reg == 2)  //Read back auxiliary group B
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d104      	bne.n	8001b8c <rdaux_reg+0x34>
	{
		cmd[1] = 0x0E;
 8001b82:	230e      	movs	r3, #14
 8001b84:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8001b86:	2300      	movs	r3, #0
 8001b88:	723b      	strb	r3, [r7, #8]
 8001b8a:	e013      	b.n	8001bb4 <rdaux_reg+0x5c>
	}
	else if (reg == 3)  //Read back auxiliary group C
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d104      	bne.n	8001b9c <rdaux_reg+0x44>
	{
		cmd[1] = 0x0D;
 8001b92:	230d      	movs	r3, #13
 8001b94:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8001b96:	2300      	movs	r3, #0
 8001b98:	723b      	strb	r3, [r7, #8]
 8001b9a:	e00b      	b.n	8001bb4 <rdaux_reg+0x5c>
	}
	else if (reg == 4)  //Read back auxiliary group D
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d104      	bne.n	8001bac <rdaux_reg+0x54>
	{
		cmd[1] = 0x0F;
 8001ba2:	230f      	movs	r3, #15
 8001ba4:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	723b      	strb	r3, [r7, #8]
 8001baa:	e003      	b.n	8001bb4 <rdaux_reg+0x5c>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 8001bac:	230c      	movs	r3, #12
 8001bae:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	4619      	mov	r1, r3
 8001bba:	2002      	movs	r0, #2
 8001bbc:	f7ff fa10 	bl	8000fe0 <pec15_calc>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001bc4:	89bb      	ldrh	r3, [r7, #12]
 8001bc6:	0a1b      	lsrs	r3, r3, #8
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8001bce:	89bb      	ldrh	r3, [r7, #12]
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	72fb      	strb	r3, [r7, #11]

	WakeIdle();
 8001bd4:	f7ff f97e 	bl	8000ed4 <WakeIdle>
	spi_write_then_read_array_ltc(4, cmd, (REG_LEN*total_ic), data);
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	79ba      	ldrb	r2, [r7, #6]
 8001bdc:	fb03 f202 	mul.w	r2, r3, r2
 8001be0:	f107 0108 	add.w	r1, r7, #8
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	2004      	movs	r0, #4
 8001be8:	f000 fbca 	bl	8002380 <spi_write_then_read_array_ltc>
}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <adcv>:

/*!
	\brief Starts cell voltage conversion.
*/
void adcv(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = ADCV[0];
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <adcv+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADCV[1];
 8001c00:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <adcv+0x44>)
 8001c02:	785b      	ldrb	r3, [r3, #1]
 8001c04:	707b      	strb	r3, [r7, #1]

	cmd_pec = pec15_calc(2, ADCV);
 8001c06:	490c      	ldr	r1, [pc, #48]	; (8001c38 <adcv+0x44>)
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f7ff f9e9 	bl	8000fe0 <pec15_calc>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	0a1b      	lsrs	r3, r3, #8
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(cmd_pec);
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	70fb      	strb	r3, [r7, #3]

	WakeIdle();
 8001c22:	f7ff f957 	bl	8000ed4 <WakeIdle>
	spi_write_array(4, cmd);
 8001c26:	463b      	mov	r3, r7
 8001c28:	4619      	mov	r1, r3
 8001c2a:	2004      	movs	r0, #4
 8001c2c:	f000 fb86 	bl	800233c <spi_write_array>
}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200000bc 	.word	0x200000bc

08001c3c <adax>:

/*!
	\brief Start an GPIO Conversion.
*/
void adax(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = ADAX[0];
 8001c42:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <adax+0x44>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX[1];
 8001c48:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <adax+0x44>)
 8001c4a:	785b      	ldrb	r3, [r3, #1]
 8001c4c:	707b      	strb	r3, [r7, #1]

	cmd_pec = pec15_calc(2, ADAX);
 8001c4e:	490c      	ldr	r1, [pc, #48]	; (8001c80 <adax+0x44>)
 8001c50:	2002      	movs	r0, #2
 8001c52:	f7ff f9c5 	bl	8000fe0 <pec15_calc>
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	0a1b      	lsrs	r3, r3, #8
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(cmd_pec);
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	70fb      	strb	r3, [r7, #3]

	WakeIdle();
 8001c6a:	f7ff f933 	bl	8000ed4 <WakeIdle>
	spi_write_array(4, cmd);
 8001c6e:	463b      	mov	r3, r7
 8001c70:	4619      	mov	r1, r3
 8001c72:	2004      	movs	r0, #4
 8001c74:	f000 fb62 	bl	800233c <spi_write_array>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	200000c0 	.word	0x200000c0

08001c84 <calculate_power>:
}
/*!
	\brief	Calculate power from current data and Sum of Cells.
*/
void calculate_power(status_data_t *status_data)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
		int32_t current = status_data->current;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	617b      	str	r3, [r7, #20]
		uint16_t voltage = status_data->IVT_voltage;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	827b      	strh	r3, [r7, #18]

		int32_t power = status_data->IVT_I * (int32_t)voltage;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c9c:	8a7a      	ldrh	r2, [r7, #18]
 8001c9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ca2:	60fb      	str	r3, [r7, #12]
		status_data->power = power;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	61da      	str	r2, [r3, #28]
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <get_minmax_temperature>:
	\param total_ic				Number of ltc6804 ICs in stack
	\param cell_data[][12]		Cell data array
	\param *status_data			Pointer to status_data struct
*/
void get_minmax_temperature(uint8_t total_ic, temp_data_t temp_data[][GPIO_NUM], status_data_t *status_data)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b089      	sub	sp, #36	; 0x24
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
 8001cc2:	73fb      	strb	r3, [r7, #15]
	int32_t min = temp_data[0][0].temp;
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cca:	61fb      	str	r3, [r7, #28]
	int32_t max = temp_data[0][0].temp;
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cd2:	61bb      	str	r3, [r7, #24]
	uint8_t min_id = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	75fb      	strb	r3, [r7, #23]
	uint8_t max_id = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	75bb      	strb	r3, [r7, #22]

	for (uint8_t i = 0; i < total_ic; i++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	757b      	strb	r3, [r7, #21]
 8001ce0:	e05f      	b.n	8001da2 <get_minmax_temperature+0xec>
	{
		for (uint8_t j = 0; j < GPIO_NUM; j++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	753b      	strb	r3, [r7, #20]
 8001ce6:	e056      	b.n	8001d96 <get_minmax_temperature+0xe0>
		{

			if (temp_data[i][j].temp > max)
 8001ce8:	7d7a      	ldrb	r2, [r7, #21]
 8001cea:	4613      	mov	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4413      	add	r3, r2
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	441a      	add	r2, r3
 8001cf8:	7d3b      	ldrb	r3, [r7, #20]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d02:	461a      	mov	r2, r3
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	4293      	cmp	r3, r2
 8001d08:	da18      	bge.n	8001d3c <get_minmax_temperature+0x86>
			{

				max = temp_data[i][j].temp;
 8001d0a:	7d7a      	ldrb	r2, [r7, #21]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	461a      	mov	r2, r3
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	441a      	add	r2, r3
 8001d1a:	7d3b      	ldrb	r3, [r7, #20]
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d24:	61bb      	str	r3, [r7, #24]
				max_id = (i << 4) | (j & 0x0f);
 8001d26:	7d7b      	ldrb	r3, [r7, #21]
 8001d28:	011b      	lsls	r3, r3, #4
 8001d2a:	b25a      	sxtb	r2, r3
 8001d2c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001d30:	f003 030f 	and.w	r3, r3, #15
 8001d34:	b25b      	sxtb	r3, r3
 8001d36:	4313      	orrs	r3, r2
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	75bb      	strb	r3, [r7, #22]

			}
			if (temp_data[i][j].temp < min)
 8001d3c:	7d7a      	ldrb	r2, [r7, #21]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	461a      	mov	r2, r3
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	441a      	add	r2, r3
 8001d4c:	7d3b      	ldrb	r3, [r7, #20]
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	4413      	add	r3, r2
 8001d52:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d56:	461a      	mov	r2, r3
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	dd18      	ble.n	8001d90 <get_minmax_temperature+0xda>
			{

				min = temp_data[i][j].temp;
 8001d5e:	7d7a      	ldrb	r2, [r7, #21]
 8001d60:	4613      	mov	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	4413      	add	r3, r2
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	461a      	mov	r2, r3
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	441a      	add	r2, r3
 8001d6e:	7d3b      	ldrb	r3, [r7, #20]
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d78:	61fb      	str	r3, [r7, #28]
				min_id = (i << 4) | (j & 0x0f);
 8001d7a:	7d7b      	ldrb	r3, [r7, #21]
 8001d7c:	011b      	lsls	r3, r3, #4
 8001d7e:	b25a      	sxtb	r2, r3
 8001d80:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	b25b      	sxtb	r3, r3
 8001d8e:	75fb      	strb	r3, [r7, #23]
		for (uint8_t j = 0; j < GPIO_NUM; j++)
 8001d90:	7d3b      	ldrb	r3, [r7, #20]
 8001d92:	3301      	adds	r3, #1
 8001d94:	753b      	strb	r3, [r7, #20]
 8001d96:	7d3b      	ldrb	r3, [r7, #20]
 8001d98:	2b0b      	cmp	r3, #11
 8001d9a:	d9a5      	bls.n	8001ce8 <get_minmax_temperature+0x32>
	for (uint8_t i = 0; i < total_ic; i++)
 8001d9c:	7d7b      	ldrb	r3, [r7, #21]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	757b      	strb	r3, [r7, #21]
 8001da2:	7d7a      	ldrb	r2, [r7, #21]
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d39b      	bcc.n	8001ce2 <get_minmax_temperature+0x2c>

			}
		}
	}
	status_data->min_temp = min;
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	b21a      	sxth	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	84da      	strh	r2, [r3, #38]	; 0x26
	status_data->max_temp = max;
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	851a      	strh	r2, [r3, #40]	; 0x28

	status_data->min_temp_id = min_id;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	7dfa      	ldrb	r2, [r7, #23]
 8001dbe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	status_data->max_temp_id = max_id;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	7dba      	ldrb	r2, [r7, #22]
 8001dc6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
 8001dca:	bf00      	nop
 8001dcc:	3724      	adds	r7, #36	; 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <get_minmax_voltage>:
	\param total_ic				Number of ltc6804 ICs in stack
	\param cell_data[][CELL_NUM]		Cell data array
	\param *status_data			Pointer to status_data struct
*/
void get_minmax_voltage(uint8_t total_ic, cell_data_t cell_data[][CELL_NUM], status_data_t *status_data)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b087      	sub	sp, #28
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
 8001de2:	73fb      	strb	r3, [r7, #15]
	uint16_t min = cell_data[0][0].voltage;
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	82fb      	strh	r3, [r7, #22]
	uint16_t max = cell_data[0][0].voltage;
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	82bb      	strh	r3, [r7, #20]
	uint8_t min_id = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	74fb      	strb	r3, [r7, #19]
	uint8_t max_id = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	74bb      	strb	r3, [r7, #18]


	for (uint8_t i = 0; i < total_ic; i++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	747b      	strb	r3, [r7, #17]
 8001dfc:	e064      	b.n	8001ec8 <get_minmax_voltage+0xf2>
	{
		for (uint8_t j = 0; j < CELL_NUM; j++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	743b      	strb	r3, [r7, #16]
 8001e02:	e05b      	b.n	8001ebc <get_minmax_voltage+0xe6>
		{
			if (cell_data[i][j].voltage > max)
 8001e04:	7c7a      	ldrb	r2, [r7, #17]
 8001e06:	4613      	mov	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4413      	add	r3, r2
 8001e14:	7c3a      	ldrb	r2, [r7, #16]
 8001e16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e1a:	8aba      	ldrh	r2, [r7, #20]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d216      	bcs.n	8001e4e <get_minmax_voltage+0x78>
			{
				max = cell_data[i][j].voltage;
 8001e20:	7c7a      	ldrb	r2, [r7, #17]
 8001e22:	4613      	mov	r3, r2
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4413      	add	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	4413      	add	r3, r2
 8001e30:	7c3a      	ldrb	r2, [r7, #16]
 8001e32:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e36:	82bb      	strh	r3, [r7, #20]
				max_id = (i << 4) | (j & 0x0f);
 8001e38:	7c7b      	ldrb	r3, [r7, #17]
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	b25a      	sxtb	r2, r3
 8001e3e:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	b25b      	sxtb	r3, r3
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	b25b      	sxtb	r3, r3
 8001e4c:	74bb      	strb	r3, [r7, #18]
			}
			if (cell_data[i][j].voltage < min && cell_data[i][j].voltage > 5000) //ignore cells under .5V
 8001e4e:	7c7a      	ldrb	r2, [r7, #17]
 8001e50:	4613      	mov	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	4413      	add	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	461a      	mov	r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	7c3a      	ldrb	r2, [r7, #16]
 8001e60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e64:	8afa      	ldrh	r2, [r7, #22]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d925      	bls.n	8001eb6 <get_minmax_voltage+0xe0>
 8001e6a:	7c7a      	ldrb	r2, [r7, #17]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4413      	add	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	461a      	mov	r2, r3
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	4413      	add	r3, r2
 8001e7a:	7c3a      	ldrb	r2, [r7, #16]
 8001e7c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d916      	bls.n	8001eb6 <get_minmax_voltage+0xe0>
			{
				min = cell_data[i][j].voltage;
 8001e88:	7c7a      	ldrb	r2, [r7, #17]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	461a      	mov	r2, r3
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	4413      	add	r3, r2
 8001e98:	7c3a      	ldrb	r2, [r7, #16]
 8001e9a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e9e:	82fb      	strh	r3, [r7, #22]
				min_id = (i << 4) | (j & 0x0f);
 8001ea0:	7c7b      	ldrb	r3, [r7, #17]
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	b25a      	sxtb	r2, r3
 8001ea6:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b25b      	sxtb	r3, r3
 8001eb4:	74fb      	strb	r3, [r7, #19]
		for (uint8_t j = 0; j < CELL_NUM; j++)
 8001eb6:	7c3b      	ldrb	r3, [r7, #16]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	743b      	strb	r3, [r7, #16]
 8001ebc:	7c3b      	ldrb	r3, [r7, #16]
 8001ebe:	2b11      	cmp	r3, #17
 8001ec0:	d9a0      	bls.n	8001e04 <get_minmax_voltage+0x2e>
	for (uint8_t i = 0; i < total_ic; i++)
 8001ec2:	7c7b      	ldrb	r3, [r7, #17]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	747b      	strb	r3, [r7, #17]
 8001ec8:	7c7a      	ldrb	r2, [r7, #17]
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d396      	bcc.n	8001dfe <get_minmax_voltage+0x28>
			}
		}
	}
	status_data->min_voltage = min;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	8afa      	ldrh	r2, [r7, #22]
 8001ed4:	859a      	strh	r2, [r3, #44]	; 0x2c
	status_data->max_voltage = max;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	8aba      	ldrh	r2, [r7, #20]
 8001eda:	85da      	strh	r2, [r3, #46]	; 0x2e
	status_data->delta = max - min;
 8001edc:	8aba      	ldrh	r2, [r7, #20]
 8001ede:	8afb      	ldrh	r3, [r7, #22]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	b21a      	sxth	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	849a      	strh	r2, [r3, #36]	; 0x24
	status_data->min_voltage_id = min_id;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	7cfa      	ldrb	r2, [r7, #19]
 8001eee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	status_data->max_voltage_id = max_id;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7cba      	ldrb	r2, [r7, #18]
 8001ef6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 8001efa:	bf00      	nop
 8001efc:	371c      	adds	r7, #28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
	...

08001f08 <get_duty_cycle>:

/*!
	\brief Returns the duty cycle of fan based on temperature input.
*/
uint8_t get_duty_cycle(int16_t temperature){
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
	uint8_t duty_cycle;

			if (temperature > T2DC_HIGH_TEMPERATURE - 5)
 8001f12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f16:	2b37      	cmp	r3, #55	; 0x37
 8001f18:	dd02      	ble.n	8001f20 <get_duty_cycle+0x18>
			{
				duty_cycle = T2DC_HIGH_DUTY_CYCLE;
 8001f1a:	2364      	movs	r3, #100	; 0x64
 8001f1c:	73fb      	strb	r3, [r7, #15]
 8001f1e:	e021      	b.n	8001f64 <get_duty_cycle+0x5c>
			}
			else if (temperature < T2DC_LOW_DUTY_CYCLE)
 8001f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f24:	2b59      	cmp	r3, #89	; 0x59
 8001f26:	dc02      	bgt.n	8001f2e <get_duty_cycle+0x26>
			{
				duty_cycle = T2DC_LOW_DUTY_CYCLE;
 8001f28:	235a      	movs	r3, #90	; 0x5a
 8001f2a:	73fb      	strb	r3, [r7, #15]
 8001f2c:	e01a      	b.n	8001f64 <get_duty_cycle+0x5c>
			}
			else
			{
				duty_cycle = temperature * T2DC_M + T2DC_B;
 8001f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fac2 	bl	80004bc <__aeabi_i2d>
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <get_duty_cycle+0x68>)
 8001f3e:	f7fe fb27 	bl	8000590 <__aeabi_dmul>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <get_duty_cycle+0x6c>)
 8001f50:	f7fe f968 	bl	8000224 <__adddf3>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4610      	mov	r0, r2
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f7fe fdc8 	bl	8000af0 <__aeabi_d2uiz>
 8001f60:	4603      	mov	r3, r0
 8001f62:	73fb      	strb	r3, [r7, #15]
			}

			return duty_cycle;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	3fd00000 	.word	0x3fd00000
 8001f74:	40554000 	.word	0x40554000

08001f78 <build_disch_cfg>:




void build_disch_cfg(uint8_t total_ic, cell_data_t cell_data[][CELL_NUM], uint8_t tx_config[][6],\
					 status_data_t *status_data, limit_t *limit){
 8001f78:	b480      	push	{r7}
 8001f7a:	b087      	sub	sp, #28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60b9      	str	r1, [r7, #8]
 8001f80:	607a      	str	r2, [r7, #4]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4603      	mov	r3, r0
 8001f86:	73fb      	strb	r3, [r7, #15]
	uint16_t DCCx = 0x0000;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	82fb      	strh	r3, [r7, #22]
	//discharge all cells

	for (uint8_t i = 0; i < total_ic; i++){
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	757b      	strb	r3, [r7, #21]
 8001f90:	e051      	b.n	8002036 <build_disch_cfg+0xbe>
		for (uint8_t j = 0; j < 12; j++){
 8001f92:	2300      	movs	r3, #0
 8001f94:	753b      	strb	r3, [r7, #20]
 8001f96:	e02d      	b.n	8001ff4 <build_disch_cfg+0x7c>
			if (cell_data[i][j].voltage > (status_data->min_voltage + limit->tolerance)){
 8001f98:	7d7a      	ldrb	r2, [r7, #21]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	7d3a      	ldrb	r2, [r7, #20]
 8001faa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	8b9b      	ldrh	r3, [r3, #28]
 8001fba:	440b      	add	r3, r1
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	dd0a      	ble.n	8001fd6 <build_disch_cfg+0x5e>
				DCCx |= (1<<j);
 8001fc0:	7d3b      	ldrb	r3, [r7, #20]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	82fb      	strh	r3, [r7, #22]
 8001fd4:	e00b      	b.n	8001fee <build_disch_cfg+0x76>
			}
			else{
				DCCx &= ~(1<<j);
 8001fd6:	7d3b      	ldrb	r3, [r7, #20]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	b21a      	sxth	r2, r3
 8001fe4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	b21b      	sxth	r3, r3
 8001fec:	82fb      	strh	r3, [r7, #22]
		for (uint8_t j = 0; j < 12; j++){
 8001fee:	7d3b      	ldrb	r3, [r7, #20]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	753b      	strb	r3, [r7, #20]
 8001ff4:	7d3b      	ldrb	r3, [r7, #20]
 8001ff6:	2b0b      	cmp	r3, #11
 8001ff8:	d9ce      	bls.n	8001f98 <build_disch_cfg+0x20>
			}
		}
		tx_config[i][4] = (DCCx & 0x00ff);
 8001ffa:	7d7a      	ldrb	r2, [r7, #21]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	461a      	mov	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	8afa      	ldrh	r2, [r7, #22]
 800200c:	b2d2      	uxtb	r2, r2
 800200e:	711a      	strb	r2, [r3, #4]
		tx_config[i][5] = ((DCCx >> 8) & 0x0f);
 8002010:	8afb      	ldrh	r3, [r7, #22]
 8002012:	0a1b      	lsrs	r3, r3, #8
 8002014:	b29b      	uxth	r3, r3
 8002016:	b2d9      	uxtb	r1, r3
 8002018:	7d7a      	ldrb	r2, [r7, #21]
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	461a      	mov	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4413      	add	r3, r2
 8002028:	f001 020f 	and.w	r2, r1, #15
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	715a      	strb	r2, [r3, #5]
	for (uint8_t i = 0; i < total_ic; i++){
 8002030:	7d7b      	ldrb	r3, [r7, #21]
 8002032:	3301      	adds	r3, #1
 8002034:	757b      	strb	r3, [r7, #21]
 8002036:	7d7a      	ldrb	r2, [r7, #21]
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	429a      	cmp	r2, r3
 800203c:	d3a9      	bcc.n	8001f92 <build_disch_cfg+0x1a>
	tx_config[0][2] = 0;
	tx_config[0][3] = 0;
	tx_config[0][4] = 255;
	tx_config[0][5] =15;*/

}
 800203e:	bf00      	nop
 8002040:	bf00      	nop
 8002042:	371c      	adds	r7, #28
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <build_disch_cfgb>:

void build_disch_cfgb(uint8_t total_ic, cell_data_t cell_data[][CELL_NUM], uint8_t tx_config[][6],\
status_data_t *status_data, limit_t *limit)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	603b      	str	r3, [r7, #0]
 8002058:	4603      	mov	r3, r0
 800205a:	73fb      	strb	r3, [r7, #15]
	uint16_t DCCx = 0x0000;
 800205c:	2300      	movs	r3, #0
 800205e:	82fb      	strh	r3, [r7, #22]
		//discharge all cells

	for (uint8_t i = 0; i < total_ic; i++){
 8002060:	2300      	movs	r3, #0
 8002062:	757b      	strb	r3, [r7, #21]
 8002064:	e051      	b.n	800210a <build_disch_cfgb+0xbe>
			for (uint8_t j = 12; j < CELL_NUM; j++){
 8002066:	230c      	movs	r3, #12
 8002068:	753b      	strb	r3, [r7, #20]
 800206a:	e02f      	b.n	80020cc <build_disch_cfgb+0x80>
				if (cell_data[i][j].voltage > (status_data->min_voltage + limit->tolerance)){
 800206c:	7d7a      	ldrb	r2, [r7, #21]
 800206e:	4613      	mov	r3, r2
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	4413      	add	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	461a      	mov	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4413      	add	r3, r2
 800207c:	7d3a      	ldrb	r2, [r7, #20]
 800207e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002082:	461a      	mov	r2, r3
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002088:	4619      	mov	r1, r3
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	8b9b      	ldrh	r3, [r3, #28]
 800208e:	440b      	add	r3, r1
 8002090:	429a      	cmp	r2, r3
 8002092:	dd0b      	ble.n	80020ac <build_disch_cfgb+0x60>
					DCCx |= (1<<(j - 12));
 8002094:	7d3b      	ldrb	r3, [r7, #20]
 8002096:	3b0c      	subs	r3, #12
 8002098:	2201      	movs	r2, #1
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	b21a      	sxth	r2, r3
 80020a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	b21b      	sxth	r3, r3
 80020a8:	82fb      	strh	r3, [r7, #22]
 80020aa:	e00c      	b.n	80020c6 <build_disch_cfgb+0x7a>
				}
				else{
					DCCx &= ~(1<<(j - 12));
 80020ac:	7d3b      	ldrb	r3, [r7, #20]
 80020ae:	3b0c      	subs	r3, #12
 80020b0:	2201      	movs	r2, #1
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	b21b      	sxth	r3, r3
 80020b8:	43db      	mvns	r3, r3
 80020ba:	b21a      	sxth	r2, r3
 80020bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020c0:	4013      	ands	r3, r2
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	82fb      	strh	r3, [r7, #22]
			for (uint8_t j = 12; j < CELL_NUM; j++){
 80020c6:	7d3b      	ldrb	r3, [r7, #20]
 80020c8:	3301      	adds	r3, #1
 80020ca:	753b      	strb	r3, [r7, #20]
 80020cc:	7d3b      	ldrb	r3, [r7, #20]
 80020ce:	2b11      	cmp	r3, #17
 80020d0:	d9cc      	bls.n	800206c <build_disch_cfgb+0x20>
				}
			}
			tx_config[i][0] = (DCCx & 0x0f) << 4 ;
 80020d2:	8afb      	ldrh	r3, [r7, #22]
 80020d4:	0119      	lsls	r1, r3, #4
 80020d6:	7d7a      	ldrb	r2, [r7, #21]
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	b2ca      	uxtb	r2, r1
 80020e8:	701a      	strb	r2, [r3, #0]
			tx_config[i][1] = (DCCx >> 4);
 80020ea:	8afb      	ldrh	r3, [r7, #22]
 80020ec:	091b      	lsrs	r3, r3, #4
 80020ee:	b299      	uxth	r1, r3
 80020f0:	7d7a      	ldrb	r2, [r7, #21]
 80020f2:	4613      	mov	r3, r2
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4413      	add	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	461a      	mov	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	b2ca      	uxtb	r2, r1
 8002102:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < total_ic; i++){
 8002104:	7d7b      	ldrb	r3, [r7, #21]
 8002106:	3301      	adds	r3, #1
 8002108:	757b      	strb	r3, [r7, #21]
 800210a:	7d7a      	ldrb	r2, [r7, #21]
 800210c:	7bfb      	ldrb	r3, [r7, #15]
 800210e:	429a      	cmp	r2, r3
 8002110:	d3a9      	bcc.n	8002066 <build_disch_cfgb+0x1a>
		}
}
 8002112:	bf00      	nop
 8002114:	bf00      	nop
 8002116:	371c      	adds	r7, #28
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <CanSend>:
	}

	return offcan;
}

void CanSend(uint8_t *TxData, uint8_t identifier ){
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	70fb      	strb	r3, [r7, #3]

	TxHeader.Identifier = identifier;
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	4a08      	ldr	r2, [pc, #32]	; (8002150 <CanSend+0x30>)
 8002130:	6013      	str	r3, [r2, #0]

	if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan, &TxHeader, TxData) != HAL_OK){
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	4906      	ldr	r1, [pc, #24]	; (8002150 <CanSend+0x30>)
 8002136:	4807      	ldr	r0, [pc, #28]	; (8002154 <CanSend+0x34>)
 8002138:	f001 fc64 	bl	8003a04 <HAL_FDCAN_AddMessageToTxFifoQ>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <CanSend+0x26>
	        // Transmission request Error
		Error_Handler();
 8002142:	f000 fc07 	bl	8002954 <Error_Handler>
	}

}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	2000026c 	.word	0x2000026c
 8002154:	200000c8 	.word	0x200000c8

08002158 <ReadCANBusMessage>:

int ReadCANBusMessage(uint32_t messageIdentifier, uint8_t* RxData1, size_t size)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]

    /* Check if a new message is available in RX FIFO 0 */
    if(HAL_FDCAN_GetRxMessage(&hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData1) != HAL_OK)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	4a0b      	ldr	r2, [pc, #44]	; (8002194 <ReadCANBusMessage+0x3c>)
 8002168:	2140      	movs	r1, #64	; 0x40
 800216a:	480b      	ldr	r0, [pc, #44]	; (8002198 <ReadCANBusMessage+0x40>)
 800216c:	f001 fc8e 	bl	8003a8c <HAL_FDCAN_GetRxMessage>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <ReadCANBusMessage+0x22>
    {
        // If there's an error reading the message, you can handle it here
        // For example, you could print an error message
        Error_Handler();
 8002176:	f000 fbed 	bl	8002954 <Error_Handler>
    }

    /* Validate the Identifier */
    if(RxHeader.Identifier == messageIdentifier)
 800217a:	4b06      	ldr	r3, [pc, #24]	; (8002194 <ReadCANBusMessage+0x3c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	429a      	cmp	r2, r3
 8002182:	d101      	bne.n	8002188 <ReadCANBusMessage+0x30>
    {
        return 0; // Message successfully read and validated
 8002184:	2300      	movs	r3, #0
 8002186:	e001      	b.n	800218c <ReadCANBusMessage+0x34>
    }
    return -1; // Message Identifier did not match
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000290 	.word	0x20000290
 8002198:	200000c8 	.word	0x200000c8

0800219c <Send_cell_data>:



void Send_cell_data(cell_data_t cell_data[][CELL_NUM]){
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	; 0x28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

	uint8_t cell_id = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	77fb      	strb	r3, [r7, #31]
	for(int i = 0; i < IC_NUM; i++){
 80021a8:	2300      	movs	r3, #0
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
 80021ac:	e068      	b.n	8002280 <Send_cell_data+0xe4>
		for(int j = 0; j < CELL_NUM; j += 3){
 80021ae:	2300      	movs	r3, #0
 80021b0:	623b      	str	r3, [r7, #32]
 80021b2:	e05f      	b.n	8002274 <Send_cell_data+0xd8>
			uint16_t buf = cell_data[i][j].voltage;
 80021b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021b6:	4613      	mov	r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	4413      	add	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	461a      	mov	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	6a3a      	ldr	r2, [r7, #32]
 80021c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021ca:	83bb      	strh	r3, [r7, #28]
			uint16_t buf2 = cell_data[i][j+1].voltage;
 80021cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ce:	4613      	mov	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	4413      	add	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	461a      	mov	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4413      	add	r3, r2
 80021dc:	6a3a      	ldr	r2, [r7, #32]
 80021de:	3201      	adds	r2, #1
 80021e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021e4:	837b      	strh	r3, [r7, #26]
			uint16_t buf3 = cell_data[i][j+3].voltage;
 80021e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e8:	4613      	mov	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	461a      	mov	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	6a3a      	ldr	r2, [r7, #32]
 80021f8:	3203      	adds	r2, #3
 80021fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021fe:	833b      	strh	r3, [r7, #24]

			uint8_t c1_1 = buf;
 8002200:	8bbb      	ldrh	r3, [r7, #28]
 8002202:	75fb      	strb	r3, [r7, #23]
			uint8_t c2_1 = buf >> 8;
 8002204:	8bbb      	ldrh	r3, [r7, #28]
 8002206:	0a1b      	lsrs	r3, r3, #8
 8002208:	b29b      	uxth	r3, r3
 800220a:	75bb      	strb	r3, [r7, #22]

			uint8_t c1_2 = buf2;
 800220c:	8b7b      	ldrh	r3, [r7, #26]
 800220e:	757b      	strb	r3, [r7, #21]
			uint8_t c2_2 = buf2 >> 8;
 8002210:	8b7b      	ldrh	r3, [r7, #26]
 8002212:	0a1b      	lsrs	r3, r3, #8
 8002214:	b29b      	uxth	r3, r3
 8002216:	753b      	strb	r3, [r7, #20]

			uint8_t c1_3 = buf3;
 8002218:	8b3b      	ldrh	r3, [r7, #24]
 800221a:	74fb      	strb	r3, [r7, #19]
			uint8_t c2_3 = buf3 >> 8;
 800221c:	8b3b      	ldrh	r3, [r7, #24]
 800221e:	0a1b      	lsrs	r3, r3, #8
 8002220:	b29b      	uxth	r3, r3
 8002222:	74bb      	strb	r3, [r7, #18]



			cell_id = i * 18 + j;
 8002224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002226:	b2db      	uxtb	r3, r3
 8002228:	461a      	mov	r2, r3
 800222a:	00d2      	lsls	r2, r2, #3
 800222c:	4413      	add	r3, r2
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	b2da      	uxtb	r2, r3
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	4413      	add	r3, r2
 8002238:	77fb      	strb	r3, [r7, #31]
			uint8_t TxData[8] = { c1_1, c2_1, c1_2, c2_2 ,c1_3, c2_3, 0, 0};
 800223a:	7dfb      	ldrb	r3, [r7, #23]
 800223c:	723b      	strb	r3, [r7, #8]
 800223e:	7dbb      	ldrb	r3, [r7, #22]
 8002240:	727b      	strb	r3, [r7, #9]
 8002242:	7d7b      	ldrb	r3, [r7, #21]
 8002244:	72bb      	strb	r3, [r7, #10]
 8002246:	7d3b      	ldrb	r3, [r7, #20]
 8002248:	72fb      	strb	r3, [r7, #11]
 800224a:	7cfb      	ldrb	r3, [r7, #19]
 800224c:	733b      	strb	r3, [r7, #12]
 800224e:	7cbb      	ldrb	r3, [r7, #18]
 8002250:	737b      	strb	r3, [r7, #13]
 8002252:	2300      	movs	r3, #0
 8002254:	73bb      	strb	r3, [r7, #14]
 8002256:	2300      	movs	r3, #0
 8002258:	73fb      	strb	r3, [r7, #15]

			CanSend(TxData, cell_id);
 800225a:	7ffa      	ldrb	r2, [r7, #31]
 800225c:	f107 0308 	add.w	r3, r7, #8
 8002260:	4611      	mov	r1, r2
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff ff5c 	bl	8002120 <CanSend>
			delay_u(100);
 8002268:	2064      	movs	r0, #100	; 0x64
 800226a:	f000 f811 	bl	8002290 <delay_u>
		for(int j = 0; j < CELL_NUM; j += 3){
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	3303      	adds	r3, #3
 8002272:	623b      	str	r3, [r7, #32]
 8002274:	6a3b      	ldr	r3, [r7, #32]
 8002276:	2b11      	cmp	r3, #17
 8002278:	dd9c      	ble.n	80021b4 <Send_cell_data+0x18>
	for(int i = 0; i < IC_NUM; i++){
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	3301      	adds	r3, #1
 800227e:	627b      	str	r3, [r7, #36]	; 0x24
 8002280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002282:	2b00      	cmp	r3, #0
 8002284:	dd93      	ble.n	80021ae <Send_cell_data+0x12>
		}
	}
}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	; 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <delay_u>:
#include "conf.h"

extern SPI_HandleTypeDef hspi1;


void delay_u(uint32_t us){
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002298:	4b13      	ldr	r3, [pc, #76]	; (80022e8 <delay_u+0x58>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4a12      	ldr	r2, [pc, #72]	; (80022e8 <delay_u+0x58>)
 800229e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022a2:	60d3      	str	r3, [r2, #12]
		    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80022a4:	4b11      	ldr	r3, [pc, #68]	; (80022ec <delay_u+0x5c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a10      	ldr	r2, [pc, #64]	; (80022ec <delay_u+0x5c>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	6013      	str	r3, [r2, #0]
		    // Get the current number of clock cycles
		    uint32_t const startTicks = DWT->CYCCNT;
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <delay_u+0x5c>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	60fb      	str	r3, [r7, #12]
		    // Calculate the number of clock cycles for the desired delay
		    uint32_t const delayTicks = (SystemCoreClock / 1000000) * us;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <delay_u+0x60>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <delay_u+0x64>)
 80022bc:	fba2 2303 	umull	r2, r3, r2, r3
 80022c0:	0c9a      	lsrs	r2, r3, #18
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	fb02 f303 	mul.w	r3, r2, r3
 80022c8:	60bb      	str	r3, [r7, #8]
		    // Wait until the number of clock cycles has elapsed
		    while (DWT->CYCCNT - startTicks < delayTicks);
 80022ca:	bf00      	nop
 80022cc:	4b07      	ldr	r3, [pc, #28]	; (80022ec <delay_u+0x5c>)
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d8f8      	bhi.n	80022cc <delay_u+0x3c>
}
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000edf0 	.word	0xe000edf0
 80022ec:	e0001000 	.word	0xe0001000
 80022f0:	20000030 	.word	0x20000030
 80022f4:	431bde83 	.word	0x431bde83

080022f8 <spi_write_read_byte>:

void delay_m(uint32_t ms){
	HAL_Delay(ms);
}

uint8_t spi_write_read_byte(uint8_t wbyte){
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af02      	add	r7, sp, #8
 80022fe:	4603      	mov	r3, r0
 8002300:	71fb      	strb	r3, [r7, #7]

	uint8_t rxByte;

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2110      	movs	r1, #16
 8002306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230a:	f001 ffd3 	bl	80042b4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, &wbyte, &rxByte, 1, SPI_TIMEOUT);
 800230e:	f107 020f 	add.w	r2, r7, #15
 8002312:	1df9      	adds	r1, r7, #7
 8002314:	f643 2398 	movw	r3, #15000	; 0x3a98
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	2301      	movs	r3, #1
 800231c:	4806      	ldr	r0, [pc, #24]	; (8002338 <spi_write_read_byte+0x40>)
 800231e:	f003 faf2 	bl	8005906 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002322:	2201      	movs	r2, #1
 8002324:	2110      	movs	r1, #16
 8002326:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800232a:	f001 ffc3 	bl	80042b4 <HAL_GPIO_WritePin>

	return rxByte;
 800232e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	2000012c 	.word	0x2000012c

0800233c <spi_write_array>:

uint32_t spi_write_array(uint8_t len, uint8_t *data){
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2110      	movs	r1, #16
 800234c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002350:	f001 ffb0 	bl	80042b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, len, SPI_TIMEOUT);
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	b29a      	uxth	r2, r3
 8002358:	f643 2398 	movw	r3, #15000	; 0x3a98
 800235c:	6839      	ldr	r1, [r7, #0]
 800235e:	4807      	ldr	r0, [pc, #28]	; (800237c <spi_write_array+0x40>)
 8002360:	f003 f833 	bl	80053ca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002364:	2201      	movs	r2, #1
 8002366:	2110      	movs	r1, #16
 8002368:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800236c:	f001 ffa2 	bl	80042b4 <HAL_GPIO_WritePin>

	return 0;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000012c 	.word	0x2000012c

08002380 <spi_write_then_read_array_ltc>:

uint32_t spi_write_then_read_array_ltc(uint8_t wlen, uint8_t *wbuffer, uint8_t rlen, uint8_t *rbuffer){
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607b      	str	r3, [r7, #4]
 800238a:	4603      	mov	r3, r0
 800238c:	73fb      	strb	r3, [r7, #15]
 800238e:	4613      	mov	r3, r2
 8002390:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	2110      	movs	r1, #16
 8002396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800239a:	f001 ff8b 	bl	80042b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, wbuffer, wlen, SPI_TIMEOUT);
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	f643 2398 	movw	r3, #15000	; 0x3a98
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	480a      	ldr	r0, [pc, #40]	; (80023d4 <spi_write_then_read_array_ltc+0x54>)
 80023aa:	f003 f80e 	bl	80053ca <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, rbuffer, rlen, SPI_TIMEOUT);
 80023ae:	7bbb      	ldrb	r3, [r7, #14]
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	f643 2398 	movw	r3, #15000	; 0x3a98
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4806      	ldr	r0, [pc, #24]	; (80023d4 <spi_write_then_read_array_ltc+0x54>)
 80023ba:	f003 f974 	bl	80056a6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80023be:	2201      	movs	r2, #1
 80023c0:	2110      	movs	r1, #16
 80023c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c6:	f001 ff75 	bl	80042b4 <HAL_GPIO_WritePin>

	return 0;
 80023ca:	2300      	movs	r3, #0

}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	2000012c 	.word	0x2000012c

080023d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023dc:	f000 ff55 	bl	800328a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023e0:	f000 f80d 	bl	80023fe <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023e4:	f000 fa52 	bl	800288c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80023e8:	f000 fa04 	bl	80027f4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80023ec:	f000 f914 	bl	8002618 <MX_SPI1_Init>
  MX_TIM8_Init();
 80023f0:	f000 f950 	bl	8002694 <MX_TIM8_Init>
  MX_FDCAN1_Init();
 80023f4:	f000 f844 	bl	8002480 <MX_FDCAN1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      // Here we create a FDCAN message
	  operation_main();
 80023f8:	f000 fab2 	bl	8002960 <operation_main>
    {
 80023fc:	e7fc      	b.n	80023f8 <main+0x20>

080023fe <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b094      	sub	sp, #80	; 0x50
 8002402:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002404:	f107 0318 	add.w	r3, r7, #24
 8002408:	2238      	movs	r2, #56	; 0x38
 800240a:	2100      	movs	r1, #0
 800240c:	4618      	mov	r0, r3
 800240e:	f005 fc51 	bl	8007cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002420:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002424:	f001 ff5e 	bl	80042e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002428:	2302      	movs	r3, #2
 800242a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800242c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002430:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002432:	2340      	movs	r3, #64	; 0x40
 8002434:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002436:	2300      	movs	r3, #0
 8002438:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800243a:	f107 0318 	add.w	r3, r7, #24
 800243e:	4618      	mov	r0, r3
 8002440:	f001 fff4 	bl	800442c <HAL_RCC_OscConfig>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <SystemClock_Config+0x50>
  {
    Error_Handler();
 800244a:	f000 fa83 	bl	8002954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800244e:	230f      	movs	r3, #15
 8002450:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002452:	2301      	movs	r3, #1
 8002454:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800245e:	2300      	movs	r3, #0
 8002460:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002462:	1d3b      	adds	r3, r7, #4
 8002464:	2100      	movs	r1, #0
 8002466:	4618      	mov	r0, r3
 8002468:	f002 faf8 	bl	8004a5c <HAL_RCC_ClockConfig>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002472:	f000 fa6f 	bl	8002954 <Error_Handler>
  }
}
 8002476:	bf00      	nop
 8002478:	3750      	adds	r7, #80	; 0x50
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b088      	sub	sp, #32
 8002484:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan.Instance = FDCAN1;
 8002486:	4b61      	ldr	r3, [pc, #388]	; (800260c <MX_FDCAN1_Init+0x18c>)
 8002488:	4a61      	ldr	r2, [pc, #388]	; (8002610 <MX_FDCAN1_Init+0x190>)
 800248a:	601a      	str	r2, [r3, #0]
  hfdcan.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800248c:	4b5f      	ldr	r3, [pc, #380]	; (800260c <MX_FDCAN1_Init+0x18c>)
 800248e:	2200      	movs	r2, #0
 8002490:	605a      	str	r2, [r3, #4]
  hfdcan.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002492:	4b5e      	ldr	r3, [pc, #376]	; (800260c <MX_FDCAN1_Init+0x18c>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  hfdcan.Init.Mode = FDCAN_MODE_NORMAL;
 8002498:	4b5c      	ldr	r3, [pc, #368]	; (800260c <MX_FDCAN1_Init+0x18c>)
 800249a:	2200      	movs	r2, #0
 800249c:	60da      	str	r2, [r3, #12]
  hfdcan.Init.AutoRetransmission = ENABLE;
 800249e:	4b5b      	ldr	r3, [pc, #364]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	741a      	strb	r2, [r3, #16]
  hfdcan.Init.TransmitPause = DISABLE;
 80024a4:	4b59      	ldr	r3, [pc, #356]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	745a      	strb	r2, [r3, #17]
  hfdcan.Init.ProtocolException = DISABLE;
 80024aa:	4b58      	ldr	r3, [pc, #352]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	749a      	strb	r2, [r3, #18]
  hfdcan.Init.NominalPrescaler = 1;
 80024b0:	4b56      	ldr	r3, [pc, #344]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	615a      	str	r2, [r3, #20]
  hfdcan.Init.NominalSyncJumpWidth = 1;
 80024b6:	4b55      	ldr	r3, [pc, #340]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	619a      	str	r2, [r3, #24]
  hfdcan.Init.NominalTimeSeg1 = 13;
 80024bc:	4b53      	ldr	r3, [pc, #332]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024be:	220d      	movs	r2, #13
 80024c0:	61da      	str	r2, [r3, #28]
  hfdcan.Init.NominalTimeSeg2 = 2;
 80024c2:	4b52      	ldr	r3, [pc, #328]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024c4:	2202      	movs	r2, #2
 80024c6:	621a      	str	r2, [r3, #32]
  hfdcan.Init.DataPrescaler = 1;
 80024c8:	4b50      	ldr	r3, [pc, #320]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan.Init.DataSyncJumpWidth = 1;
 80024ce:	4b4f      	ldr	r3, [pc, #316]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan.Init.DataTimeSeg1 = 1;
 80024d4:	4b4d      	ldr	r3, [pc, #308]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan.Init.DataTimeSeg2 = 1;
 80024da:	4b4c      	ldr	r3, [pc, #304]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024dc:	2201      	movs	r2, #1
 80024de:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan.Init.StdFiltersNbr = 28;
 80024e0:	4b4a      	ldr	r3, [pc, #296]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024e2:	221c      	movs	r2, #28
 80024e4:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan.Init.ExtFiltersNbr = 0;
 80024e6:	4b49      	ldr	r3, [pc, #292]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80024ec:	4b47      	ldr	r3, [pc, #284]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan) != HAL_OK)
 80024f2:	4846      	ldr	r0, [pc, #280]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80024f4:	f001 f840 	bl	8003578 <HAL_FDCAN_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80024fe:	f000 fa29 	bl	8002954 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef	sFilterConfig;

  if (HAL_FDCAN_ConfigRxFifoOverwrite(&hfdcan, FDCAN_RX_FIFO0, FDCAN_RX_FIFO_OVERWRITE) != HAL_OK)
 8002502:	2201      	movs	r2, #1
 8002504:	2140      	movs	r1, #64	; 0x40
 8002506:	4841      	ldr	r0, [pc, #260]	; (800260c <MX_FDCAN1_Init+0x18c>)
 8002508:	f001 fa1b 	bl	8003942 <HAL_FDCAN_ConfigRxFifoOverwrite>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_FDCAN1_Init+0x96>
  	{
  		Error_Handler();
 8002512:	f000 fa1f 	bl	8002954 <Error_Handler>
  	}
  	if (HAL_FDCAN_ConfigRxFifoOverwrite(&hfdcan, FDCAN_RX_FIFO1, FDCAN_RX_FIFO_OVERWRITE) != HAL_OK)
 8002516:	2201      	movs	r2, #1
 8002518:	2141      	movs	r1, #65	; 0x41
 800251a:	483c      	ldr	r0, [pc, #240]	; (800260c <MX_FDCAN1_Init+0x18c>)
 800251c:	f001 fa11 	bl	8003942 <HAL_FDCAN_ConfigRxFifoOverwrite>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_FDCAN1_Init+0xaa>
  	{
  		Error_Handler();
 8002526:	f000 fa15 	bl	8002954 <Error_Handler>
  	}

  	//only accept config/request can messages and sync can messages
  	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
  	sFilterConfig.FilterIndex = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8002532:	2302      	movs	r3, #2
 8002534:	60bb      	str	r3, [r7, #8]
  	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002536:	2301      	movs	r3, #1
 8002538:	60fb      	str	r3, [r7, #12]
  	sFilterConfig.FilterID1 = CANID_CONFIG;
 800253a:	f240 6302 	movw	r3, #1538	; 0x602
 800253e:	613b      	str	r3, [r7, #16]
  	sFilterConfig.FilterID2 = 0x7FF;
 8002540:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002544:	617b      	str	r3, [r7, #20]
  	if (HAL_FDCAN_ConfigFilter(&hfdcan, &sFilterConfig) != HAL_OK)
 8002546:	463b      	mov	r3, r7
 8002548:	4619      	mov	r1, r3
 800254a:	4830      	ldr	r0, [pc, #192]	; (800260c <MX_FDCAN1_Init+0x18c>)
 800254c:	f001 f96e 	bl	800382c <HAL_FDCAN_ConfigFilter>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MX_FDCAN1_Init+0xda>
  	{
  		Error_Handler();
 8002556:	f000 f9fd 	bl	8002954 <Error_Handler>
  	}

  	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800255a:	2300      	movs	r3, #0
 800255c:	603b      	str	r3, [r7, #0]
  	sFilterConfig.FilterIndex = 1;
 800255e:	2301      	movs	r3, #1
 8002560:	607b      	str	r3, [r7, #4]
  	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8002562:	2302      	movs	r3, #2
 8002564:	60bb      	str	r3, [r7, #8]
  	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002566:	2301      	movs	r3, #1
 8002568:	60fb      	str	r3, [r7, #12]
  	sFilterConfig.FilterID1 = 0x521;
 800256a:	f240 5321 	movw	r3, #1313	; 0x521
 800256e:	613b      	str	r3, [r7, #16]
  	sFilterConfig.FilterID2 = 0x7FF;
 8002570:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002574:	617b      	str	r3, [r7, #20]
  	if (HAL_FDCAN_ConfigFilter(&hfdcan, &sFilterConfig) != HAL_OK)
 8002576:	463b      	mov	r3, r7
 8002578:	4619      	mov	r1, r3
 800257a:	4824      	ldr	r0, [pc, #144]	; (800260c <MX_FDCAN1_Init+0x18c>)
 800257c:	f001 f956 	bl	800382c <HAL_FDCAN_ConfigFilter>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_FDCAN1_Init+0x10a>
  	{
  		Error_Handler();
 8002586:	f000 f9e5 	bl	8002954 <Error_Handler>
  	}

  	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE) != HAL_OK)
 800258a:	2301      	movs	r3, #1
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	2301      	movs	r3, #1
 8002590:	2202      	movs	r2, #2
 8002592:	2102      	movs	r1, #2
 8002594:	481d      	ldr	r0, [pc, #116]	; (800260c <MX_FDCAN1_Init+0x18c>)
 8002596:	f001 f9a3 	bl	80038e0 <HAL_FDCAN_ConfigGlobalFilter>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_FDCAN1_Init+0x124>
  	{
  		Error_Handler();
 80025a0:	f000 f9d8 	bl	8002954 <Error_Handler>
  	}

  	if(HAL_FDCAN_Start(&hfdcan) != HAL_OK)
 80025a4:	4819      	ldr	r0, [pc, #100]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80025a6:	f001 fa05 	bl	80039b4 <HAL_FDCAN_Start>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_FDCAN1_Init+0x134>
  	{
  		Error_Handler();
 80025b0:	f000 f9d0 	bl	8002954 <Error_Handler>
  	}
  	if(HAL_FDCAN_ActivateNotification(&hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80025b4:	2200      	movs	r2, #0
 80025b6:	2101      	movs	r1, #1
 80025b8:	4814      	ldr	r0, [pc, #80]	; (800260c <MX_FDCAN1_Init+0x18c>)
 80025ba:	f001 fb41 	bl	8003c40 <HAL_FDCAN_ActivateNotification>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_FDCAN1_Init+0x148>
  	{
  		Error_Handler();
 80025c4:	f000 f9c6 	bl	8002954 <Error_Handler>
  	}

  	TxHeader.Identifier = 0x123; // Modify this with your identifier
 80025c8:	4b12      	ldr	r3, [pc, #72]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025ca:	f240 1223 	movw	r2, #291	; 0x123
 80025ce:	601a      	str	r2, [r3, #0]
  		TxHeader.IdType = FDCAN_STANDARD_ID;
 80025d0:	4b10      	ldr	r3, [pc, #64]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	605a      	str	r2, [r3, #4]
  		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80025d6:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  		TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80025dc:	4b0d      	ldr	r3, [pc, #52]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80025e2:	60da      	str	r2, [r3, #12]
  		TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80025e4:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
  		TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80025ea:	4b0a      	ldr	r3, [pc, #40]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  		TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  		TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80025f6:	4b07      	ldr	r3, [pc, #28]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	61da      	str	r2, [r3, #28]
  		TxHeader.MessageMarker = 0;
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <MX_FDCAN1_Init+0x194>)
 80025fe:	2200      	movs	r2, #0
 8002600:	621a      	str	r2, [r3, #32]
  /* USER CODE END FDCAN1_Init 2 */

}
 8002602:	bf00      	nop
 8002604:	3718      	adds	r7, #24
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200000c8 	.word	0x200000c8
 8002610:	40006400 	.word	0x40006400
 8002614:	2000026c 	.word	0x2000026c

08002618 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800261c:	4b1b      	ldr	r3, [pc, #108]	; (800268c <MX_SPI1_Init+0x74>)
 800261e:	4a1c      	ldr	r2, [pc, #112]	; (8002690 <MX_SPI1_Init+0x78>)
 8002620:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002622:	4b1a      	ldr	r3, [pc, #104]	; (800268c <MX_SPI1_Init+0x74>)
 8002624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002628:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <MX_SPI1_Init+0x74>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002630:	4b16      	ldr	r3, [pc, #88]	; (800268c <MX_SPI1_Init+0x74>)
 8002632:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002636:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002638:	4b14      	ldr	r3, [pc, #80]	; (800268c <MX_SPI1_Init+0x74>)
 800263a:	2202      	movs	r2, #2
 800263c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800263e:	4b13      	ldr	r3, [pc, #76]	; (800268c <MX_SPI1_Init+0x74>)
 8002640:	2201      	movs	r2, #1
 8002642:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <MX_SPI1_Init+0x74>)
 8002646:	f44f 7200 	mov.w	r2, #512	; 0x200
 800264a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800264c:	4b0f      	ldr	r3, [pc, #60]	; (800268c <MX_SPI1_Init+0x74>)
 800264e:	2238      	movs	r2, #56	; 0x38
 8002650:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002652:	4b0e      	ldr	r3, [pc, #56]	; (800268c <MX_SPI1_Init+0x74>)
 8002654:	2200      	movs	r2, #0
 8002656:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002658:	4b0c      	ldr	r3, [pc, #48]	; (800268c <MX_SPI1_Init+0x74>)
 800265a:	2200      	movs	r2, #0
 800265c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <MX_SPI1_Init+0x74>)
 8002660:	2200      	movs	r2, #0
 8002662:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <MX_SPI1_Init+0x74>)
 8002666:	2207      	movs	r2, #7
 8002668:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <MX_SPI1_Init+0x74>)
 800266c:	2200      	movs	r2, #0
 800266e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <MX_SPI1_Init+0x74>)
 8002672:	2200      	movs	r2, #0
 8002674:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002676:	4805      	ldr	r0, [pc, #20]	; (800268c <MX_SPI1_Init+0x74>)
 8002678:	f002 fdfc 	bl	8005274 <HAL_SPI_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002682:	f000 f967 	bl	8002954 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	2000012c 	.word	0x2000012c
 8002690:	40013000 	.word	0x40013000

08002694 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b09c      	sub	sp, #112	; 0x70
 8002698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800269a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	609a      	str	r2, [r3, #8]
 80026a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	605a      	str	r2, [r3, #4]
 80026be:	609a      	str	r2, [r3, #8]
 80026c0:	60da      	str	r2, [r3, #12]
 80026c2:	611a      	str	r2, [r3, #16]
 80026c4:	615a      	str	r2, [r3, #20]
 80026c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2234      	movs	r2, #52	; 0x34
 80026cc:	2100      	movs	r1, #0
 80026ce:	4618      	mov	r0, r3
 80026d0:	f005 faf0 	bl	8007cb4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80026d4:	4b45      	ldr	r3, [pc, #276]	; (80027ec <MX_TIM8_Init+0x158>)
 80026d6:	4a46      	ldr	r2, [pc, #280]	; (80027f0 <MX_TIM8_Init+0x15c>)
 80026d8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80026da:	4b44      	ldr	r3, [pc, #272]	; (80027ec <MX_TIM8_Init+0x158>)
 80026dc:	2200      	movs	r2, #0
 80026de:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e0:	4b42      	ldr	r3, [pc, #264]	; (80027ec <MX_TIM8_Init+0x158>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80026e6:	4b41      	ldr	r3, [pc, #260]	; (80027ec <MX_TIM8_Init+0x158>)
 80026e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026ec:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ee:	4b3f      	ldr	r3, [pc, #252]	; (80027ec <MX_TIM8_Init+0x158>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80026f4:	4b3d      	ldr	r3, [pc, #244]	; (80027ec <MX_TIM8_Init+0x158>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026fa:	4b3c      	ldr	r3, [pc, #240]	; (80027ec <MX_TIM8_Init+0x158>)
 80026fc:	2280      	movs	r2, #128	; 0x80
 80026fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002700:	483a      	ldr	r0, [pc, #232]	; (80027ec <MX_TIM8_Init+0x158>)
 8002702:	f003 fccf 	bl	80060a4 <HAL_TIM_Base_Init>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800270c:	f000 f922 	bl	8002954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002714:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002716:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800271a:	4619      	mov	r1, r3
 800271c:	4833      	ldr	r0, [pc, #204]	; (80027ec <MX_TIM8_Init+0x158>)
 800271e:	f003 fe8d 	bl	800643c <HAL_TIM_ConfigClockSource>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8002728:	f000 f914 	bl	8002954 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800272c:	482f      	ldr	r0, [pc, #188]	; (80027ec <MX_TIM8_Init+0x158>)
 800272e:	f003 fd10 	bl	8006152 <HAL_TIM_PWM_Init>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8002738:	f000 f90c 	bl	8002954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002740:	2300      	movs	r3, #0
 8002742:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002744:	2300      	movs	r3, #0
 8002746:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002748:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800274c:	4619      	mov	r1, r3
 800274e:	4827      	ldr	r0, [pc, #156]	; (80027ec <MX_TIM8_Init+0x158>)
 8002750:	f004 fb90 	bl	8006e74 <HAL_TIMEx_MasterConfigSynchronization>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800275a:	f000 f8fb 	bl	8002954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800275e:	2360      	movs	r3, #96	; 0x60
 8002760:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002766:	2300      	movs	r3, #0
 8002768:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800276a:	2300      	movs	r3, #0
 800276c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800276e:	2300      	movs	r3, #0
 8002770:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002772:	2300      	movs	r3, #0
 8002774:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002776:	2300      	movs	r3, #0
 8002778:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800277a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800277e:	2208      	movs	r2, #8
 8002780:	4619      	mov	r1, r3
 8002782:	481a      	ldr	r0, [pc, #104]	; (80027ec <MX_TIM8_Init+0x158>)
 8002784:	f003 fd46 	bl	8006214 <HAL_TIM_PWM_ConfigChannel>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 800278e:	f000 f8e1 	bl	8002954 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800279a:	2300      	movs	r3, #0
 800279c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80027c2:	2300      	movs	r3, #0
 80027c4:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80027ca:	1d3b      	adds	r3, r7, #4
 80027cc:	4619      	mov	r1, r3
 80027ce:	4807      	ldr	r0, [pc, #28]	; (80027ec <MX_TIM8_Init+0x158>)
 80027d0:	f004 fbd2 	bl	8006f78 <HAL_TIMEx_ConfigBreakDeadTime>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 80027da:	f000 f8bb 	bl	8002954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80027de:	4803      	ldr	r0, [pc, #12]	; (80027ec <MX_TIM8_Init+0x158>)
 80027e0:	f000 fbaa 	bl	8002f38 <HAL_TIM_MspPostInit>

}
 80027e4:	bf00      	nop
 80027e6:	3770      	adds	r7, #112	; 0x70
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000190 	.word	0x20000190
 80027f0:	40013400 	.word	0x40013400

080027f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027f8:	4b22      	ldr	r3, [pc, #136]	; (8002884 <MX_USART2_UART_Init+0x90>)
 80027fa:	4a23      	ldr	r2, [pc, #140]	; (8002888 <MX_USART2_UART_Init+0x94>)
 80027fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027fe:	4b21      	ldr	r3, [pc, #132]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002800:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002806:	4b1f      	ldr	r3, [pc, #124]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002808:	2200      	movs	r2, #0
 800280a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800280c:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <MX_USART2_UART_Init+0x90>)
 800280e:	2200      	movs	r2, #0
 8002810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002812:	4b1c      	ldr	r3, [pc, #112]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002818:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <MX_USART2_UART_Init+0x90>)
 800281a:	220c      	movs	r2, #12
 800281c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800281e:	4b19      	ldr	r3, [pc, #100]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002820:	2200      	movs	r2, #0
 8002822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002824:	4b17      	ldr	r3, [pc, #92]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800282a:	4b16      	ldr	r3, [pc, #88]	; (8002884 <MX_USART2_UART_Init+0x90>)
 800282c:	2200      	movs	r2, #0
 800282e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002832:	2200      	movs	r2, #0
 8002834:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002836:	4b13      	ldr	r3, [pc, #76]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002838:	2200      	movs	r2, #0
 800283a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800283c:	4811      	ldr	r0, [pc, #68]	; (8002884 <MX_USART2_UART_Init+0x90>)
 800283e:	f004 fc3b 	bl	80070b8 <HAL_UART_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002848:	f000 f884 	bl	8002954 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800284c:	2100      	movs	r1, #0
 800284e:	480d      	ldr	r0, [pc, #52]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002850:	f005 f93c 	bl	8007acc <HAL_UARTEx_SetTxFifoThreshold>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800285a:	f000 f87b 	bl	8002954 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800285e:	2100      	movs	r1, #0
 8002860:	4808      	ldr	r0, [pc, #32]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002862:	f005 f971 	bl	8007b48 <HAL_UARTEx_SetRxFifoThreshold>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800286c:	f000 f872 	bl	8002954 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002870:	4804      	ldr	r0, [pc, #16]	; (8002884 <MX_USART2_UART_Init+0x90>)
 8002872:	f005 f8f2 	bl	8007a5a <HAL_UARTEx_DisableFifoMode>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800287c:	f000 f86a 	bl	8002954 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002880:	bf00      	nop
 8002882:	bd80      	pop	{r7, pc}
 8002884:	200001dc 	.word	0x200001dc
 8002888:	40004400 	.word	0x40004400

0800288c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002892:	f107 030c 	add.w	r3, r7, #12
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
 80028a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028a2:	4b2a      	ldr	r3, [pc, #168]	; (800294c <MX_GPIO_Init+0xc0>)
 80028a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a6:	4a29      	ldr	r2, [pc, #164]	; (800294c <MX_GPIO_Init+0xc0>)
 80028a8:	f043 0320 	orr.w	r3, r3, #32
 80028ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ae:	4b27      	ldr	r3, [pc, #156]	; (800294c <MX_GPIO_Init+0xc0>)
 80028b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b2:	f003 0320 	and.w	r3, r3, #32
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	4b24      	ldr	r3, [pc, #144]	; (800294c <MX_GPIO_Init+0xc0>)
 80028bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028be:	4a23      	ldr	r2, [pc, #140]	; (800294c <MX_GPIO_Init+0xc0>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028c6:	4b21      	ldr	r3, [pc, #132]	; (800294c <MX_GPIO_Init+0xc0>)
 80028c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d2:	4b1e      	ldr	r3, [pc, #120]	; (800294c <MX_GPIO_Init+0xc0>)
 80028d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d6:	4a1d      	ldr	r2, [pc, #116]	; (800294c <MX_GPIO_Init+0xc0>)
 80028d8:	f043 0302 	orr.w	r3, r3, #2
 80028dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028de:	4b1b      	ldr	r3, [pc, #108]	; (800294c <MX_GPIO_Init+0xc0>)
 80028e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_15, GPIO_PIN_RESET);
 80028ea:	2200      	movs	r2, #0
 80028ec:	f248 0110 	movw	r1, #32784	; 0x8010
 80028f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f4:	f001 fcde 	bl	80042b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028f8:	2200      	movs	r2, #0
 80028fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028fe:	4814      	ldr	r0, [pc, #80]	; (8002950 <MX_GPIO_Init+0xc4>)
 8002900:	f001 fcd8 	bl	80042b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_15;
 8002904:	f248 0310 	movw	r3, #32784	; 0x8010
 8002908:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290a:	2301      	movs	r3, #1
 800290c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002912:	2300      	movs	r3, #0
 8002914:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002916:	f107 030c 	add.w	r3, r7, #12
 800291a:	4619      	mov	r1, r3
 800291c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002920:	f001 fb46 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292a:	2301      	movs	r3, #1
 800292c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	4619      	mov	r1, r3
 800293c:	4804      	ldr	r0, [pc, #16]	; (8002950 <MX_GPIO_Init+0xc4>)
 800293e:	f001 fb37 	bl	8003fb0 <HAL_GPIO_Init>

}
 8002942:	bf00      	nop
 8002944:	3720      	adds	r7, #32
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40021000 	.word	0x40021000
 8002950:	48000400 	.word	0x48000400

08002954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002958:	b672      	cpsid	i
}
 800295a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800295c:	e7fe      	b.n	800295c <Error_Handler+0x8>
	...

08002960 <operation_main>:
};

int charger_event_flag;
static uint8_t charger_event_counter;

void operation_main(void){
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0

	//open_AIR();
	//open_PRE();

	initialize();
 8002966:	f7fe faca 	bl	8000efe <initialize>
	//fan_energize();
	init_slave_cfg();
 800296a:	f000 f963 	bl	8002c34 <init_slave_cfg>

	for(uint32_t i=0; i<NUMB_REASON_CODES; i++)
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	e008      	b.n	8002986 <operation_main+0x26>
		{
			status_data.error_counters[i]=0;
 8002974:	4a2c      	ldr	r2, [pc, #176]	; (8002a28 <operation_main+0xc8>)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	331a      	adds	r3, #26
 800297a:	2100      	movs	r1, #0
 800297c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(uint32_t i=0; i<NUMB_REASON_CODES; i++)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3301      	adds	r3, #1
 8002984:	60fb      	str	r3, [r7, #12]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d9f3      	bls.n	8002974 <operation_main+0x14>
		}

		status_data.soc = 100;
 800298c:	4b26      	ldr	r3, [pc, #152]	; (8002a28 <operation_main+0xc8>)
 800298e:	4a27      	ldr	r2, [pc, #156]	; (8002a2c <operation_main+0xcc>)
 8002990:	611a      	str	r2, [r3, #16]
		status_data.pec_error_counter = 0;
 8002992:	4b25      	ldr	r3, [pc, #148]	; (8002a28 <operation_main+0xc8>)
 8002994:	2200      	movs	r2, #0
 8002996:	65da      	str	r2, [r3, #92]	; 0x5c
		status_data.pec_error_counter_last = 0;
 8002998:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <operation_main+0xc8>)
 800299a:	2200      	movs	r2, #0
 800299c:	661a      	str	r2, [r3, #96]	; 0x60

		status_data.limping = 0;
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <operation_main+0xc8>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		status_data.recieved_IVT = 0;
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <operation_main+0xc8>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

		status_data.opmode = 0;
 80029ae:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <operation_main+0xc8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		status_data.opmode = (1 << 0)|(1 << 4);
 80029b6:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <operation_main+0xc8>)
 80029b8:	2211      	movs	r2, #17
 80029ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		status_data.mode = 0;
 80029be:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <operation_main+0xc8>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	711a      	strb	r2, [r3, #4]
	while(1){


		switch (status_data.mode){
 80029c4:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <operation_main+0xc8>)
 80029c6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80029ca:	2b03      	cmp	r3, #3
 80029cc:	d82a      	bhi.n	8002a24 <operation_main+0xc4>
 80029ce:	a201      	add	r2, pc, #4	; (adr r2, 80029d4 <operation_main+0x74>)
 80029d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d4:	080029e5 	.word	0x080029e5
 80029d8:	08002a09 	.word	0x08002a09
 80029dc:	08002a25 	.word	0x08002a25
 80029e0:	08002a25 	.word	0x08002a25
			case 0:
				core_routine(RETEST_YES);
 80029e4:	2001      	movs	r0, #1
 80029e6:	f000 f825 	bl	8002a34 <core_routine>

				Send_cell_data(cell_data);
 80029ea:	4811      	ldr	r0, [pc, #68]	; (8002a30 <operation_main+0xd0>)
 80029ec:	f7ff fbd6 	bl	800219c <Send_cell_data>

				uint8_t data[8];
				ReadCANBusMessage(0x521, data, sizeof(data));
 80029f0:	1d3b      	adds	r3, r7, #4
 80029f2:	2208      	movs	r2, #8
 80029f4:	4619      	mov	r1, r3
 80029f6:	f240 5021 	movw	r0, #1313	; 0x521
 80029fa:	f7ff fbad 	bl	8002158 <ReadCANBusMessage>


				HAL_Delay(500);
 80029fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a02:	f000 fcb3 	bl	800336c <HAL_Delay>

				break;
 8002a06:	e00e      	b.n	8002a26 <operation_main+0xc6>
			case 1:
				read_cell_voltage();
 8002a08:	f000 f8ae 	bl	8002b68 <read_cell_voltage>
				get_minmax_voltage(IC_NUM, cell_data, &status_data);
 8002a0c:	4a06      	ldr	r2, [pc, #24]	; (8002a28 <operation_main+0xc8>)
 8002a0e:	4908      	ldr	r1, [pc, #32]	; (8002a30 <operation_main+0xd0>)
 8002a10:	2001      	movs	r0, #1
 8002a12:	f7ff f9e0 	bl	8001dd6 <get_minmax_voltage>
				balance_routine();
 8002a16:	f000 f845 	bl	8002aa4 <balance_routine>
				HAL_Delay(2000);
 8002a1a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a1e:	f000 fca5 	bl	800336c <HAL_Delay>

				break;
 8002a22:	e000      	b.n	8002a26 <operation_main+0xc6>
				break;
			case 3:
				//debug_routine();
				break;
			default:
				break;
 8002a24:	bf00      	nop
		switch (status_data.mode){
 8002a26:	e7cd      	b.n	80029c4 <operation_main+0x64>
 8002a28:	2000032c 	.word	0x2000032c
 8002a2c:	42c80000 	.word	0x42c80000
 8002a30:	200002b8 	.word	0x200002b8

08002a34 <core_routine>:
		Data is checked against limits and a return value is generated.

	\return status of test_limits function (0: OK, -1 FAIL).
*/

int8_t core_routine(int32_t retest){
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	empty_disch_cfg();
 8002a3c:	f000 f854 	bl	8002ae8 <empty_disch_cfg>
	read_cell_voltage();
 8002a40:	f000 f892 	bl	8002b68 <read_cell_voltage>
	read_temp_measurement();
 8002a44:	f000 f8ba 	bl	8002bbc <read_temp_measurement>
	get_minmax_voltage(IC_NUM, cell_data, &status_data);
 8002a48:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <core_routine+0x60>)
 8002a4a:	4913      	ldr	r1, [pc, #76]	; (8002a98 <core_routine+0x64>)
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	f7ff f9c2 	bl	8001dd6 <get_minmax_voltage>
	get_minmax_temperature(IC_NUM, temp_data, &status_data);
 8002a52:	4a10      	ldr	r2, [pc, #64]	; (8002a94 <core_routine+0x60>)
 8002a54:	4911      	ldr	r1, [pc, #68]	; (8002a9c <core_routine+0x68>)
 8002a56:	2001      	movs	r0, #1
 8002a58:	f7ff f92d 	bl	8001cb6 <get_minmax_temperature>
	calculate_power(&status_data);
 8002a5c:	480d      	ldr	r0, [pc, #52]	; (8002a94 <core_routine+0x60>)
 8002a5e:	f7ff f911 	bl	8001c84 <calculate_power>
	set_fan_duty_cycle(get_duty_cycle(status_data.max_temp), status_data.manual_fan_dc);
 8002a62:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <core_routine+0x60>)
 8002a64:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fa4d 	bl	8001f08 <get_duty_cycle>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	461a      	mov	r2, r3
 8002a72:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <core_routine+0x60>)
 8002a74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	f000 f95c 	bl	8002d38 <set_fan_duty_cycle>
#if IVT
	calculate_soc(&status_data);
#endif


	return test_limits(&status_data, &limits, retest);
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4907      	ldr	r1, [pc, #28]	; (8002aa0 <core_routine+0x6c>)
 8002a84:	4803      	ldr	r0, [pc, #12]	; (8002a94 <core_routine+0x60>)
 8002a86:	f000 f949 	bl	8002d1c <test_limits>
 8002a8a:	4603      	mov	r3, r0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	2000032c 	.word	0x2000032c
 8002a98:	200002b8 	.word	0x200002b8
 8002a9c:	200002dc 	.word	0x200002dc
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <balance_routine>:
	Discharge configuration bytes in slave_cfg_tx array are written, and
	configuration is sent to LTC-6811s. After some delay configuration is
	read back to slave_cfg_rx array.
*/
void balance_routine(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af02      	add	r7, sp, #8
	// TODO build_disch_cfg(IC_NUM, cell_data, slave_cfg_tx, &status_data, &limits);
	build_disch_cfg(IC_NUM, cell_data, slave_cfg_tx, &status_data, &limits);
 8002aaa:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <balance_routine+0x30>)
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	4b0a      	ldr	r3, [pc, #40]	; (8002ad8 <balance_routine+0x34>)
 8002ab0:	4a0a      	ldr	r2, [pc, #40]	; (8002adc <balance_routine+0x38>)
 8002ab2:	490b      	ldr	r1, [pc, #44]	; (8002ae0 <balance_routine+0x3c>)
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	f7ff fa5f 	bl	8001f78 <build_disch_cfg>
	build_disch_cfgb(IC_NUM, cell_data, slave_cfgb_tx, &status_data, &limits);
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <balance_routine+0x30>)
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <balance_routine+0x34>)
 8002ac0:	4a08      	ldr	r2, [pc, #32]	; (8002ae4 <balance_routine+0x40>)
 8002ac2:	4907      	ldr	r1, [pc, #28]	; (8002ae0 <balance_routine+0x3c>)
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	f7ff fac1 	bl	800204c <build_disch_cfgb>

	cfg_slaves();
 8002aca:	f000 f903 	bl	8002cd4 <cfg_slaves>

}
 8002ace:	bf00      	nop
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	2000032c 	.word	0x2000032c
 8002adc:	2000030c 	.word	0x2000030c
 8002ae0:	200002b8 	.word	0x200002b8
 8002ae4:	20000314 	.word	0x20000314

08002ae8 <empty_disch_cfg>:

void empty_disch_cfg(void){
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
	WakeUp();
 8002aee:	f7fe f9fb 	bl	8000ee8 <WakeUp>

	for(int i = 0; i < IC_NUM; i++){
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	e02a      	b.n	8002b4e <empty_disch_cfg+0x66>
		slave_cfg_tx[i][4] = 0x00 ;
 8002af8:	4919      	ldr	r1, [pc, #100]	; (8002b60 <empty_disch_cfg+0x78>)
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4413      	add	r3, r2
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	440b      	add	r3, r1
 8002b06:	3304      	adds	r3, #4
 8002b08:	2200      	movs	r2, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][5] = 0x00;
 8002b0c:	4914      	ldr	r1, [pc, #80]	; (8002b60 <empty_disch_cfg+0x78>)
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	440b      	add	r3, r1
 8002b1a:	3305      	adds	r3, #5
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]

		slave_cfgb_tx[i][4] = 0x00 ;
 8002b20:	4910      	ldr	r1, [pc, #64]	; (8002b64 <empty_disch_cfg+0x7c>)
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3304      	adds	r3, #4
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
		slave_cfgb_tx[i][5] = 0x00;
 8002b34:	490b      	ldr	r1, [pc, #44]	; (8002b64 <empty_disch_cfg+0x7c>)
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	4413      	add	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	440b      	add	r3, r1
 8002b42:	3305      	adds	r3, #5
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < IC_NUM; i++){
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	607b      	str	r3, [r7, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	ddd1      	ble.n	8002af8 <empty_disch_cfg+0x10>
	}

	cfg_slaves();
 8002b54:	f000 f8be 	bl	8002cd4 <cfg_slaves>
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	2000030c 	.word	0x2000030c
 8002b64:	20000314 	.word	0x20000314

08002b68 <read_cell_voltage>:

	Up to five consecutive reads are performed in case a CRC (PEC) check fails.

	\return			-1 on pec error, 0 on successful read.
*/
uint8_t read_cell_voltage(void){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
	int8_t pec;
	WakeUp();
 8002b6e:	f7fe f9bb 	bl	8000ee8 <WakeUp>
	adcv();
 8002b72:	f7ff f83f 	bl	8001bf4 <adcv>
	adcv_delay();
 8002b76:	f7fe ffde 	bl	8001b36 <adcv_delay>

	WakeIdle();
 8002b7a:	f7fe f9ab 	bl	8000ed4 <WakeIdle>

	for(uint8_t reg = 0; reg < 5; reg++){
 8002b7e:	2300      	movs	r3, #0
 8002b80:	71fb      	strb	r3, [r7, #7]
 8002b82:	e011      	b.n	8002ba8 <read_cell_voltage+0x40>
		pec = rdcv(0, IC_NUM, cell_data);
 8002b84:	4a0c      	ldr	r2, [pc, #48]	; (8002bb8 <read_cell_voltage+0x50>)
 8002b86:	2101      	movs	r1, #1
 8002b88:	2000      	movs	r0, #0
 8002b8a:	f7fe fcd7 	bl	800153c <rdcv>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71bb      	strb	r3, [r7, #6]
		if (pec == 0) {
 8002b92:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <read_cell_voltage+0x36>
			return 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e008      	b.n	8002bb0 <read_cell_voltage+0x48>
		}
		else increase_pec_counter();
 8002b9e:	f000 f83b 	bl	8002c18 <increase_pec_counter>
	for(uint8_t reg = 0; reg < 5; reg++){
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	71fb      	strb	r3, [r7, #7]
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d9ea      	bls.n	8002b84 <read_cell_voltage+0x1c>
	}
	//goto_safe_state(PEC_ERROR);
	return -1;
 8002bae:	23ff      	movs	r3, #255	; 0xff

}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	200002b8 	.word	0x200002b8

08002bbc <read_temp_measurement>:

	Up to five consecutive reads are performed in case a CRC (PEC) check fails.

	\return			-1 on pec error, 0 on successful read.
*/
uint8_t read_temp_measurement(void){
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
	int8_t pec;
	WakeUp();
 8002bc2:	f7fe f991 	bl	8000ee8 <WakeUp>
	adax();
 8002bc6:	f7ff f839 	bl	8001c3c <adax>
	adax_delay();
 8002bca:	f7fe ffbd 	bl	8001b48 <adax_delay>
	WakeIdle();
 8002bce:	f7fe f981 	bl	8000ed4 <WakeIdle>

	for (uint8_t i = 0; i < 5; i++)	{ //for (uint8_t i = 0; i < 5; i++)	{
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	71fb      	strb	r3, [r7, #7]
 8002bd6:	e015      	b.n	8002c04 <read_temp_measurement+0x48>
			 pec = rdaux(0, IC_NUM, temp_data);  // pec = ltc6804_rdaux(0, IC_NUM, temp_data);
 8002bd8:	4a0e      	ldr	r2, [pc, #56]	; (8002c14 <read_temp_measurement+0x58>)
 8002bda:	2101      	movs	r1, #1
 8002bdc:	2000      	movs	r0, #0
 8002bde:	f7fe fe62 	bl	80018a6 <rdaux>
 8002be2:	4603      	mov	r3, r0
 8002be4:	71bb      	strb	r3, [r7, #6]
			 temp_calc(IC_NUM, temp_data); // Moved out of 'if' to execute even on pec error
 8002be6:	490b      	ldr	r1, [pc, #44]	; (8002c14 <read_temp_measurement+0x58>)
 8002be8:	2001      	movs	r0, #1
 8002bea:	f000 fa71 	bl	80030d0 <temp_calc>
			if (pec == 0) {
 8002bee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <read_temp_measurement+0x3e>
				return 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	e008      	b.n	8002c0c <read_temp_measurement+0x50>
			} else {
				increase_pec_counter();
 8002bfa:	f000 f80d 	bl	8002c18 <increase_pec_counter>
	for (uint8_t i = 0; i < 5; i++)	{ //for (uint8_t i = 0; i < 5; i++)	{
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	3301      	adds	r3, #1
 8002c02:	71fb      	strb	r3, [r7, #7]
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d9e6      	bls.n	8002bd8 <read_temp_measurement+0x1c>
			}
		}
		//goto_safe_state(PEC_ERROR);
		return -1;
 8002c0a:	23ff      	movs	r3, #255	; 0xff

}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	200002dc 	.word	0x200002dc

08002c18 <increase_pec_counter>:

void increase_pec_counter(void){
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
	status_data.pec_error_counter+=1;
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <increase_pec_counter+0x18>)
 8002c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c20:	3301      	adds	r3, #1
 8002c22:	4a03      	ldr	r2, [pc, #12]	; (8002c30 <increase_pec_counter+0x18>)
 8002c24:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002c26:	bf00      	nop
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	2000032c 	.word	0x2000032c

08002c34 <init_slave_cfg>:
void init_slave_cfg(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < IC_NUM; i++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	71fb      	strb	r3, [r7, #7]
 8002c3e:	e03d      	b.n	8002cbc <init_slave_cfg+0x88>
	{
		slave_cfg_tx[i][0] = 0xfe;
 8002c40:	79fa      	ldrb	r2, [r7, #7]
 8002c42:	4923      	ldr	r1, [pc, #140]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	440b      	add	r3, r1
 8002c4e:	22fe      	movs	r2, #254	; 0xfe
 8002c50:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][1] = 0x00;
 8002c52:	79fa      	ldrb	r2, [r7, #7]
 8002c54:	491e      	ldr	r1, [pc, #120]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002c56:	4613      	mov	r3, r2
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	440b      	add	r3, r1
 8002c60:	3301      	adds	r3, #1
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][2] = 0x00;
 8002c66:	79fa      	ldrb	r2, [r7, #7]
 8002c68:	4919      	ldr	r1, [pc, #100]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4413      	add	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	440b      	add	r3, r1
 8002c74:	3302      	adds	r3, #2
 8002c76:	2200      	movs	r2, #0
 8002c78:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][3] = 0x00;
 8002c7a:	79fa      	ldrb	r2, [r7, #7]
 8002c7c:	4914      	ldr	r1, [pc, #80]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002c7e:	4613      	mov	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4413      	add	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	440b      	add	r3, r1
 8002c88:	3303      	adds	r3, #3
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][4] = 0x00;
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	490f      	ldr	r1, [pc, #60]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	440b      	add	r3, r1
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	701a      	strb	r2, [r3, #0]
		slave_cfg_tx[i][5] = 0x00;
 8002ca2:	79fa      	ldrb	r2, [r7, #7]
 8002ca4:	490a      	ldr	r1, [pc, #40]	; (8002cd0 <init_slave_cfg+0x9c>)
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	440b      	add	r3, r1
 8002cb0:	3305      	adds	r3, #5
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < IC_NUM; i++)
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	71fb      	strb	r3, [r7, #7]
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d0be      	beq.n	8002c40 <init_slave_cfg+0xc>
	}
}
 8002cc2:	bf00      	nop
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	2000030c 	.word	0x2000030c

08002cd4 <cfg_slaves>:

void cfg_slaves(void){
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
	WakeUp();
 8002cd8:	f7fe f906 	bl	8000ee8 <WakeUp>
	wrcfg(IC_NUM, slave_cfg_tx);
 8002cdc:	490b      	ldr	r1, [pc, #44]	; (8002d0c <cfg_slaves+0x38>)
 8002cde:	2001      	movs	r0, #1
 8002ce0:	f7fe f9b2 	bl	8001048 <wrcfg>
	WakeUp();
 8002ce4:	f7fe f900 	bl	8000ee8 <WakeUp>
	wrcfgb(IC_NUM, slave_cfgb_tx); //TODO
 8002ce8:	4909      	ldr	r1, [pc, #36]	; (8002d10 <cfg_slaves+0x3c>)
 8002cea:	2001      	movs	r0, #1
 8002cec:	f7fe fadb 	bl	80012a6 <wrcfgb>
	delay_u(500);
 8002cf0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cf4:	f7ff facc 	bl	8002290 <delay_u>
	rdcfg(IC_NUM, slave_cfg_rx);
 8002cf8:	4906      	ldr	r1, [pc, #24]	; (8002d14 <cfg_slaves+0x40>)
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	f7fe fa3a 	bl	8001174 <rdcfg>
	rdcfgb(IC_NUM, slave_cfgb_rx);
 8002d00:	4905      	ldr	r1, [pc, #20]	; (8002d18 <cfg_slaves+0x44>)
 8002d02:	2001      	movs	r0, #1
 8002d04:	f7fe fb71 	bl	80013ea <rdcfgb>
}
 8002d08:	bf00      	nop
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	2000030c 	.word	0x2000030c
 8002d10:	20000314 	.word	0x20000314
 8002d14:	2000031c 	.word	0x2000031c
 8002d18:	20000324 	.word	0x20000324

08002d1c <test_limits>:

int8_t test_limits(status_data_t *status_data, limit_t *limit, int32_t retest){
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
	{
		status_data->error_counters[OVERTEMP]--;
	}
#endif
*/
	return 0;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <set_fan_duty_cycle>:
void pwm_init(void){
	TIM8->CCR3 = INIT_DUTY_VALUE;
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
}

void set_fan_duty_cycle(uint8_t dc, int manual_mode_bit){
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	6039      	str	r1, [r7, #0]
 8002d42:	71fb      	strb	r3, [r7, #7]
	if (dc >= 100) {
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	2b63      	cmp	r3, #99	; 0x63
 8002d48:	d902      	bls.n	8002d50 <set_fan_duty_cycle+0x18>
			dc = 100;
 8002d4a:	2364      	movs	r3, #100	; 0x64
 8002d4c:	71fb      	strb	r3, [r7, #7]
 8002d4e:	e004      	b.n	8002d5a <set_fan_duty_cycle+0x22>
		} else if (dc <= 0) {
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <set_fan_duty_cycle+0x22>
			dc = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	71fb      	strb	r3, [r7, #7]
		}

		if (manual_mode_bit == 0) {
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d102      	bne.n	8002d66 <set_fan_duty_cycle+0x2e>
			TIM8->CCR3 = INIT_DUTY_VALUE;
 8002d60:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <set_fan_duty_cycle+0x3c>)
 8002d62:	221e      	movs	r2, #30
 8002d64:	63da      	str	r2, [r3, #60]	; 0x3c
		}
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40013400 	.word	0x40013400

08002d78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <HAL_MspInit+0x44>)
 8002d80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d82:	4a0e      	ldr	r2, [pc, #56]	; (8002dbc <HAL_MspInit+0x44>)
 8002d84:	f043 0301 	orr.w	r3, r3, #1
 8002d88:	6613      	str	r3, [r2, #96]	; 0x60
 8002d8a:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <HAL_MspInit+0x44>)
 8002d8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <HAL_MspInit+0x44>)
 8002d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9a:	4a08      	ldr	r2, [pc, #32]	; (8002dbc <HAL_MspInit+0x44>)
 8002d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da0:	6593      	str	r3, [r2, #88]	; 0x58
 8002da2:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <HAL_MspInit+0x44>)
 8002da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000

08002dc0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b09a      	sub	sp, #104	; 0x68
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	2244      	movs	r2, #68	; 0x44
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f004 ff67 	bl	8007cb4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a20      	ldr	r2, [pc, #128]	; (8002e6c <HAL_FDCAN_MspInit+0xac>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d139      	bne.n	8002e64 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002df4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002df6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dfa:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dfc:	f107 0310 	add.w	r3, r7, #16
 8002e00:	4618      	mov	r0, r3
 8002e02:	f002 f847 	bl	8004e94 <HAL_RCCEx_PeriphCLKConfig>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002e0c:	f7ff fda2 	bl	8002954 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002e10:	4b17      	ldr	r3, [pc, #92]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e1a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e1c:	4b14      	ldr	r3, [pc, #80]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e28:	4b11      	ldr	r3, [pc, #68]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2c:	4a10      	ldr	r2, [pc, #64]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e34:	4b0e      	ldr	r3, [pc, #56]	; (8002e70 <HAL_FDCAN_MspInit+0xb0>)
 8002e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e40:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e44:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e46:	2302      	movs	r3, #2
 8002e48:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002e52:	2309      	movs	r3, #9
 8002e54:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e56:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e60:	f001 f8a6 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8002e64:	bf00      	nop
 8002e66:	3768      	adds	r7, #104	; 0x68
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40006400 	.word	0x40006400
 8002e70:	40021000 	.word	0x40021000

08002e74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08a      	sub	sp, #40	; 0x28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a17      	ldr	r2, [pc, #92]	; (8002ef0 <HAL_SPI_MspInit+0x7c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d128      	bne.n	8002ee8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e96:	4b17      	ldr	r3, [pc, #92]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e9a:	4a16      	ldr	r2, [pc, #88]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002e9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ea0:	6613      	str	r3, [r2, #96]	; 0x60
 8002ea2:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eae:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eb2:	4a10      	ldr	r2, [pc, #64]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002eb4:	f043 0301 	orr.w	r3, r3, #1
 8002eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eba:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002ec6:	23e0      	movs	r3, #224	; 0xe0
 8002ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ed6:	2305      	movs	r3, #5
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eda:	f107 0314 	add.w	r3, r7, #20
 8002ede:	4619      	mov	r1, r3
 8002ee0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ee4:	f001 f864 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002ee8:	bf00      	nop
 8002eea:	3728      	adds	r7, #40	; 0x28
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40013000 	.word	0x40013000
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a0a      	ldr	r2, [pc, #40]	; (8002f30 <HAL_TIM_Base_MspInit+0x38>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d10b      	bne.n	8002f22 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <HAL_TIM_Base_MspInit+0x3c>)
 8002f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f0e:	4a09      	ldr	r2, [pc, #36]	; (8002f34 <HAL_TIM_Base_MspInit+0x3c>)
 8002f10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f14:	6613      	str	r3, [r2, #96]	; 0x60
 8002f16:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <HAL_TIM_Base_MspInit+0x3c>)
 8002f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002f22:	bf00      	nop
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40013400 	.word	0x40013400
 8002f34:	40021000 	.word	0x40021000

08002f38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f40:	f107 030c 	add.w	r3, r7, #12
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]
 8002f48:	605a      	str	r2, [r3, #4]
 8002f4a:	609a      	str	r2, [r3, #8]
 8002f4c:	60da      	str	r2, [r3, #12]
 8002f4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a11      	ldr	r2, [pc, #68]	; (8002f9c <HAL_TIM_MspPostInit+0x64>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d11b      	bne.n	8002f92 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5a:	4b11      	ldr	r3, [pc, #68]	; (8002fa0 <HAL_TIM_MspPostInit+0x68>)
 8002f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5e:	4a10      	ldr	r2, [pc, #64]	; (8002fa0 <HAL_TIM_MspPostInit+0x68>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f66:	4b0e      	ldr	r3, [pc, #56]	; (8002fa0 <HAL_TIM_MspPostInit+0x68>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PB5     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f72:	2320      	movs	r3, #32
 8002f74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f76:	2302      	movs	r3, #2
 8002f78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002f82:	2303      	movs	r3, #3
 8002f84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f86:	f107 030c 	add.w	r3, r7, #12
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4805      	ldr	r0, [pc, #20]	; (8002fa4 <HAL_TIM_MspPostInit+0x6c>)
 8002f8e:	f001 f80f 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002f92:	bf00      	nop
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40013400 	.word	0x40013400
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	48000400 	.word	0x48000400

08002fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b09a      	sub	sp, #104	; 0x68
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
 8002fbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fc0:	f107 0310 	add.w	r3, r7, #16
 8002fc4:	2244      	movs	r2, #68	; 0x44
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f004 fe73 	bl	8007cb4 <memset>
  if(huart->Instance==USART2)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a1f      	ldr	r2, [pc, #124]	; (8003050 <HAL_UART_MspInit+0xa8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d136      	bne.n	8003046 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fe0:	f107 0310 	add.w	r3, r7, #16
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f001 ff55 	bl	8004e94 <HAL_RCCEx_PeriphCLKConfig>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ff0:	f7ff fcb0 	bl	8002954 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ff4:	4b17      	ldr	r3, [pc, #92]	; (8003054 <HAL_UART_MspInit+0xac>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff8:	4a16      	ldr	r2, [pc, #88]	; (8003054 <HAL_UART_MspInit+0xac>)
 8002ffa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ffe:	6593      	str	r3, [r2, #88]	; 0x58
 8003000:	4b14      	ldr	r3, [pc, #80]	; (8003054 <HAL_UART_MspInit+0xac>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <HAL_UART_MspInit+0xac>)
 800300e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003010:	4a10      	ldr	r2, [pc, #64]	; (8003054 <HAL_UART_MspInit+0xac>)
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003018:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <HAL_UART_MspInit+0xac>)
 800301a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8003024:	230c      	movs	r3, #12
 8003026:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003028:	2302      	movs	r3, #2
 800302a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302c:	2300      	movs	r3, #0
 800302e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003030:	2300      	movs	r3, #0
 8003032:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003034:	2307      	movs	r3, #7
 8003036:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003038:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800303c:	4619      	mov	r1, r3
 800303e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003042:	f000 ffb5 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003046:	bf00      	nop
 8003048:	3768      	adds	r7, #104	; 0x68
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	40004400 	.word	0x40004400
 8003054:	40021000 	.word	0x40021000

08003058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800305c:	e7fe      	b.n	800305c <NMI_Handler+0x4>

0800305e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003062:	e7fe      	b.n	8003062 <HardFault_Handler+0x4>

08003064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <MemManage_Handler+0x4>

0800306a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <BusFault_Handler+0x4>

08003070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003074:	e7fe      	b.n	8003074 <UsageFault_Handler+0x4>

08003076 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003092:	b480      	push	{r7}
 8003094:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030a4:	f000 f944 	bl	8003330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}

080030ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <SystemInit+0x20>)
 80030b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b6:	4a05      	ldr	r2, [pc, #20]	; (80030cc <SystemInit+0x20>)
 80030b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <temp_calc>:





void temp_calc(uint8_t total_ic,  temp_data_t temp_data[][GPIO_NUM]){ //fix arguments
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	6039      	str	r1, [r7, #0]
 80030da:	71fb      	strb	r3, [r7, #7]
	float v, r, vv , t;
	for(int i = 0; i < total_ic; i++){
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
 80030e0:	e091      	b.n	8003206 <temp_calc+0x136>
		for(int j = 0; j < GPIO_NUM; j++){
 80030e2:	2300      	movs	r3, #0
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e087      	b.n	80031f8 <temp_calc+0x128>
			//vv =  ic[i].aux.a_codes[j];
			vv = temp_data[i][j].raw;
 80030e8:	69fa      	ldr	r2, [r7, #28]
 80030ea:	4613      	mov	r3, r2
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4413      	add	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	461a      	mov	r2, r3
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	4413      	add	r3, r2
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003106:	edc7 7a05 	vstr	s15, [r7, #20]
			v = vv/10000;
 800310a:	ed97 7a05 	vldr	s14, [r7, #20]
 800310e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003230 <temp_calc+0x160>
 8003112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003116:	edc7 7a04 	vstr	s15, [r7, #16]
			r = (v*10000)/(3-v);
 800311a:	edd7 7a04 	vldr	s15, [r7, #16]
 800311e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8003230 <temp_calc+0x160>
 8003122:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003126:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800312a:	edd7 7a04 	vldr	s15, [r7, #16]
 800312e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003136:	edc7 7a03 	vstr	s15, [r7, #12]
			t = log(r/10000);
 800313a:	edd7 7a03 	vldr	s15, [r7, #12]
 800313e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003230 <temp_calc+0x160>
 8003142:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003146:	ee16 0a90 	vmov	r0, s13
 800314a:	f7fd f9c9 	bl	80004e0 <__aeabi_f2d>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	ec43 2b10 	vmov	d0, r2, r3
 8003156:	f004 fdb7 	bl	8007cc8 <log>
 800315a:	ec53 2b10 	vmov	r2, r3, d0
 800315e:	4610      	mov	r0, r2
 8003160:	4619      	mov	r1, r3
 8003162:	f7fd fce5 	bl	8000b30 <__aeabi_d2f>
 8003166:	4603      	mov	r3, r0
 8003168:	60bb      	str	r3, [r7, #8]
			    t = t / 3660;
 800316a:	ed97 7a02 	vldr	s14, [r7, #8]
 800316e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8003234 <temp_calc+0x164>
 8003172:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003176:	edc7 7a02 	vstr	s15, [r7, #8]
			    t = t + 1/298.15;
 800317a:	68b8      	ldr	r0, [r7, #8]
 800317c:	f7fd f9b0 	bl	80004e0 <__aeabi_f2d>
 8003180:	a327      	add	r3, pc, #156	; (adr r3, 8003220 <temp_calc+0x150>)
 8003182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003186:	f7fd f84d 	bl	8000224 <__adddf3>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4610      	mov	r0, r2
 8003190:	4619      	mov	r1, r3
 8003192:	f7fd fccd 	bl	8000b30 <__aeabi_d2f>
 8003196:	4603      	mov	r3, r0
 8003198:	60bb      	str	r3, [r7, #8]
			    t = 1/t;
 800319a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800319e:	ed97 7a02 	vldr	s14, [r7, #8]
 80031a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031a6:	edc7 7a02 	vstr	s15, [r7, #8]

			    t -= 273.15;
 80031aa:	68b8      	ldr	r0, [r7, #8]
 80031ac:	f7fd f998 	bl	80004e0 <__aeabi_f2d>
 80031b0:	a31d      	add	r3, pc, #116	; (adr r3, 8003228 <temp_calc+0x158>)
 80031b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b6:	f7fd f833 	bl	8000220 <__aeabi_dsub>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4610      	mov	r0, r2
 80031c0:	4619      	mov	r1, r3
 80031c2:	f7fd fcb5 	bl	8000b30 <__aeabi_d2f>
 80031c6:	4603      	mov	r3, r0
 80031c8:	60bb      	str	r3, [r7, #8]
		temp_data[i][j].temp = (int)t;
 80031ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80031ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031d2:	69fa      	ldr	r2, [r7, #28]
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	461a      	mov	r2, r3
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	441a      	add	r2, r3
 80031e2:	ee17 3a90 	vmov	r3, s15
 80031e6:	b219      	sxth	r1, r3
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	460a      	mov	r2, r1
 80031f0:	805a      	strh	r2, [r3, #2]
		for(int j = 0; j < GPIO_NUM; j++){
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	3301      	adds	r3, #1
 80031f6:	61bb      	str	r3, [r7, #24]
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	2b0b      	cmp	r3, #11
 80031fc:	f77f af74 	ble.w	80030e8 <temp_calc+0x18>
	for(int i = 0; i < total_ic; i++){
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	3301      	adds	r3, #1
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	79fb      	ldrb	r3, [r7, #7]
 8003208:	69fa      	ldr	r2, [r7, #28]
 800320a:	429a      	cmp	r2, r3
 800320c:	f6ff af69 	blt.w	80030e2 <temp_calc+0x12>
		//	ic[i].aux.s_temp[j] = t;

		}
	}

}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3720      	adds	r7, #32
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	f3af 8000 	nop.w
 8003220:	dcb5db83 	.word	0xdcb5db83
 8003224:	3f6b79e1 	.word	0x3f6b79e1
 8003228:	66666666 	.word	0x66666666
 800322c:	40711266 	.word	0x40711266
 8003230:	461c4000 	.word	0x461c4000
 8003234:	4564c000 	.word	0x4564c000

08003238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003238:	480d      	ldr	r0, [pc, #52]	; (8003270 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800323a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800323c:	480d      	ldr	r0, [pc, #52]	; (8003274 <LoopForever+0x6>)
  ldr r1, =_edata
 800323e:	490e      	ldr	r1, [pc, #56]	; (8003278 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003240:	4a0e      	ldr	r2, [pc, #56]	; (800327c <LoopForever+0xe>)
  movs r3, #0
 8003242:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003244:	e002      	b.n	800324c <LoopCopyDataInit>

08003246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800324a:	3304      	adds	r3, #4

0800324c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800324c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800324e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003250:	d3f9      	bcc.n	8003246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003252:	4a0b      	ldr	r2, [pc, #44]	; (8003280 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003254:	4c0b      	ldr	r4, [pc, #44]	; (8003284 <LoopForever+0x16>)
  movs r3, #0
 8003256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003258:	e001      	b.n	800325e <LoopFillZerobss>

0800325a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800325a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800325c:	3204      	adds	r2, #4

0800325e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800325e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003260:	d3fb      	bcc.n	800325a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003262:	f7ff ff23 	bl	80030ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003266:	f004 fd01 	bl	8007c6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800326a:	f7ff f8b5 	bl	80023d8 <main>

0800326e <LoopForever>:

LoopForever:
    b LoopForever
 800326e:	e7fe      	b.n	800326e <LoopForever>
  ldr   r0, =_estack
 8003270:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003278:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 800327c:	0800854c 	.word	0x0800854c
  ldr r2, =_sbss
 8003280:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8003284:	200003fc 	.word	0x200003fc

08003288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003288:	e7fe      	b.n	8003288 <ADC1_2_IRQHandler>

0800328a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003294:	2003      	movs	r0, #3
 8003296:	f000 f93d 	bl	8003514 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800329a:	2000      	movs	r0, #0
 800329c:	f000 f80e 	bl	80032bc <HAL_InitTick>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	71fb      	strb	r3, [r7, #7]
 80032aa:	e001      	b.n	80032b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032ac:	f7ff fd64 	bl	8002d78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032b0:	79fb      	ldrb	r3, [r7, #7]

}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
	...

080032bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80032c8:	4b16      	ldr	r3, [pc, #88]	; (8003324 <HAL_InitTick+0x68>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d022      	beq.n	8003316 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80032d0:	4b15      	ldr	r3, [pc, #84]	; (8003328 <HAL_InitTick+0x6c>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <HAL_InitTick+0x68>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80032dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 f93a 	bl	800355e <HAL_SYSTICK_Config>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10f      	bne.n	8003310 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b0f      	cmp	r3, #15
 80032f4:	d809      	bhi.n	800330a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f6:	2200      	movs	r2, #0
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	f04f 30ff 	mov.w	r0, #4294967295
 80032fe:	f000 f914 	bl	800352a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003302:	4a0a      	ldr	r2, [pc, #40]	; (800332c <HAL_InitTick+0x70>)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	e007      	b.n	800331a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	73fb      	strb	r3, [r7, #15]
 800330e:	e004      	b.n	800331a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
 8003314:	e001      	b.n	800331a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800331a:	7bfb      	ldrb	r3, [r7, #15]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000038 	.word	0x20000038
 8003328:	20000030 	.word	0x20000030
 800332c:	20000034 	.word	0x20000034

08003330 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <HAL_IncTick+0x1c>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_IncTick+0x20>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4413      	add	r3, r2
 800333e:	4a03      	ldr	r2, [pc, #12]	; (800334c <HAL_IncTick+0x1c>)
 8003340:	6013      	str	r3, [r2, #0]
}
 8003342:	bf00      	nop
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	200003f8 	.word	0x200003f8
 8003350:	20000038 	.word	0x20000038

08003354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return uwTick;
 8003358:	4b03      	ldr	r3, [pc, #12]	; (8003368 <HAL_GetTick+0x14>)
 800335a:	681b      	ldr	r3, [r3, #0]
}
 800335c:	4618      	mov	r0, r3
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	200003f8 	.word	0x200003f8

0800336c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003374:	f7ff ffee 	bl	8003354 <HAL_GetTick>
 8003378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003384:	d004      	beq.n	8003390 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003386:	4b09      	ldr	r3, [pc, #36]	; (80033ac <HAL_Delay+0x40>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	4413      	add	r3, r2
 800338e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003390:	bf00      	nop
 8003392:	f7ff ffdf 	bl	8003354 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d8f7      	bhi.n	8003392 <HAL_Delay+0x26>
  {
  }
}
 80033a2:	bf00      	nop
 80033a4:	bf00      	nop
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000038 	.word	0x20000038

080033b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033c0:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033cc:	4013      	ands	r3, r2
 80033ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033e2:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	60d3      	str	r3, [r2, #12]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033fc:	4b04      	ldr	r3, [pc, #16]	; (8003410 <__NVIC_GetPriorityGrouping+0x18>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	f003 0307 	and.w	r3, r3, #7
}
 8003406:	4618      	mov	r0, r3
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	6039      	str	r1, [r7, #0]
 800341e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003424:	2b00      	cmp	r3, #0
 8003426:	db0a      	blt.n	800343e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	b2da      	uxtb	r2, r3
 800342c:	490c      	ldr	r1, [pc, #48]	; (8003460 <__NVIC_SetPriority+0x4c>)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	0112      	lsls	r2, r2, #4
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	440b      	add	r3, r1
 8003438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800343c:	e00a      	b.n	8003454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	b2da      	uxtb	r2, r3
 8003442:	4908      	ldr	r1, [pc, #32]	; (8003464 <__NVIC_SetPriority+0x50>)
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	3b04      	subs	r3, #4
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	b2d2      	uxtb	r2, r2
 8003450:	440b      	add	r3, r1
 8003452:	761a      	strb	r2, [r3, #24]
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	e000e100 	.word	0xe000e100
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003468:	b480      	push	{r7}
 800346a:	b089      	sub	sp, #36	; 0x24
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	f1c3 0307 	rsb	r3, r3, #7
 8003482:	2b04      	cmp	r3, #4
 8003484:	bf28      	it	cs
 8003486:	2304      	movcs	r3, #4
 8003488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	3304      	adds	r3, #4
 800348e:	2b06      	cmp	r3, #6
 8003490:	d902      	bls.n	8003498 <NVIC_EncodePriority+0x30>
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3b03      	subs	r3, #3
 8003496:	e000      	b.n	800349a <NVIC_EncodePriority+0x32>
 8003498:	2300      	movs	r3, #0
 800349a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800349c:	f04f 32ff 	mov.w	r2, #4294967295
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	43da      	mvns	r2, r3
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	401a      	ands	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034b0:	f04f 31ff 	mov.w	r1, #4294967295
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ba:	43d9      	mvns	r1, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c0:	4313      	orrs	r3, r2
         );
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3724      	adds	r7, #36	; 0x24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3b01      	subs	r3, #1
 80034dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034e0:	d301      	bcc.n	80034e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034e2:	2301      	movs	r3, #1
 80034e4:	e00f      	b.n	8003506 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034e6:	4a0a      	ldr	r2, [pc, #40]	; (8003510 <SysTick_Config+0x40>)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ee:	210f      	movs	r1, #15
 80034f0:	f04f 30ff 	mov.w	r0, #4294967295
 80034f4:	f7ff ff8e 	bl	8003414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034f8:	4b05      	ldr	r3, [pc, #20]	; (8003510 <SysTick_Config+0x40>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034fe:	4b04      	ldr	r3, [pc, #16]	; (8003510 <SysTick_Config+0x40>)
 8003500:	2207      	movs	r2, #7
 8003502:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	e000e010 	.word	0xe000e010

08003514 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f7ff ff47 	bl	80033b0 <__NVIC_SetPriorityGrouping>
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b086      	sub	sp, #24
 800352e:	af00      	add	r7, sp, #0
 8003530:	4603      	mov	r3, r0
 8003532:	60b9      	str	r1, [r7, #8]
 8003534:	607a      	str	r2, [r7, #4]
 8003536:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003538:	f7ff ff5e 	bl	80033f8 <__NVIC_GetPriorityGrouping>
 800353c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68b9      	ldr	r1, [r7, #8]
 8003542:	6978      	ldr	r0, [r7, #20]
 8003544:	f7ff ff90 	bl	8003468 <NVIC_EncodePriority>
 8003548:	4602      	mov	r2, r0
 800354a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ff5f 	bl	8003414 <__NVIC_SetPriority>
}
 8003556:	bf00      	nop
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b082      	sub	sp, #8
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff ffb2 	bl	80034d0 <SysTick_Config>
 800356c:	4603      	mov	r3, r0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
	...

08003578 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e147      	b.n	800381a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d106      	bne.n	80035a4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7ff fc0e 	bl	8002dc0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699a      	ldr	r2, [r3, #24]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0210 	bic.w	r2, r2, #16
 80035b2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035b4:	f7ff fece 	bl	8003354 <HAL_GetTick>
 80035b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80035ba:	e012      	b.n	80035e2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80035bc:	f7ff feca 	bl	8003354 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b0a      	cmp	r3, #10
 80035c8:	d90b      	bls.n	80035e2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ce:	f043 0201 	orr.w	r2, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2203      	movs	r2, #3
 80035da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e11b      	b.n	800381a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d0e5      	beq.n	80035bc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699a      	ldr	r2, [r3, #24]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f042 0201 	orr.w	r2, r2, #1
 80035fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003600:	f7ff fea8 	bl	8003354 <HAL_GetTick>
 8003604:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003606:	e012      	b.n	800362e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003608:	f7ff fea4 	bl	8003354 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b0a      	cmp	r3, #10
 8003614:	d90b      	bls.n	800362e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2203      	movs	r2, #3
 8003626:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0f5      	b.n	800381a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0e5      	beq.n	8003608 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	699a      	ldr	r2, [r3, #24]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f042 0202 	orr.w	r2, r2, #2
 800364a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a74      	ldr	r2, [pc, #464]	; (8003824 <HAL_FDCAN_Init+0x2ac>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d103      	bne.n	800365e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003656:	4a74      	ldr	r2, [pc, #464]	; (8003828 <HAL_FDCAN_Init+0x2b0>)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	7c1b      	ldrb	r3, [r3, #16]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d108      	bne.n	8003678 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699a      	ldr	r2, [r3, #24]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003674:	619a      	str	r2, [r3, #24]
 8003676:	e007      	b.n	8003688 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003686:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	7c5b      	ldrb	r3, [r3, #17]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d108      	bne.n	80036a2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	699a      	ldr	r2, [r3, #24]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800369e:	619a      	str	r2, [r3, #24]
 80036a0:	e007      	b.n	80036b2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699a      	ldr	r2, [r3, #24]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	7c9b      	ldrb	r3, [r3, #18]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d108      	bne.n	80036cc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699a      	ldr	r2, [r3, #24]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036c8:	619a      	str	r2, [r3, #24]
 80036ca:	e007      	b.n	80036dc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	699a      	ldr	r2, [r3, #24]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80036da:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	699a      	ldr	r2, [r3, #24]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8003700:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0210 	bic.w	r2, r2, #16
 8003710:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d108      	bne.n	800372c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	699a      	ldr	r2, [r3, #24]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0204 	orr.w	r2, r2, #4
 8003728:	619a      	str	r2, [r3, #24]
 800372a:	e02c      	b.n	8003786 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d028      	beq.n	8003786 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	2b02      	cmp	r3, #2
 800373a:	d01c      	beq.n	8003776 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	699a      	ldr	r2, [r3, #24]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800374a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691a      	ldr	r2, [r3, #16]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0210 	orr.w	r2, r2, #16
 800375a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	2b03      	cmp	r3, #3
 8003762:	d110      	bne.n	8003786 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699a      	ldr	r2, [r3, #24]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0220 	orr.w	r2, r2, #32
 8003772:	619a      	str	r2, [r3, #24]
 8003774:	e007      	b.n	8003786 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	699a      	ldr	r2, [r3, #24]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f042 0220 	orr.w	r2, r2, #32
 8003784:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	3b01      	subs	r3, #1
 800378c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	3b01      	subs	r3, #1
 8003794:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003796:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800379e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80037ae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80037b0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ba:	d115      	bne.n	80037e8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c6:	3b01      	subs	r3, #1
 80037c8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037ca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d0:	3b01      	subs	r3, #1
 80037d2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80037d4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037dc:	3b01      	subs	r3, #1
 80037de:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80037e4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037e6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fb04 	bl	8003e0c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40006400 	.word	0x40006400
 8003828:	40006500 	.word	0x40006500

0800382c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800383c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d002      	beq.n	800384a <HAL_FDCAN_ConfigFilter+0x1e>
 8003844:	7dfb      	ldrb	r3, [r7, #23]
 8003846:	2b02      	cmp	r3, #2
 8003848:	d13d      	bne.n	80038c6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d119      	bne.n	8003886 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800385e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003866:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	e01d      	b.n	80038c2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	075a      	lsls	r2, r3, #29
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	4313      	orrs	r3, r2
 8003892:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	079a      	lsls	r2, r3, #30
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4413      	add	r3, r2
 80038ae:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	3304      	adds	r3, #4
 80038ba:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80038c2:	2300      	movs	r3, #0
 80038c4:	e006      	b.n	80038d4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ca:	f043 0202 	orr.w	r2, r3, #2
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
  }
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
 80038ec:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d116      	bne.n	8003928 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003902:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	011a      	lsls	r2, r3, #4
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	431a      	orrs	r2, r3
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	431a      	orrs	r2, r3
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003924:	2300      	movs	r3, #0
 8003926:	e006      	b.n	8003936 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800392c:	f043 0204 	orr.w	r2, r3, #4
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_FDCAN_ConfigRxFifoOverwrite>:
  * @param  OperationMode operation mode.
  *         This parameter can be a value of @arg FDCAN_Rx_FIFO_operation_mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigRxFifoOverwrite(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode)
{
 8003942:	b480      	push	{r7}
 8003944:	b085      	sub	sp, #20
 8003946:	af00      	add	r7, sp, #0
 8003948:	60f8      	str	r0, [r7, #12]
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));
  assert_param(IS_FDCAN_RX_FIFO_MODE(OperationMode));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d11f      	bne.n	800399a <HAL_FDCAN_ConfigRxFifoOverwrite+0x58>
  {
    if (RxFifo == FDCAN_RX_FIFO0)
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b40      	cmp	r3, #64	; 0x40
 800395e:	d10d      	bne.n	800397c <HAL_FDCAN_ConfigRxFifoOverwrite+0x3a>
    {
      /* Select FIFO 0 Operation Mode */
      MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_F0OM, (OperationMode << FDCAN_RXGFC_F0OM_Pos));
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003968:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	025a      	lsls	r2, r3, #9
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800397a:	e00c      	b.n	8003996 <HAL_FDCAN_ConfigRxFifoOverwrite+0x54>
    }
    else /* RxFifo == FDCAN_RX_FIFO1 */
    {
      /* Select FIFO 1 Operation Mode */
      MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_F1OM, (OperationMode << FDCAN_RXGFC_F1OM_Pos));
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003984:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	021a      	lsls	r2, r3, #8
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Return function status */
    return HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	e006      	b.n	80039a8 <HAL_FDCAN_ConfigRxFifoOverwrite+0x66>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800399e:	f043 0204 	orr.w	r2, r3, #4
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
  }
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d110      	bne.n	80039ea <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	e006      	b.n	80039f8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ee:	f043 0204 	orr.w	r2, r3, #4
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
  }
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d12c      	bne.n	8003a76 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d007      	beq.n	8003a3c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a30:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e023      	b.n	8003a84 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003a44:	0c1b      	lsrs	r3, r3, #16
 8003a46:	f003 0303 	and.w	r3, r3, #3
 8003a4a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	68b9      	ldr	r1, [r7, #8]
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 fa30 	bl	8003eb8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	fa01 f202 	lsl.w	r2, r1, r2
 8003a64:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003a68:	2201      	movs	r2, #1
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	409a      	lsls	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e006      	b.n	8003a84 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a7a:	f043 0208 	orr.w	r2, r3, #8
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
  }
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b08b      	sub	sp, #44	; 0x2c
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003aa0:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003aa2:	7efb      	ldrb	r3, [r7, #27]
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	f040 80bc 	bne.w	8003c22 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b40      	cmp	r3, #64	; 0x40
 8003aae:	d121      	bne.n	8003af4 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ab8:	f003 030f 	and.w	r3, r3, #15
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d107      	bne.n	8003ad0 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ac4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0af      	b.n	8003c30 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad8:	0a1b      	lsrs	r3, r3, #8
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003ae4:	69fa      	ldr	r2, [r7, #28]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4413      	add	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	440b      	add	r3, r1
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
 8003af2:	e020      	b.n	8003b36 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003afc:	f003 030f 	and.w	r3, r3, #15
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d107      	bne.n	8003b14 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e08d      	b.n	8003c30 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b1c:	0a1b      	lsrs	r3, r3, #8
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003b28:	69fa      	ldr	r2, [r7, #28]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	4413      	add	r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	440b      	add	r3, r1
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d107      	bne.n	8003b5a <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	0c9b      	lsrs	r3, r3, #18
 8003b50:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	e005      	b.n	8003b66 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	3304      	adds	r3, #4
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	0e1b      	lsrs	r3, r3, #24
 8003bb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	0fda      	lsrs	r2, r3, #31
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	3304      	adds	r3, #4
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	623b      	str	r3, [r7, #32]
 8003bd8:	e00a      	b.n	8003bf0 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	6a3b      	ldr	r3, [r7, #32]
 8003bde:	441a      	add	r2, r3
 8003be0:	6839      	ldr	r1, [r7, #0]
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	440b      	add	r3, r1
 8003be6:	7812      	ldrb	r2, [r2, #0]
 8003be8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8003bea:	6a3b      	ldr	r3, [r7, #32]
 8003bec:	3301      	adds	r3, #1
 8003bee:	623b      	str	r3, [r7, #32]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	0c1b      	lsrs	r3, r3, #16
 8003bf6:	4a11      	ldr	r2, [pc, #68]	; (8003c3c <HAL_FDCAN_GetRxMessage+0x1b0>)
 8003bf8:	5cd3      	ldrb	r3, [r2, r3]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d3eb      	bcc.n	8003bda <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b40      	cmp	r3, #64	; 0x40
 8003c06:	d105      	bne.n	8003c14 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	69fa      	ldr	r2, [r7, #28]
 8003c0e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003c12:	e004      	b.n	8003c1e <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	69fa      	ldr	r2, [r7, #28]
 8003c1a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	e006      	b.n	8003c30 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c26:	f043 0208 	orr.w	r2, r3, #8
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
  }
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	372c      	adds	r7, #44	; 0x2c
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	08008500 	.word	0x08008500

08003c40 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c52:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003c54:	7dfb      	ldrb	r3, [r7, #23]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d003      	beq.n	8003c62 <HAL_FDCAN_ActivateNotification+0x22>
 8003c5a:	7dfb      	ldrb	r3, [r7, #23]
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	f040 80c8 	bne.w	8003df2 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c68:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d004      	beq.n	8003c7e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d03b      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d004      	beq.n	8003c92 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d031      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d004      	beq.n	8003ca6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	f003 0304 	and.w	r3, r3, #4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d027      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d004      	beq.n	8003cba <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f003 0308 	and.w	r3, r3, #8
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d01d      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d004      	beq.n	8003cce <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f003 0310 	and.w	r3, r3, #16
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d013      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	f003 0320 	and.w	r3, r3, #32
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d009      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00c      	beq.n	8003d06 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d107      	bne.n	8003d06 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f042 0201 	orr.w	r2, r2, #1
 8003d04:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d004      	beq.n	8003d1a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d13b      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d004      	beq.n	8003d2e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d131      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d004      	beq.n	8003d42 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	f003 0304 	and.w	r3, r3, #4
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d127      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d11d      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d004      	beq.n	8003d6a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f003 0310 	and.w	r3, r3, #16
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d113      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d004      	beq.n	8003d7e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f003 0320 	and.w	r3, r3, #32
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d109      	bne.n	8003d92 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00c      	beq.n	8003da2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0202 	orr.w	r2, r2, #2
 8003da0:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d009      	beq.n	8003dde <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8003dee:	2300      	movs	r3, #0
 8003df0:	e006      	b.n	8003e00 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df6:	f043 0202 	orr.w	r2, r3, #2
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
  }
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	371c      	adds	r7, #28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003e14:	4b27      	ldr	r3, [pc, #156]	; (8003eb4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8003e16:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e26:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e2e:	041a      	lsls	r2, r3, #16
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e4c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e54:	061a      	lsls	r2, r3, #24
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	e005      	b.n	8003e9a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	3304      	adds	r3, #4
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d3f3      	bcc.n	8003e8e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	4000a400 	.word	0x4000a400

08003eb8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	; 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
 8003ec4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003ed6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61fb      	str	r3, [r7, #28]
 8003ee2:	e00a      	b.n	8003efa <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003eec:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003ef2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ef4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003ef8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003f04:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003f0a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003f10:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003f16:	4313      	orrs	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	4613      	mov	r3, r2
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	4413      	add	r3, r2
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	440b      	add	r3, r1
 8003f2a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	69fa      	ldr	r2, [r7, #28]
 8003f30:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	3304      	adds	r3, #4
 8003f36:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	3304      	adds	r3, #4
 8003f42:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]
 8003f48:	e020      	b.n	8003f8c <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	3303      	adds	r3, #3
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4413      	add	r3, r2
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	3302      	adds	r3, #2
 8003f5a:	6879      	ldr	r1, [r7, #4]
 8003f5c:	440b      	add	r3, r1
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003f62:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	3301      	adds	r3, #1
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	440b      	add	r3, r1
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003f70:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	440a      	add	r2, r1
 8003f78:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003f7a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	3304      	adds	r3, #4
 8003f84:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	4a06      	ldr	r2, [pc, #24]	; (8003fac <FDCAN_CopyMessageToRAM+0xf4>)
 8003f94:	5cd3      	ldrb	r3, [r2, r3]
 8003f96:	461a      	mov	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d3d5      	bcc.n	8003f4a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	3724      	adds	r7, #36	; 0x24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	08008500 	.word	0x08008500

08003fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003fbe:	e15a      	b.n	8004276 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 814c 	beq.w	8004270 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 0303 	and.w	r3, r3, #3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d005      	beq.n	8003ff0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d130      	bne.n	8004052 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	2203      	movs	r2, #3
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	43db      	mvns	r3, r3
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4013      	ands	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	4313      	orrs	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004026:	2201      	movs	r2, #1
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	f003 0201 	and.w	r2, r3, #1
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4313      	orrs	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b03      	cmp	r3, #3
 800405c:	d017      	beq.n	800408e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	2203      	movs	r2, #3
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d123      	bne.n	80040e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	08da      	lsrs	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3208      	adds	r2, #8
 80040a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	220f      	movs	r2, #15
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	691a      	ldr	r2, [r3, #16]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3208      	adds	r2, #8
 80040dc:	6939      	ldr	r1, [r7, #16]
 80040de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	2203      	movs	r2, #3
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	43db      	mvns	r3, r3
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f003 0203 	and.w	r2, r3, #3
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800411e:	2b00      	cmp	r3, #0
 8004120:	f000 80a6 	beq.w	8004270 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004124:	4b5b      	ldr	r3, [pc, #364]	; (8004294 <HAL_GPIO_Init+0x2e4>)
 8004126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004128:	4a5a      	ldr	r2, [pc, #360]	; (8004294 <HAL_GPIO_Init+0x2e4>)
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	6613      	str	r3, [r2, #96]	; 0x60
 8004130:	4b58      	ldr	r3, [pc, #352]	; (8004294 <HAL_GPIO_Init+0x2e4>)
 8004132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800413c:	4a56      	ldr	r2, [pc, #344]	; (8004298 <HAL_GPIO_Init+0x2e8>)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	089b      	lsrs	r3, r3, #2
 8004142:	3302      	adds	r3, #2
 8004144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004148:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	220f      	movs	r2, #15
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4013      	ands	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004166:	d01f      	beq.n	80041a8 <HAL_GPIO_Init+0x1f8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a4c      	ldr	r2, [pc, #304]	; (800429c <HAL_GPIO_Init+0x2ec>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d019      	beq.n	80041a4 <HAL_GPIO_Init+0x1f4>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a4b      	ldr	r2, [pc, #300]	; (80042a0 <HAL_GPIO_Init+0x2f0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d013      	beq.n	80041a0 <HAL_GPIO_Init+0x1f0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a4a      	ldr	r2, [pc, #296]	; (80042a4 <HAL_GPIO_Init+0x2f4>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00d      	beq.n	800419c <HAL_GPIO_Init+0x1ec>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a49      	ldr	r2, [pc, #292]	; (80042a8 <HAL_GPIO_Init+0x2f8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d007      	beq.n	8004198 <HAL_GPIO_Init+0x1e8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a48      	ldr	r2, [pc, #288]	; (80042ac <HAL_GPIO_Init+0x2fc>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d101      	bne.n	8004194 <HAL_GPIO_Init+0x1e4>
 8004190:	2305      	movs	r3, #5
 8004192:	e00a      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 8004194:	2306      	movs	r3, #6
 8004196:	e008      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 8004198:	2304      	movs	r3, #4
 800419a:	e006      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 800419c:	2303      	movs	r3, #3
 800419e:	e004      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a0:	2302      	movs	r3, #2
 80041a2:	e002      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a8:	2300      	movs	r3, #0
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	f002 0203 	and.w	r2, r2, #3
 80041b0:	0092      	lsls	r2, r2, #2
 80041b2:	4093      	lsls	r3, r2
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041ba:	4937      	ldr	r1, [pc, #220]	; (8004298 <HAL_GPIO_Init+0x2e8>)
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	089b      	lsrs	r3, r3, #2
 80041c0:	3302      	adds	r3, #2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041c8:	4b39      	ldr	r3, [pc, #228]	; (80042b0 <HAL_GPIO_Init+0x300>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041ec:	4a30      	ldr	r2, [pc, #192]	; (80042b0 <HAL_GPIO_Init+0x300>)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041f2:	4b2f      	ldr	r3, [pc, #188]	; (80042b0 <HAL_GPIO_Init+0x300>)
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4013      	ands	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004216:	4a26      	ldr	r2, [pc, #152]	; (80042b0 <HAL_GPIO_Init+0x300>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800421c:	4b24      	ldr	r3, [pc, #144]	; (80042b0 <HAL_GPIO_Init+0x300>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	43db      	mvns	r3, r3
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004240:	4a1b      	ldr	r2, [pc, #108]	; (80042b0 <HAL_GPIO_Init+0x300>)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004246:	4b1a      	ldr	r3, [pc, #104]	; (80042b0 <HAL_GPIO_Init+0x300>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	43db      	mvns	r3, r3
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800426a:	4a11      	ldr	r2, [pc, #68]	; (80042b0 <HAL_GPIO_Init+0x300>)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	3301      	adds	r3, #1
 8004274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	f47f ae9d 	bne.w	8003fc0 <HAL_GPIO_Init+0x10>
  }
}
 8004286:	bf00      	nop
 8004288:	bf00      	nop
 800428a:	371c      	adds	r7, #28
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40021000 	.word	0x40021000
 8004298:	40010000 	.word	0x40010000
 800429c:	48000400 	.word	0x48000400
 80042a0:	48000800 	.word	0x48000800
 80042a4:	48000c00 	.word	0x48000c00
 80042a8:	48001000 	.word	0x48001000
 80042ac:	48001400 	.word	0x48001400
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	807b      	strh	r3, [r7, #2]
 80042c0:	4613      	mov	r3, r2
 80042c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042c4:	787b      	ldrb	r3, [r7, #1]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042ca:	887a      	ldrh	r2, [r7, #2]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042d0:	e002      	b.n	80042d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042d2:	887a      	ldrh	r2, [r7, #2]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d141      	bne.n	8004376 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042f2:	4b4b      	ldr	r3, [pc, #300]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042fe:	d131      	bne.n	8004364 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004300:	4b47      	ldr	r3, [pc, #284]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004302:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004306:	4a46      	ldr	r2, [pc, #280]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004308:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800430c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004310:	4b43      	ldr	r3, [pc, #268]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004318:	4a41      	ldr	r2, [pc, #260]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800431e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004320:	4b40      	ldr	r3, [pc, #256]	; (8004424 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2232      	movs	r2, #50	; 0x32
 8004326:	fb02 f303 	mul.w	r3, r2, r3
 800432a:	4a3f      	ldr	r2, [pc, #252]	; (8004428 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800432c:	fba2 2303 	umull	r2, r3, r2, r3
 8004330:	0c9b      	lsrs	r3, r3, #18
 8004332:	3301      	adds	r3, #1
 8004334:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004336:	e002      	b.n	800433e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3b01      	subs	r3, #1
 800433c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800433e:	4b38      	ldr	r3, [pc, #224]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800434a:	d102      	bne.n	8004352 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f2      	bne.n	8004338 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004352:	4b33      	ldr	r3, [pc, #204]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800435a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800435e:	d158      	bne.n	8004412 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e057      	b.n	8004414 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004364:	4b2e      	ldr	r3, [pc, #184]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800436a:	4a2d      	ldr	r2, [pc, #180]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004370:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004374:	e04d      	b.n	8004412 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800437c:	d141      	bne.n	8004402 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800437e:	4b28      	ldr	r3, [pc, #160]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800438a:	d131      	bne.n	80043f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800438c:	4b24      	ldr	r3, [pc, #144]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004392:	4a23      	ldr	r2, [pc, #140]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800439c:	4b20      	ldr	r3, [pc, #128]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043a4:	4a1e      	ldr	r2, [pc, #120]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043ac:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2232      	movs	r2, #50	; 0x32
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	4a1c      	ldr	r2, [pc, #112]	; (8004428 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	0c9b      	lsrs	r3, r3, #18
 80043be:	3301      	adds	r3, #1
 80043c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043c2:	e002      	b.n	80043ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043ca:	4b15      	ldr	r3, [pc, #84]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d6:	d102      	bne.n	80043de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f2      	bne.n	80043c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043de:	4b10      	ldr	r3, [pc, #64]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ea:	d112      	bne.n	8004412 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e011      	b.n	8004414 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043f0:	4b0b      	ldr	r3, [pc, #44]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043f6:	4a0a      	ldr	r2, [pc, #40]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004400:	e007      	b.n	8004412 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004402:	4b07      	ldr	r3, [pc, #28]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800440a:	4a05      	ldr	r2, [pc, #20]	; (8004420 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800440c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004410:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	40007000 	.word	0x40007000
 8004424:	20000030 	.word	0x20000030
 8004428:	431bde83 	.word	0x431bde83

0800442c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b088      	sub	sp, #32
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e306      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d075      	beq.n	8004536 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800444a:	4b97      	ldr	r3, [pc, #604]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 030c 	and.w	r3, r3, #12
 8004452:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004454:	4b94      	ldr	r3, [pc, #592]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	2b0c      	cmp	r3, #12
 8004462:	d102      	bne.n	800446a <HAL_RCC_OscConfig+0x3e>
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	2b03      	cmp	r3, #3
 8004468:	d002      	beq.n	8004470 <HAL_RCC_OscConfig+0x44>
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	2b08      	cmp	r3, #8
 800446e:	d10b      	bne.n	8004488 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004470:	4b8d      	ldr	r3, [pc, #564]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d05b      	beq.n	8004534 <HAL_RCC_OscConfig+0x108>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d157      	bne.n	8004534 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e2e1      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004490:	d106      	bne.n	80044a0 <HAL_RCC_OscConfig+0x74>
 8004492:	4b85      	ldr	r3, [pc, #532]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a84      	ldr	r2, [pc, #528]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e01d      	b.n	80044dc <HAL_RCC_OscConfig+0xb0>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCC_OscConfig+0x98>
 80044aa:	4b7f      	ldr	r3, [pc, #508]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a7e      	ldr	r2, [pc, #504]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4b7c      	ldr	r3, [pc, #496]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a7b      	ldr	r2, [pc, #492]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e00b      	b.n	80044dc <HAL_RCC_OscConfig+0xb0>
 80044c4:	4b78      	ldr	r3, [pc, #480]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a77      	ldr	r2, [pc, #476]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	4b75      	ldr	r3, [pc, #468]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a74      	ldr	r2, [pc, #464]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80044d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d013      	beq.n	800450c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e4:	f7fe ff36 	bl	8003354 <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044ec:	f7fe ff32 	bl	8003354 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	; 0x64
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e2a6      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044fe:	4b6a      	ldr	r3, [pc, #424]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0f0      	beq.n	80044ec <HAL_RCC_OscConfig+0xc0>
 800450a:	e014      	b.n	8004536 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450c:	f7fe ff22 	bl	8003354 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004514:	f7fe ff1e 	bl	8003354 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b64      	cmp	r3, #100	; 0x64
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e292      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004526:	4b60      	ldr	r3, [pc, #384]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0xe8>
 8004532:	e000      	b.n	8004536 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d075      	beq.n	800462e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004542:	4b59      	ldr	r3, [pc, #356]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
 800454a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800454c:	4b56      	ldr	r3, [pc, #344]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b0c      	cmp	r3, #12
 800455a:	d102      	bne.n	8004562 <HAL_RCC_OscConfig+0x136>
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2b02      	cmp	r3, #2
 8004560:	d002      	beq.n	8004568 <HAL_RCC_OscConfig+0x13c>
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	2b04      	cmp	r3, #4
 8004566:	d11f      	bne.n	80045a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004568:	4b4f      	ldr	r3, [pc, #316]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_OscConfig+0x154>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e265      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004580:	4b49      	ldr	r3, [pc, #292]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	061b      	lsls	r3, r3, #24
 800458e:	4946      	ldr	r1, [pc, #280]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004590:	4313      	orrs	r3, r2
 8004592:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004594:	4b45      	ldr	r3, [pc, #276]	; (80046ac <HAL_RCC_OscConfig+0x280>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f7fe fe8f 	bl	80032bc <HAL_InitTick>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d043      	beq.n	800462c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e251      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d023      	beq.n	80045f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045b0:	4b3d      	ldr	r3, [pc, #244]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a3c      	ldr	r2, [pc, #240]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045bc:	f7fe feca 	bl	8003354 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c4:	f7fe fec6 	bl	8003354 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e23a      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045d6:	4b34      	ldr	r3, [pc, #208]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e2:	4b31      	ldr	r3, [pc, #196]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	061b      	lsls	r3, r3, #24
 80045f0:	492d      	ldr	r1, [pc, #180]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	604b      	str	r3, [r1, #4]
 80045f6:	e01a      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045f8:	4b2b      	ldr	r3, [pc, #172]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a2a      	ldr	r2, [pc, #168]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 80045fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fe fea6 	bl	8003354 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460c:	f7fe fea2 	bl	8003354 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e216      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800461e:	4b22      	ldr	r3, [pc, #136]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1f0      	bne.n	800460c <HAL_RCC_OscConfig+0x1e0>
 800462a:	e000      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800462c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d041      	beq.n	80046be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d01c      	beq.n	800467c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004642:	4b19      	ldr	r3, [pc, #100]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004644:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004648:	4a17      	ldr	r2, [pc, #92]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800464a:	f043 0301 	orr.w	r3, r3, #1
 800464e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004652:	f7fe fe7f 	bl	8003354 <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004658:	e008      	b.n	800466c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465a:	f7fe fe7b 	bl	8003354 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e1ef      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800466c:	4b0e      	ldr	r3, [pc, #56]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800466e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0ef      	beq.n	800465a <HAL_RCC_OscConfig+0x22e>
 800467a:	e020      	b.n	80046be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800467c:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 800467e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004682:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <HAL_RCC_OscConfig+0x27c>)
 8004684:	f023 0301 	bic.w	r3, r3, #1
 8004688:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7fe fe62 	bl	8003354 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004692:	e00d      	b.n	80046b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004694:	f7fe fe5e 	bl	8003354 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d906      	bls.n	80046b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e1d2      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
 80046a6:	bf00      	nop
 80046a8:	40021000 	.word	0x40021000
 80046ac:	20000034 	.word	0x20000034
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046b0:	4b8c      	ldr	r3, [pc, #560]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80046b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1ea      	bne.n	8004694 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0304 	and.w	r3, r3, #4
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 80a6 	beq.w	8004818 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046cc:	2300      	movs	r3, #0
 80046ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046d0:	4b84      	ldr	r3, [pc, #528]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80046d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_RCC_OscConfig+0x2b4>
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <HAL_RCC_OscConfig+0x2b6>
 80046e0:	2300      	movs	r3, #0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00d      	beq.n	8004702 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	4b7f      	ldr	r3, [pc, #508]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80046e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ea:	4a7e      	ldr	r2, [pc, #504]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80046ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f0:	6593      	str	r3, [r2, #88]	; 0x58
 80046f2:	4b7c      	ldr	r3, [pc, #496]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80046f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80046fe:	2301      	movs	r3, #1
 8004700:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004702:	4b79      	ldr	r3, [pc, #484]	; (80048e8 <HAL_RCC_OscConfig+0x4bc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470a:	2b00      	cmp	r3, #0
 800470c:	d118      	bne.n	8004740 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800470e:	4b76      	ldr	r3, [pc, #472]	; (80048e8 <HAL_RCC_OscConfig+0x4bc>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a75      	ldr	r2, [pc, #468]	; (80048e8 <HAL_RCC_OscConfig+0x4bc>)
 8004714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004718:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800471a:	f7fe fe1b 	bl	8003354 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004722:	f7fe fe17 	bl	8003354 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e18b      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004734:	4b6c      	ldr	r3, [pc, #432]	; (80048e8 <HAL_RCC_OscConfig+0x4bc>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0f0      	beq.n	8004722 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d108      	bne.n	800475a <HAL_RCC_OscConfig+0x32e>
 8004748:	4b66      	ldr	r3, [pc, #408]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474e:	4a65      	ldr	r2, [pc, #404]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004758:	e024      	b.n	80047a4 <HAL_RCC_OscConfig+0x378>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	2b05      	cmp	r3, #5
 8004760:	d110      	bne.n	8004784 <HAL_RCC_OscConfig+0x358>
 8004762:	4b60      	ldr	r3, [pc, #384]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004768:	4a5e      	ldr	r2, [pc, #376]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800476a:	f043 0304 	orr.w	r3, r3, #4
 800476e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004772:	4b5c      	ldr	r3, [pc, #368]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004778:	4a5a      	ldr	r2, [pc, #360]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800477a:	f043 0301 	orr.w	r3, r3, #1
 800477e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004782:	e00f      	b.n	80047a4 <HAL_RCC_OscConfig+0x378>
 8004784:	4b57      	ldr	r3, [pc, #348]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800478a:	4a56      	ldr	r2, [pc, #344]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800478c:	f023 0301 	bic.w	r3, r3, #1
 8004790:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004794:	4b53      	ldr	r3, [pc, #332]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479a:	4a52      	ldr	r2, [pc, #328]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800479c:	f023 0304 	bic.w	r3, r3, #4
 80047a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d016      	beq.n	80047da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ac:	f7fe fdd2 	bl	8003354 <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047b2:	e00a      	b.n	80047ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b4:	f7fe fdce 	bl	8003354 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e140      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047ca:	4b46      	ldr	r3, [pc, #280]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80047cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d0ed      	beq.n	80047b4 <HAL_RCC_OscConfig+0x388>
 80047d8:	e015      	b.n	8004806 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047da:	f7fe fdbb 	bl	8003354 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047e0:	e00a      	b.n	80047f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e2:	f7fe fdb7 	bl	8003354 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e129      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047f8:	4b3a      	ldr	r3, [pc, #232]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80047fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1ed      	bne.n	80047e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004806:	7ffb      	ldrb	r3, [r7, #31]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d105      	bne.n	8004818 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800480c:	4b35      	ldr	r3, [pc, #212]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800480e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004810:	4a34      	ldr	r2, [pc, #208]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004812:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004816:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0320 	and.w	r3, r3, #32
 8004820:	2b00      	cmp	r3, #0
 8004822:	d03c      	beq.n	800489e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d01c      	beq.n	8004866 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800482c:	4b2d      	ldr	r3, [pc, #180]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800482e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004832:	4a2c      	ldr	r2, [pc, #176]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004834:	f043 0301 	orr.w	r3, r3, #1
 8004838:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483c:	f7fe fd8a 	bl	8003354 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004844:	f7fe fd86 	bl	8003354 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e0fa      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004856:	4b23      	ldr	r3, [pc, #140]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004858:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0ef      	beq.n	8004844 <HAL_RCC_OscConfig+0x418>
 8004864:	e01b      	b.n	800489e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004866:	4b1f      	ldr	r3, [pc, #124]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004868:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800486c:	4a1d      	ldr	r2, [pc, #116]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 800486e:	f023 0301 	bic.w	r3, r3, #1
 8004872:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004876:	f7fe fd6d 	bl	8003354 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800487c:	e008      	b.n	8004890 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800487e:	f7fe fd69 	bl	8003354 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d901      	bls.n	8004890 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e0dd      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004890:	4b14      	ldr	r3, [pc, #80]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 8004892:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1ef      	bne.n	800487e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 80d1 	beq.w	8004a4a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048a8:	4b0e      	ldr	r3, [pc, #56]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 030c 	and.w	r3, r3, #12
 80048b0:	2b0c      	cmp	r3, #12
 80048b2:	f000 808b 	beq.w	80049cc <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d15e      	bne.n	800497c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b09      	ldr	r3, [pc, #36]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a08      	ldr	r2, [pc, #32]	; (80048e4 <HAL_RCC_OscConfig+0x4b8>)
 80048c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ca:	f7fe fd43 	bl	8003354 <HAL_GetTick>
 80048ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d0:	e00c      	b.n	80048ec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d2:	f7fe fd3f 	bl	8003354 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d905      	bls.n	80048ec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e0b3      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ec:	4b59      	ldr	r3, [pc, #356]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1ec      	bne.n	80048d2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048f8:	4b56      	ldr	r3, [pc, #344]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	4b56      	ldr	r3, [pc, #344]	; (8004a58 <HAL_RCC_OscConfig+0x62c>)
 80048fe:	4013      	ands	r3, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6a11      	ldr	r1, [r2, #32]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004908:	3a01      	subs	r2, #1
 800490a:	0112      	lsls	r2, r2, #4
 800490c:	4311      	orrs	r1, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004912:	0212      	lsls	r2, r2, #8
 8004914:	4311      	orrs	r1, r2
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800491a:	0852      	lsrs	r2, r2, #1
 800491c:	3a01      	subs	r2, #1
 800491e:	0552      	lsls	r2, r2, #21
 8004920:	4311      	orrs	r1, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004926:	0852      	lsrs	r2, r2, #1
 8004928:	3a01      	subs	r2, #1
 800492a:	0652      	lsls	r2, r2, #25
 800492c:	4311      	orrs	r1, r2
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004932:	06d2      	lsls	r2, r2, #27
 8004934:	430a      	orrs	r2, r1
 8004936:	4947      	ldr	r1, [pc, #284]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 8004938:	4313      	orrs	r3, r2
 800493a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800493c:	4b45      	ldr	r3, [pc, #276]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a44      	ldr	r2, [pc, #272]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 8004942:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004946:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004948:	4b42      	ldr	r3, [pc, #264]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	4a41      	ldr	r2, [pc, #260]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800494e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004952:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fe fcfe 	bl	8003354 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800495c:	f7fe fcfa 	bl	8003354 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e06e      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800496e:	4b39      	ldr	r3, [pc, #228]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0f0      	beq.n	800495c <HAL_RCC_OscConfig+0x530>
 800497a:	e066      	b.n	8004a4a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800497c:	4b35      	ldr	r3, [pc, #212]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a34      	ldr	r2, [pc, #208]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 8004982:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004986:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004988:	4b32      	ldr	r3, [pc, #200]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	4a31      	ldr	r2, [pc, #196]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800498e:	f023 0303 	bic.w	r3, r3, #3
 8004992:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004994:	4b2f      	ldr	r3, [pc, #188]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	4a2e      	ldr	r2, [pc, #184]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 800499a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800499e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a4:	f7fe fcd6 	bl	8003354 <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ac:	f7fe fcd2 	bl	8003354 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e046      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049be:	4b25      	ldr	r3, [pc, #148]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1f0      	bne.n	80049ac <HAL_RCC_OscConfig+0x580>
 80049ca:	e03e      	b.n	8004a4a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d101      	bne.n	80049d8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e039      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80049d8:	4b1e      	ldr	r3, [pc, #120]	; (8004a54 <HAL_RCC_OscConfig+0x628>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f003 0203 	and.w	r2, r3, #3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d12c      	bne.n	8004a46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	3b01      	subs	r3, #1
 80049f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d123      	bne.n	8004a46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a08:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d11b      	bne.n	8004a46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d113      	bne.n	8004a46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a28:	085b      	lsrs	r3, r3, #1
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d109      	bne.n	8004a46 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a3c:	085b      	lsrs	r3, r3, #1
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d001      	beq.n	8004a4a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e000      	b.n	8004a4c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3720      	adds	r7, #32
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40021000 	.word	0x40021000
 8004a58:	019f800c 	.word	0x019f800c

08004a5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a66:	2300      	movs	r3, #0
 8004a68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e11e      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a74:	4b91      	ldr	r3, [pc, #580]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d910      	bls.n	8004aa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a82:	4b8e      	ldr	r3, [pc, #568]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f023 020f 	bic.w	r2, r3, #15
 8004a8a:	498c      	ldr	r1, [pc, #560]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a92:	4b8a      	ldr	r3, [pc, #552]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e106      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d073      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d129      	bne.n	8004b0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ab8:	4b81      	ldr	r3, [pc, #516]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e0f4      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004ac8:	f000 f99e 	bl	8004e08 <RCC_GetSysClockFreqFromPLLSource>
 8004acc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4a7c      	ldr	r2, [pc, #496]	; (8004cc4 <HAL_RCC_ClockConfig+0x268>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d93f      	bls.n	8004b56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ad6:	4b7a      	ldr	r3, [pc, #488]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d033      	beq.n	8004b56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d12f      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004af6:	4b72      	ldr	r3, [pc, #456]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004afe:	4a70      	ldr	r2, [pc, #448]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004b06:	2380      	movs	r3, #128	; 0x80
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	e024      	b.n	8004b56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d107      	bne.n	8004b24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b14:	4b6a      	ldr	r3, [pc, #424]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e0c6      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b24:	4b66      	ldr	r3, [pc, #408]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d101      	bne.n	8004b34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0be      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b34:	f000 f8ce 	bl	8004cd4 <HAL_RCC_GetSysClockFreq>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	4a61      	ldr	r2, [pc, #388]	; (8004cc4 <HAL_RCC_ClockConfig+0x268>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d909      	bls.n	8004b56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b42:	4b5f      	ldr	r3, [pc, #380]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b4a:	4a5d      	ldr	r2, [pc, #372]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b52:	2380      	movs	r3, #128	; 0x80
 8004b54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b56:	4b5a      	ldr	r3, [pc, #360]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f023 0203 	bic.w	r2, r3, #3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	4957      	ldr	r1, [pc, #348]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b68:	f7fe fbf4 	bl	8003354 <HAL_GetTick>
 8004b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b70:	f7fe fbf0 	bl	8003354 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e095      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b86:	4b4e      	ldr	r3, [pc, #312]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 020c 	and.w	r2, r3, #12
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d1eb      	bne.n	8004b70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d023      	beq.n	8004bec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d005      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bb0:	4b43      	ldr	r3, [pc, #268]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	4a42      	ldr	r2, [pc, #264]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004bba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0308 	and.w	r3, r3, #8
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004bc8:	4b3d      	ldr	r3, [pc, #244]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004bd0:	4a3b      	ldr	r2, [pc, #236]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004bd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd8:	4b39      	ldr	r3, [pc, #228]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4936      	ldr	r1, [pc, #216]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	608b      	str	r3, [r1, #8]
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b80      	cmp	r3, #128	; 0x80
 8004bf0:	d105      	bne.n	8004bfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004bf2:	4b33      	ldr	r3, [pc, #204]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	4a32      	ldr	r2, [pc, #200]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004bf8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bfe:	4b2f      	ldr	r3, [pc, #188]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d21d      	bcs.n	8004c48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c0c:	4b2b      	ldr	r3, [pc, #172]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f023 020f 	bic.w	r2, r3, #15
 8004c14:	4929      	ldr	r1, [pc, #164]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c1c:	f7fe fb9a 	bl	8003354 <HAL_GetTick>
 8004c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c22:	e00a      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c24:	f7fe fb96 	bl	8003354 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e03b      	b.n	8004cb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b20      	ldr	r3, [pc, #128]	; (8004cbc <HAL_RCC_ClockConfig+0x260>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d1ed      	bne.n	8004c24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d008      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c54:	4b1a      	ldr	r3, [pc, #104]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4917      	ldr	r1, [pc, #92]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d009      	beq.n	8004c86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c72:	4b13      	ldr	r3, [pc, #76]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	490f      	ldr	r1, [pc, #60]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c86:	f000 f825 	bl	8004cd4 <HAL_RCC_GetSysClockFreq>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <HAL_RCC_ClockConfig+0x264>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	091b      	lsrs	r3, r3, #4
 8004c92:	f003 030f 	and.w	r3, r3, #15
 8004c96:	490c      	ldr	r1, [pc, #48]	; (8004cc8 <HAL_RCC_ClockConfig+0x26c>)
 8004c98:	5ccb      	ldrb	r3, [r1, r3]
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca2:	4a0a      	ldr	r2, [pc, #40]	; (8004ccc <HAL_RCC_ClockConfig+0x270>)
 8004ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ca6:	4b0a      	ldr	r3, [pc, #40]	; (8004cd0 <HAL_RCC_ClockConfig+0x274>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fe fb06 	bl	80032bc <HAL_InitTick>
 8004cb0:	4603      	mov	r3, r0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3718      	adds	r7, #24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40022000 	.word	0x40022000
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	04c4b400 	.word	0x04c4b400
 8004cc8:	080084e8 	.word	0x080084e8
 8004ccc:	20000030 	.word	0x20000030
 8004cd0:	20000034 	.word	0x20000034

08004cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004cda:	4b2c      	ldr	r3, [pc, #176]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	d102      	bne.n	8004cec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ce6:	4b2a      	ldr	r3, [pc, #168]	; (8004d90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ce8:	613b      	str	r3, [r7, #16]
 8004cea:	e047      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004cec:	4b27      	ldr	r3, [pc, #156]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f003 030c 	and.w	r3, r3, #12
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	d102      	bne.n	8004cfe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004cf8:	4b26      	ldr	r3, [pc, #152]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	e03e      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004cfe:	4b23      	ldr	r3, [pc, #140]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f003 030c 	and.w	r3, r3, #12
 8004d06:	2b0c      	cmp	r3, #12
 8004d08:	d136      	bne.n	8004d78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d0a:	4b20      	ldr	r3, [pc, #128]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f003 0303 	and.w	r3, r3, #3
 8004d12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d14:	4b1d      	ldr	r3, [pc, #116]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	3301      	adds	r3, #1
 8004d20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d10c      	bne.n	8004d42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d28:	4a1a      	ldr	r2, [pc, #104]	; (8004d94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d30:	4a16      	ldr	r2, [pc, #88]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d32:	68d2      	ldr	r2, [r2, #12]
 8004d34:	0a12      	lsrs	r2, r2, #8
 8004d36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d3a:	fb02 f303 	mul.w	r3, r2, r3
 8004d3e:	617b      	str	r3, [r7, #20]
      break;
 8004d40:	e00c      	b.n	8004d5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d42:	4a13      	ldr	r2, [pc, #76]	; (8004d90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4a:	4a10      	ldr	r2, [pc, #64]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d4c:	68d2      	ldr	r2, [r2, #12]
 8004d4e:	0a12      	lsrs	r2, r2, #8
 8004d50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d54:	fb02 f303 	mul.w	r3, r2, r3
 8004d58:	617b      	str	r3, [r7, #20]
      break;
 8004d5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	0e5b      	lsrs	r3, r3, #25
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	3301      	adds	r3, #1
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	613b      	str	r3, [r7, #16]
 8004d76:	e001      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d7c:	693b      	ldr	r3, [r7, #16]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	00f42400 	.word	0x00f42400
 8004d94:	007a1200 	.word	0x007a1200

08004d98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d9c:	4b03      	ldr	r3, [pc, #12]	; (8004dac <HAL_RCC_GetHCLKFreq+0x14>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000030 	.word	0x20000030

08004db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004db4:	f7ff fff0 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8004db8:	4602      	mov	r2, r0
 8004dba:	4b06      	ldr	r3, [pc, #24]	; (8004dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	0a1b      	lsrs	r3, r3, #8
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	4904      	ldr	r1, [pc, #16]	; (8004dd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004dc6:	5ccb      	ldrb	r3, [r1, r3]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	080084f8 	.word	0x080084f8

08004ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004de0:	f7ff ffda 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8004de4:	4602      	mov	r2, r0
 8004de6:	4b06      	ldr	r3, [pc, #24]	; (8004e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	0adb      	lsrs	r3, r3, #11
 8004dec:	f003 0307 	and.w	r3, r3, #7
 8004df0:	4904      	ldr	r1, [pc, #16]	; (8004e04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004df2:	5ccb      	ldrb	r3, [r1, r3]
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40021000 	.word	0x40021000
 8004e04:	080084f8 	.word	0x080084f8

08004e08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e0e:	4b1e      	ldr	r3, [pc, #120]	; (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f003 0303 	and.w	r3, r3, #3
 8004e16:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e18:	4b1b      	ldr	r3, [pc, #108]	; (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	3301      	adds	r3, #1
 8004e24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	2b03      	cmp	r3, #3
 8004e2a:	d10c      	bne.n	8004e46 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e2c:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e34:	4a14      	ldr	r2, [pc, #80]	; (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e36:	68d2      	ldr	r2, [r2, #12]
 8004e38:	0a12      	lsrs	r2, r2, #8
 8004e3a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	617b      	str	r3, [r7, #20]
    break;
 8004e44:	e00c      	b.n	8004e60 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e46:	4a12      	ldr	r2, [pc, #72]	; (8004e90 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e4e:	4a0e      	ldr	r2, [pc, #56]	; (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e50:	68d2      	ldr	r2, [r2, #12]
 8004e52:	0a12      	lsrs	r2, r2, #8
 8004e54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e58:	fb02 f303 	mul.w	r3, r2, r3
 8004e5c:	617b      	str	r3, [r7, #20]
    break;
 8004e5e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e60:	4b09      	ldr	r3, [pc, #36]	; (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	0e5b      	lsrs	r3, r3, #25
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e78:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004e7a:	687b      	ldr	r3, [r7, #4]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	007a1200 	.word	0x007a1200
 8004e90:	00f42400 	.word	0x00f42400

08004e94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 8098 	beq.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eb6:	4b43      	ldr	r3, [pc, #268]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10d      	bne.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ec2:	4b40      	ldr	r3, [pc, #256]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec6:	4a3f      	ldr	r2, [pc, #252]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ecc:	6593      	str	r3, [r2, #88]	; 0x58
 8004ece:	4b3d      	ldr	r3, [pc, #244]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ed6:	60bb      	str	r3, [r7, #8]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eda:	2301      	movs	r3, #1
 8004edc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ede:	4b3a      	ldr	r3, [pc, #232]	; (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a39      	ldr	r2, [pc, #228]	; (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ee8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004eea:	f7fe fa33 	bl	8003354 <HAL_GetTick>
 8004eee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ef0:	e009      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ef2:	f7fe fa2f 	bl	8003354 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d902      	bls.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	74fb      	strb	r3, [r7, #19]
        break;
 8004f04:	e005      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f06:	4b30      	ldr	r3, [pc, #192]	; (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0ef      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004f12:	7cfb      	ldrb	r3, [r7, #19]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d159      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f18:	4b2a      	ldr	r3, [pc, #168]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f22:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d01e      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d019      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f34:	4b23      	ldr	r3, [pc, #140]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f40:	4b20      	ldr	r3, [pc, #128]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f46:	4a1f      	ldr	r2, [pc, #124]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f50:	4b1c      	ldr	r3, [pc, #112]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f56:	4a1b      	ldr	r2, [pc, #108]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f72:	f7fe f9ef 	bl	8003354 <HAL_GetTick>
 8004f76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f78:	e00b      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f7a:	f7fe f9eb 	bl	8003354 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d902      	bls.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	74fb      	strb	r3, [r7, #19]
            break;
 8004f90:	e006      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f92:	4b0c      	ldr	r3, [pc, #48]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0ec      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004fa0:	7cfb      	ldrb	r3, [r7, #19]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10b      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fa6:	4b07      	ldr	r3, [pc, #28]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	4903      	ldr	r1, [pc, #12]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fbe:	7cfb      	ldrb	r3, [r7, #19]
 8004fc0:	74bb      	strb	r3, [r7, #18]
 8004fc2:	e005      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fcc:	7cfb      	ldrb	r3, [r7, #19]
 8004fce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fd0:	7c7b      	ldrb	r3, [r7, #17]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d105      	bne.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fd6:	4ba6      	ldr	r3, [pc, #664]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fda:	4aa5      	ldr	r2, [pc, #660]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00a      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fee:	4ba0      	ldr	r3, [pc, #640]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff4:	f023 0203 	bic.w	r2, r3, #3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	499c      	ldr	r1, [pc, #624]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00a      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005010:	4b97      	ldr	r3, [pc, #604]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005016:	f023 020c 	bic.w	r2, r3, #12
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	4994      	ldr	r1, [pc, #592]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005020:	4313      	orrs	r3, r2
 8005022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005032:	4b8f      	ldr	r3, [pc, #572]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005038:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	498b      	ldr	r1, [pc, #556]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00a      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005054:	4b86      	ldr	r3, [pc, #536]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	4983      	ldr	r1, [pc, #524]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005064:	4313      	orrs	r3, r2
 8005066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0320 	and.w	r3, r3, #32
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005076:	4b7e      	ldr	r3, [pc, #504]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	497a      	ldr	r1, [pc, #488]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005098:	4b75      	ldr	r3, [pc, #468]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	4972      	ldr	r1, [pc, #456]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050ba:	4b6d      	ldr	r3, [pc, #436]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	4969      	ldr	r1, [pc, #420]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050dc:	4b64      	ldr	r3, [pc, #400]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	4961      	ldr	r1, [pc, #388]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050fe:	4b5c      	ldr	r3, [pc, #368]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005104:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	4958      	ldr	r1, [pc, #352]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800511c:	2b00      	cmp	r3, #0
 800511e:	d015      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005120:	4b53      	ldr	r3, [pc, #332]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005126:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512e:	4950      	ldr	r1, [pc, #320]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800513a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800513e:	d105      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005140:	4b4b      	ldr	r3, [pc, #300]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	4a4a      	ldr	r2, [pc, #296]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005146:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800514a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005154:	2b00      	cmp	r3, #0
 8005156:	d015      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005158:	4b45      	ldr	r3, [pc, #276]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800515a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800515e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005166:	4942      	ldr	r1, [pc, #264]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005172:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005176:	d105      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005178:	4b3d      	ldr	r3, [pc, #244]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	4a3c      	ldr	r2, [pc, #240]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800517e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005182:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d015      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005190:	4b37      	ldr	r3, [pc, #220]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005196:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	4934      	ldr	r1, [pc, #208]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051ae:	d105      	bne.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051b0:	4b2f      	ldr	r3, [pc, #188]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	4a2e      	ldr	r2, [pc, #184]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d015      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051c8:	4b29      	ldr	r3, [pc, #164]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051d6:	4926      	ldr	r1, [pc, #152]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051e6:	d105      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051e8:	4b21      	ldr	r3, [pc, #132]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	4a20      	ldr	r2, [pc, #128]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005200:	4b1b      	ldr	r3, [pc, #108]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005206:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	4918      	ldr	r1, [pc, #96]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800521e:	d105      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005220:	4b13      	ldr	r3, [pc, #76]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a12      	ldr	r2, [pc, #72]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800522a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d015      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005238:	4b0d      	ldr	r3, [pc, #52]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005246:	490a      	ldr	r1, [pc, #40]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005252:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005256:	d105      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005258:	4b05      	ldr	r3, [pc, #20]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	4a04      	ldr	r2, [pc, #16]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800525e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005262:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005264:	7cbb      	ldrb	r3, [r7, #18]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	40021000 	.word	0x40021000

08005274 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e09d      	b.n	80053c2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	2b00      	cmp	r3, #0
 800528c:	d108      	bne.n	80052a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005296:	d009      	beq.n	80052ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	61da      	str	r2, [r3, #28]
 800529e:	e005      	b.n	80052ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d106      	bne.n	80052cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fd fdd4 	bl	8002e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052ec:	d902      	bls.n	80052f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052ee:	2300      	movs	r3, #0
 80052f0:	60fb      	str	r3, [r7, #12]
 80052f2:	e002      	b.n	80052fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005302:	d007      	beq.n	8005314 <HAL_SPI_Init+0xa0>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800530c:	d002      	beq.n	8005314 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005324:	431a      	orrs	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005342:	431a      	orrs	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800534c:	431a      	orrs	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005356:	ea42 0103 	orr.w	r1, r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	0c1b      	lsrs	r3, r3, #16
 8005370:	f003 0204 	and.w	r2, r3, #4
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005378:	f003 0310 	and.w	r3, r3, #16
 800537c:	431a      	orrs	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005390:	ea42 0103 	orr.w	r1, r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69da      	ldr	r2, [r3, #28]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b088      	sub	sp, #32
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	60f8      	str	r0, [r7, #12]
 80053d2:	60b9      	str	r1, [r7, #8]
 80053d4:	603b      	str	r3, [r7, #0]
 80053d6:	4613      	mov	r3, r2
 80053d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053da:	2300      	movs	r3, #0
 80053dc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_SPI_Transmit+0x22>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e158      	b.n	800569e <HAL_SPI_Transmit+0x2d4>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f4:	f7fd ffae 	bl	8003354 <HAL_GetTick>
 80053f8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b01      	cmp	r3, #1
 8005408:	d002      	beq.n	8005410 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800540a:	2302      	movs	r3, #2
 800540c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800540e:	e13d      	b.n	800568c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_SPI_Transmit+0x52>
 8005416:	88fb      	ldrh	r3, [r7, #6]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d102      	bne.n	8005422 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005420:	e134      	b.n	800568c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2203      	movs	r2, #3
 8005426:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	88fa      	ldrh	r2, [r7, #6]
 800543a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	88fa      	ldrh	r2, [r7, #6]
 8005440:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546c:	d10f      	bne.n	800548e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800547c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800548c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005498:	2b40      	cmp	r3, #64	; 0x40
 800549a:	d007      	beq.n	80054ac <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054b4:	d94b      	bls.n	800554e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d002      	beq.n	80054c4 <HAL_SPI_Transmit+0xfa>
 80054be:	8afb      	ldrh	r3, [r7, #22]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d13e      	bne.n	8005542 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c8:	881a      	ldrh	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d4:	1c9a      	adds	r2, r3, #2
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054e8:	e02b      	b.n	8005542 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d112      	bne.n	800551e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fc:	881a      	ldrh	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005508:	1c9a      	adds	r2, r3, #2
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005512:	b29b      	uxth	r3, r3
 8005514:	3b01      	subs	r3, #1
 8005516:	b29a      	uxth	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800551c:	e011      	b.n	8005542 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800551e:	f7fd ff19 	bl	8003354 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	429a      	cmp	r2, r3
 800552c:	d803      	bhi.n	8005536 <HAL_SPI_Transmit+0x16c>
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005534:	d102      	bne.n	800553c <HAL_SPI_Transmit+0x172>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d102      	bne.n	8005542 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005540:	e0a4      	b.n	800568c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1ce      	bne.n	80054ea <HAL_SPI_Transmit+0x120>
 800554c:	e07c      	b.n	8005648 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <HAL_SPI_Transmit+0x192>
 8005556:	8afb      	ldrh	r3, [r7, #22]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d170      	bne.n	800563e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b01      	cmp	r3, #1
 8005564:	d912      	bls.n	800558c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556a:	881a      	ldrh	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005576:	1c9a      	adds	r2, r3, #2
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005580:	b29b      	uxth	r3, r3
 8005582:	3b02      	subs	r3, #2
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	87da      	strh	r2, [r3, #62]	; 0x3e
 800558a:	e058      	b.n	800563e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	7812      	ldrb	r2, [r2, #0]
 8005598:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	3b01      	subs	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80055b2:	e044      	b.n	800563e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d12b      	bne.n	800561a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d912      	bls.n	80055f2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d0:	881a      	ldrh	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055dc:	1c9a      	adds	r2, r3, #2
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b02      	subs	r3, #2
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055f0:	e025      	b.n	800563e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	330c      	adds	r3, #12
 80055fc:	7812      	ldrb	r2, [r2, #0]
 80055fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29a      	uxth	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005618:	e011      	b.n	800563e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800561a:	f7fd fe9b 	bl	8003354 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	429a      	cmp	r2, r3
 8005628:	d803      	bhi.n	8005632 <HAL_SPI_Transmit+0x268>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005630:	d102      	bne.n	8005638 <HAL_SPI_Transmit+0x26e>
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d102      	bne.n	800563e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800563c:	e026      	b.n	800568c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005642:	b29b      	uxth	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1b5      	bne.n	80055b4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	6839      	ldr	r1, [r7, #0]
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fce3 	bl	8006018 <SPI_EndRxTxTransaction>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10a      	bne.n	800567c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005666:	2300      	movs	r3, #0
 8005668:	613b      	str	r3, [r7, #16]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	77fb      	strb	r3, [r7, #31]
 8005688:	e000      	b.n	800568c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800568a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800569c:	7ffb      	ldrb	r3, [r7, #31]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3720      	adds	r7, #32
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b088      	sub	sp, #32
 80056aa:	af02      	add	r7, sp, #8
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	603b      	str	r3, [r7, #0]
 80056b2:	4613      	mov	r3, r2
 80056b4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056c2:	d112      	bne.n	80056ea <HAL_SPI_Receive+0x44>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10e      	bne.n	80056ea <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2204      	movs	r2, #4
 80056d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056d4:	88fa      	ldrh	r2, [r7, #6]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	4613      	mov	r3, r2
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f910 	bl	8005906 <HAL_SPI_TransmitReceive>
 80056e6:	4603      	mov	r3, r0
 80056e8:	e109      	b.n	80058fe <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d101      	bne.n	80056f8 <HAL_SPI_Receive+0x52>
 80056f4:	2302      	movs	r3, #2
 80056f6:	e102      	b.n	80058fe <HAL_SPI_Receive+0x258>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005700:	f7fd fe28 	bl	8003354 <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b01      	cmp	r3, #1
 8005710:	d002      	beq.n	8005718 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005712:	2302      	movs	r3, #2
 8005714:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005716:	e0e9      	b.n	80058ec <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_SPI_Receive+0x7e>
 800571e:	88fb      	ldrh	r3, [r7, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d102      	bne.n	800572a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005728:	e0e0      	b.n	80058ec <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2204      	movs	r2, #4
 800572e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	88fa      	ldrh	r2, [r7, #6]
 8005742:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	88fa      	ldrh	r2, [r7, #6]
 800574a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005774:	d908      	bls.n	8005788 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	e007      	b.n	8005798 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005796:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057a0:	d10f      	bne.n	80057c2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057c0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057cc:	2b40      	cmp	r3, #64	; 0x40
 80057ce:	d007      	beq.n	80057e0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057de:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057e8:	d867      	bhi.n	80058ba <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80057ea:	e030      	b.n	800584e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d117      	bne.n	800582a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f103 020c 	add.w	r2, r3, #12
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	7812      	ldrb	r2, [r2, #0]
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005828:	e011      	b.n	800584e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800582a:	f7fd fd93 	bl	8003354 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d803      	bhi.n	8005842 <HAL_SPI_Receive+0x19c>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005840:	d102      	bne.n	8005848 <HAL_SPI_Receive+0x1a2>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800584c:	e04e      	b.n	80058ec <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005854:	b29b      	uxth	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1c8      	bne.n	80057ec <HAL_SPI_Receive+0x146>
 800585a:	e034      	b.n	80058c6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	2b01      	cmp	r3, #1
 8005868:	d115      	bne.n	8005896 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005874:	b292      	uxth	r2, r2
 8005876:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	1c9a      	adds	r2, r3, #2
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29a      	uxth	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005894:	e011      	b.n	80058ba <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005896:	f7fd fd5d 	bl	8003354 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d803      	bhi.n	80058ae <HAL_SPI_Receive+0x208>
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ac:	d102      	bne.n	80058b4 <HAL_SPI_Receive+0x20e>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d102      	bne.n	80058ba <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058b8:	e018      	b.n	80058ec <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1ca      	bne.n	800585c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	6839      	ldr	r1, [r7, #0]
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 fb4c 	bl	8005f68 <SPI_EndRxTransaction>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2220      	movs	r2, #32
 80058da:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	75fb      	strb	r3, [r7, #23]
 80058e8:	e000      	b.n	80058ec <HAL_SPI_Receive+0x246>
  }

error :
 80058ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b08a      	sub	sp, #40	; 0x28
 800590a:	af00      	add	r7, sp, #0
 800590c:	60f8      	str	r0, [r7, #12]
 800590e:	60b9      	str	r1, [r7, #8]
 8005910:	607a      	str	r2, [r7, #4]
 8005912:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005914:	2301      	movs	r3, #1
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <HAL_SPI_TransmitReceive+0x26>
 8005928:	2302      	movs	r3, #2
 800592a:	e1fb      	b.n	8005d24 <HAL_SPI_TransmitReceive+0x41e>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005934:	f7fd fd0e 	bl	8003354 <HAL_GetTick>
 8005938:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005940:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005948:	887b      	ldrh	r3, [r7, #2]
 800594a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800594c:	887b      	ldrh	r3, [r7, #2]
 800594e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005950:	7efb      	ldrb	r3, [r7, #27]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d00e      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x6e>
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800595c:	d106      	bne.n	800596c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <HAL_SPI_TransmitReceive+0x66>
 8005966:	7efb      	ldrb	r3, [r7, #27]
 8005968:	2b04      	cmp	r3, #4
 800596a:	d003      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800596c:	2302      	movs	r3, #2
 800596e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005972:	e1cd      	b.n	8005d10 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d005      	beq.n	8005986 <HAL_SPI_TransmitReceive+0x80>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_SPI_TransmitReceive+0x80>
 8005980:	887b      	ldrh	r3, [r7, #2]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800598c:	e1c0      	b.n	8005d10 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b04      	cmp	r3, #4
 8005998:	d003      	beq.n	80059a2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2205      	movs	r2, #5
 800599e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	887a      	ldrh	r2, [r7, #2]
 80059b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	887a      	ldrh	r2, [r7, #2]
 80059ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	887a      	ldrh	r2, [r7, #2]
 80059c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	887a      	ldrh	r2, [r7, #2]
 80059ce:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059e4:	d802      	bhi.n	80059ec <HAL_SPI_TransmitReceive+0xe6>
 80059e6:	8a3b      	ldrh	r3, [r7, #16]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d908      	bls.n	80059fe <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059fa:	605a      	str	r2, [r3, #4]
 80059fc:	e007      	b.n	8005a0e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a0c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a18:	2b40      	cmp	r3, #64	; 0x40
 8005a1a:	d007      	beq.n	8005a2c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a34:	d97c      	bls.n	8005b30 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <HAL_SPI_TransmitReceive+0x13e>
 8005a3e:	8a7b      	ldrh	r3, [r7, #18]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d169      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a48:	881a      	ldrh	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a54:	1c9a      	adds	r2, r3, #2
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a68:	e056      	b.n	8005b18 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d11b      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x1aa>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d016      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0x1aa>
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d113      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	881a      	ldrh	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	1c9a      	adds	r2, r3, #2
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d11c      	bne.n	8005af8 <HAL_SPI_TransmitReceive+0x1f2>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d016      	beq.n	8005af8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad4:	b292      	uxth	r2, r2
 8005ad6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005adc:	1c9a      	adds	r2, r3, #2
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	3b01      	subs	r3, #1
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005af4:	2301      	movs	r3, #1
 8005af6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005af8:	f7fd fc2c 	bl	8003354 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d807      	bhi.n	8005b18 <HAL_SPI_TransmitReceive+0x212>
 8005b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0e:	d003      	beq.n	8005b18 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005b16:	e0fb      	b.n	8005d10 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1a3      	bne.n	8005a6a <HAL_SPI_TransmitReceive+0x164>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d19d      	bne.n	8005a6a <HAL_SPI_TransmitReceive+0x164>
 8005b2e:	e0df      	b.n	8005cf0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d003      	beq.n	8005b40 <HAL_SPI_TransmitReceive+0x23a>
 8005b38:	8a7b      	ldrh	r3, [r7, #18]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	f040 80cb 	bne.w	8005cd6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d912      	bls.n	8005b70 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4e:	881a      	ldrh	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	1c9a      	adds	r2, r3, #2
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b02      	subs	r3, #2
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b6e:	e0b2      	b.n	8005cd6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	330c      	adds	r3, #12
 8005b7a:	7812      	ldrb	r2, [r2, #0]
 8005b7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b96:	e09e      	b.n	8005cd6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d134      	bne.n	8005c10 <HAL_SPI_TransmitReceive+0x30a>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d02f      	beq.n	8005c10 <HAL_SPI_TransmitReceive+0x30a>
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d12c      	bne.n	8005c10 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d912      	bls.n	8005be6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc4:	881a      	ldrh	r2, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd0:	1c9a      	adds	r2, r3, #2
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	3b02      	subs	r3, #2
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005be4:	e012      	b.n	8005c0c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	7812      	ldrb	r2, [r2, #0]
 8005bf2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf8:	1c5a      	adds	r2, r3, #1
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	3b01      	subs	r3, #1
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d148      	bne.n	8005cb0 <HAL_SPI_TransmitReceive+0x3aa>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d042      	beq.n	8005cb0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d923      	bls.n	8005c7e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c40:	b292      	uxth	r2, r2
 8005c42:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c48:	1c9a      	adds	r2, r3, #2
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	3b02      	subs	r3, #2
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d81f      	bhi.n	8005cac <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c7a:	605a      	str	r2, [r3, #4]
 8005c7c:	e016      	b.n	8005cac <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f103 020c 	add.w	r2, r3, #12
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	7812      	ldrb	r2, [r2, #0]
 8005c8c:	b2d2      	uxtb	r2, r2
 8005c8e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	1c5a      	adds	r2, r3, #1
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cac:	2301      	movs	r3, #1
 8005cae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cb0:	f7fd fb50 	bl	8003354 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d803      	bhi.n	8005cc8 <HAL_SPI_TransmitReceive+0x3c2>
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc6:	d102      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x3c8>
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005cd4:	e01c      	b.n	8005d10 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f47f af5b 	bne.w	8005b98 <HAL_SPI_TransmitReceive+0x292>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f47f af54 	bne.w	8005b98 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cf0:	69fa      	ldr	r2, [r7, #28]
 8005cf2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 f98f 	bl	8006018 <SPI_EndRxTxTransaction>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d006      	beq.n	8005d0e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	661a      	str	r2, [r3, #96]	; 0x60
 8005d0c:	e000      	b.n	8005d10 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005d0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3728      	adds	r7, #40	; 0x28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b088      	sub	sp, #32
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d3c:	f7fd fb0a 	bl	8003354 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d44:	1a9b      	subs	r3, r3, r2
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	4413      	add	r3, r2
 8005d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d4c:	f7fd fb02 	bl	8003354 <HAL_GetTick>
 8005d50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d52:	4b39      	ldr	r3, [pc, #228]	; (8005e38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	015b      	lsls	r3, r3, #5
 8005d58:	0d1b      	lsrs	r3, r3, #20
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	fb02 f303 	mul.w	r3, r2, r3
 8005d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d62:	e054      	b.n	8005e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6a:	d050      	beq.n	8005e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d6c:	f7fd faf2 	bl	8003354 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d902      	bls.n	8005d82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d13d      	bne.n	8005dfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d9a:	d111      	bne.n	8005dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005da4:	d004      	beq.n	8005db0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dae:	d107      	bne.n	8005dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dc8:	d10f      	bne.n	8005dea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005de8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e017      	b.n	8005e2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d101      	bne.n	8005e08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	689a      	ldr	r2, [r3, #8]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4013      	ands	r3, r2
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	bf0c      	ite	eq
 8005e1e:	2301      	moveq	r3, #1
 8005e20:	2300      	movne	r3, #0
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	461a      	mov	r2, r3
 8005e26:	79fb      	ldrb	r3, [r7, #7]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d19b      	bne.n	8005d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3720      	adds	r7, #32
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20000030 	.word	0x20000030

08005e3c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b08a      	sub	sp, #40	; 0x28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
 8005e48:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e4e:	f7fd fa81 	bl	8003354 <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e56:	1a9b      	subs	r3, r3, r2
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005e5e:	f7fd fa79 	bl	8003354 <HAL_GetTick>
 8005e62:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	330c      	adds	r3, #12
 8005e6a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e6c:	4b3d      	ldr	r3, [pc, #244]	; (8005f64 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	4613      	mov	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4413      	add	r3, r2
 8005e76:	00da      	lsls	r2, r3, #3
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	0d1b      	lsrs	r3, r3, #20
 8005e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e7e:	fb02 f303 	mul.w	r3, r2, r3
 8005e82:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e84:	e060      	b.n	8005f48 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e8c:	d107      	bne.n	8005e9e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d104      	bne.n	8005e9e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e9c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea4:	d050      	beq.n	8005f48 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ea6:	f7fd fa55 	bl	8003354 <HAL_GetTick>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d902      	bls.n	8005ebc <SPI_WaitFifoStateUntilTimeout+0x80>
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d13d      	bne.n	8005f38 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005eca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ed4:	d111      	bne.n	8005efa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ede:	d004      	beq.n	8005eea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ee8:	d107      	bne.n	8005efa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ef8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005efe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f02:	d10f      	bne.n	8005f24 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f22:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e010      	b.n	8005f5a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	3b01      	subs	r3, #1
 8005f46:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	4013      	ands	r3, r2
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d196      	bne.n	8005e86 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3728      	adds	r7, #40	; 0x28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20000030 	.word	0x20000030

08005f68 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f7c:	d111      	bne.n	8005fa2 <SPI_EndRxTransaction+0x3a>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f86:	d004      	beq.n	8005f92 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f90:	d107      	bne.n	8005fa2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2180      	movs	r1, #128	; 0x80
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f7ff febd 	bl	8005d2c <SPI_WaitFlagStateUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fbc:	f043 0220 	orr.w	r2, r3, #32
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	e023      	b.n	8006010 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fd0:	d11d      	bne.n	800600e <SPI_EndRxTransaction+0xa6>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fda:	d004      	beq.n	8005fe6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fe4:	d113      	bne.n	800600e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f7ff ff22 	bl	8005e3c <SPI_WaitFifoStateUntilTimeout>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d007      	beq.n	800600e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006002:	f043 0220 	orr.w	r2, r3, #32
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e000      	b.n	8006010 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	2200      	movs	r2, #0
 800602c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f7ff ff03 	bl	8005e3c <SPI_WaitFifoStateUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d007      	beq.n	800604c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006040:	f043 0220 	orr.w	r2, r3, #32
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e027      	b.n	800609c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	2200      	movs	r2, #0
 8006054:	2180      	movs	r1, #128	; 0x80
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff fe68 	bl	8005d2c <SPI_WaitFlagStateUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d007      	beq.n	8006072 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006066:	f043 0220 	orr.w	r2, r3, #32
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e014      	b.n	800609c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	2200      	movs	r2, #0
 800607a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f7ff fedc 	bl	8005e3c <SPI_WaitFifoStateUntilTimeout>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d007      	beq.n	800609a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800608e:	f043 0220 	orr.w	r2, r3, #32
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e000      	b.n	800609c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e049      	b.n	800614a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d106      	bne.n	80060d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7fc ff14 	bl	8002ef8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	3304      	adds	r3, #4
 80060e0:	4619      	mov	r1, r3
 80060e2:	4610      	mov	r0, r2
 80060e4:	f000 faa4 	bl	8006630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b082      	sub	sp, #8
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	e049      	b.n	80061f8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b00      	cmp	r3, #0
 800616e:	d106      	bne.n	800617e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f841 	bl	8006200 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2202      	movs	r2, #2
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3304      	adds	r3, #4
 800618e:	4619      	mov	r1, r3
 8006190:	4610      	mov	r0, r2
 8006192:	f000 fa4d 	bl	8006630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800622a:	2b01      	cmp	r3, #1
 800622c:	d101      	bne.n	8006232 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800622e:	2302      	movs	r3, #2
 8006230:	e0ff      	b.n	8006432 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b14      	cmp	r3, #20
 800623e:	f200 80f0 	bhi.w	8006422 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006242:	a201      	add	r2, pc, #4	; (adr r2, 8006248 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006248:	0800629d 	.word	0x0800629d
 800624c:	08006423 	.word	0x08006423
 8006250:	08006423 	.word	0x08006423
 8006254:	08006423 	.word	0x08006423
 8006258:	080062dd 	.word	0x080062dd
 800625c:	08006423 	.word	0x08006423
 8006260:	08006423 	.word	0x08006423
 8006264:	08006423 	.word	0x08006423
 8006268:	0800631f 	.word	0x0800631f
 800626c:	08006423 	.word	0x08006423
 8006270:	08006423 	.word	0x08006423
 8006274:	08006423 	.word	0x08006423
 8006278:	0800635f 	.word	0x0800635f
 800627c:	08006423 	.word	0x08006423
 8006280:	08006423 	.word	0x08006423
 8006284:	08006423 	.word	0x08006423
 8006288:	080063a1 	.word	0x080063a1
 800628c:	08006423 	.word	0x08006423
 8006290:	08006423 	.word	0x08006423
 8006294:	08006423 	.word	0x08006423
 8006298:	080063e1 	.word	0x080063e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68b9      	ldr	r1, [r7, #8]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 fa54 	bl	8006750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699a      	ldr	r2, [r3, #24]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0208 	orr.w	r2, r2, #8
 80062b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699a      	ldr	r2, [r3, #24]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 0204 	bic.w	r2, r2, #4
 80062c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6999      	ldr	r1, [r3, #24]
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	619a      	str	r2, [r3, #24]
      break;
 80062da:	e0a5      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68b9      	ldr	r1, [r7, #8]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fac4 	bl	8006870 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	699a      	ldr	r2, [r3, #24]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	699a      	ldr	r2, [r3, #24]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006306:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6999      	ldr	r1, [r3, #24]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	021a      	lsls	r2, r3, #8
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	430a      	orrs	r2, r1
 800631a:	619a      	str	r2, [r3, #24]
      break;
 800631c:	e084      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68b9      	ldr	r1, [r7, #8]
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fb2d 	bl	8006984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	69da      	ldr	r2, [r3, #28]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f042 0208 	orr.w	r2, r2, #8
 8006338:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	69da      	ldr	r2, [r3, #28]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0204 	bic.w	r2, r2, #4
 8006348:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	69d9      	ldr	r1, [r3, #28]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	430a      	orrs	r2, r1
 800635a:	61da      	str	r2, [r3, #28]
      break;
 800635c:	e064      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68b9      	ldr	r1, [r7, #8]
 8006364:	4618      	mov	r0, r3
 8006366:	f000 fb95 	bl	8006a94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	69da      	ldr	r2, [r3, #28]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006378:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	69da      	ldr	r2, [r3, #28]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006388:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69d9      	ldr	r1, [r3, #28]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	021a      	lsls	r2, r3, #8
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	61da      	str	r2, [r3, #28]
      break;
 800639e:	e043      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fbfe 	bl	8006ba8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0208 	orr.w	r2, r2, #8
 80063ba:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0204 	bic.w	r2, r2, #4
 80063ca:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	691a      	ldr	r2, [r3, #16]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	430a      	orrs	r2, r1
 80063dc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80063de:	e023      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fc42 	bl	8006c70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063fa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800640a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	021a      	lsls	r2, r3, #8
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	430a      	orrs	r2, r1
 800641e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006420:	e002      	b.n	8006428 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	75fb      	strb	r3, [r7, #23]
      break;
 8006426:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006430:	7dfb      	ldrb	r3, [r7, #23]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop

0800643c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006446:	2300      	movs	r3, #0
 8006448:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_TIM_ConfigClockSource+0x1c>
 8006454:	2302      	movs	r3, #2
 8006456:	e0de      	b.n	8006616 <HAL_TIM_ConfigClockSource+0x1da>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006476:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800647a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006482:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a63      	ldr	r2, [pc, #396]	; (8006620 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006492:	4293      	cmp	r3, r2
 8006494:	f000 80a9 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 8006498:	4a61      	ldr	r2, [pc, #388]	; (8006620 <HAL_TIM_ConfigClockSource+0x1e4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	f200 80ae 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064a0:	4a60      	ldr	r2, [pc, #384]	; (8006624 <HAL_TIM_ConfigClockSource+0x1e8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	f000 80a1 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 80064a8:	4a5e      	ldr	r2, [pc, #376]	; (8006624 <HAL_TIM_ConfigClockSource+0x1e8>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	f200 80a6 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064b0:	4a5d      	ldr	r2, [pc, #372]	; (8006628 <HAL_TIM_ConfigClockSource+0x1ec>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	f000 8099 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 80064b8:	4a5b      	ldr	r2, [pc, #364]	; (8006628 <HAL_TIM_ConfigClockSource+0x1ec>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	f200 809e 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064c0:	4a5a      	ldr	r2, [pc, #360]	; (800662c <HAL_TIM_ConfigClockSource+0x1f0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	f000 8091 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 80064c8:	4a58      	ldr	r2, [pc, #352]	; (800662c <HAL_TIM_ConfigClockSource+0x1f0>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	f200 8096 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80064d4:	f000 8089 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 80064d8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80064dc:	f200 808e 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064e4:	d03e      	beq.n	8006564 <HAL_TIM_ConfigClockSource+0x128>
 80064e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064ea:	f200 8087 	bhi.w	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064f2:	f000 8086 	beq.w	8006602 <HAL_TIM_ConfigClockSource+0x1c6>
 80064f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fa:	d87f      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 80064fc:	2b70      	cmp	r3, #112	; 0x70
 80064fe:	d01a      	beq.n	8006536 <HAL_TIM_ConfigClockSource+0xfa>
 8006500:	2b70      	cmp	r3, #112	; 0x70
 8006502:	d87b      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 8006504:	2b60      	cmp	r3, #96	; 0x60
 8006506:	d050      	beq.n	80065aa <HAL_TIM_ConfigClockSource+0x16e>
 8006508:	2b60      	cmp	r3, #96	; 0x60
 800650a:	d877      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 800650c:	2b50      	cmp	r3, #80	; 0x50
 800650e:	d03c      	beq.n	800658a <HAL_TIM_ConfigClockSource+0x14e>
 8006510:	2b50      	cmp	r3, #80	; 0x50
 8006512:	d873      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 8006514:	2b40      	cmp	r3, #64	; 0x40
 8006516:	d058      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x18e>
 8006518:	2b40      	cmp	r3, #64	; 0x40
 800651a:	d86f      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 800651c:	2b30      	cmp	r3, #48	; 0x30
 800651e:	d064      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 8006520:	2b30      	cmp	r3, #48	; 0x30
 8006522:	d86b      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 8006524:	2b20      	cmp	r3, #32
 8006526:	d060      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 8006528:	2b20      	cmp	r3, #32
 800652a:	d867      	bhi.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
 800652c:	2b00      	cmp	r3, #0
 800652e:	d05c      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 8006530:	2b10      	cmp	r3, #16
 8006532:	d05a      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x1ae>
 8006534:	e062      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6818      	ldr	r0, [r3, #0]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	6899      	ldr	r1, [r3, #8]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	f000 fc75 	bl	8006e34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	609a      	str	r2, [r3, #8]
      break;
 8006562:	e04f      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	6899      	ldr	r1, [r3, #8]
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f000 fc5e 	bl	8006e34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006586:	609a      	str	r2, [r3, #8]
      break;
 8006588:	e03c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6818      	ldr	r0, [r3, #0]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6859      	ldr	r1, [r3, #4]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	461a      	mov	r2, r3
 8006598:	f000 fbd0 	bl	8006d3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2150      	movs	r1, #80	; 0x50
 80065a2:	4618      	mov	r0, r3
 80065a4:	f000 fc29 	bl	8006dfa <TIM_ITRx_SetConfig>
      break;
 80065a8:	e02c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6818      	ldr	r0, [r3, #0]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	6859      	ldr	r1, [r3, #4]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	461a      	mov	r2, r3
 80065b8:	f000 fbef 	bl	8006d9a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2160      	movs	r1, #96	; 0x60
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 fc19 	bl	8006dfa <TIM_ITRx_SetConfig>
      break;
 80065c8:	e01c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6818      	ldr	r0, [r3, #0]
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6859      	ldr	r1, [r3, #4]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	461a      	mov	r2, r3
 80065d8:	f000 fbb0 	bl	8006d3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2140      	movs	r1, #64	; 0x40
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 fc09 	bl	8006dfa <TIM_ITRx_SetConfig>
      break;
 80065e8:	e00c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4619      	mov	r1, r3
 80065f4:	4610      	mov	r0, r2
 80065f6:	f000 fc00 	bl	8006dfa <TIM_ITRx_SetConfig>
      break;
 80065fa:	e003      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006600:	e000      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006614:	7bfb      	ldrb	r3, [r7, #15]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	00100070 	.word	0x00100070
 8006624:	00100040 	.word	0x00100040
 8006628:	00100030 	.word	0x00100030
 800662c:	00100020 	.word	0x00100020

08006630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a3c      	ldr	r2, [pc, #240]	; (8006734 <TIM_Base_SetConfig+0x104>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d00f      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800664e:	d00b      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a39      	ldr	r2, [pc, #228]	; (8006738 <TIM_Base_SetConfig+0x108>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d007      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a38      	ldr	r2, [pc, #224]	; (800673c <TIM_Base_SetConfig+0x10c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d003      	beq.n	8006668 <TIM_Base_SetConfig+0x38>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a37      	ldr	r2, [pc, #220]	; (8006740 <TIM_Base_SetConfig+0x110>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d108      	bne.n	800667a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	4313      	orrs	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2d      	ldr	r2, [pc, #180]	; (8006734 <TIM_Base_SetConfig+0x104>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d01b      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006688:	d017      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a2a      	ldr	r2, [pc, #168]	; (8006738 <TIM_Base_SetConfig+0x108>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d013      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a29      	ldr	r2, [pc, #164]	; (800673c <TIM_Base_SetConfig+0x10c>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d00f      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a28      	ldr	r2, [pc, #160]	; (8006740 <TIM_Base_SetConfig+0x110>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d00b      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a27      	ldr	r2, [pc, #156]	; (8006744 <TIM_Base_SetConfig+0x114>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d007      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a26      	ldr	r2, [pc, #152]	; (8006748 <TIM_Base_SetConfig+0x118>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d003      	beq.n	80066ba <TIM_Base_SetConfig+0x8a>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a25      	ldr	r2, [pc, #148]	; (800674c <TIM_Base_SetConfig+0x11c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d108      	bne.n	80066cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689a      	ldr	r2, [r3, #8]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a10      	ldr	r2, [pc, #64]	; (8006734 <TIM_Base_SetConfig+0x104>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d00f      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a11      	ldr	r2, [pc, #68]	; (8006740 <TIM_Base_SetConfig+0x110>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00b      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a10      	ldr	r2, [pc, #64]	; (8006744 <TIM_Base_SetConfig+0x114>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d007      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a0f      	ldr	r2, [pc, #60]	; (8006748 <TIM_Base_SetConfig+0x118>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d003      	beq.n	8006718 <TIM_Base_SetConfig+0xe8>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a0e      	ldr	r2, [pc, #56]	; (800674c <TIM_Base_SetConfig+0x11c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d103      	bne.n	8006720 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	615a      	str	r2, [r3, #20]
}
 8006726:	bf00      	nop
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	40012c00 	.word	0x40012c00
 8006738:	40000400 	.word	0x40000400
 800673c:	40000800 	.word	0x40000800
 8006740:	40013400 	.word	0x40013400
 8006744:	40014000 	.word	0x40014000
 8006748:	40014400 	.word	0x40014400
 800674c:	40014800 	.word	0x40014800

08006750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	f023 0201 	bic.w	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800677e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0303 	bic.w	r3, r3, #3
 800678a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f023 0302 	bic.w	r3, r3, #2
 800679c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a2c      	ldr	r2, [pc, #176]	; (800685c <TIM_OC1_SetConfig+0x10c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d00f      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a2b      	ldr	r2, [pc, #172]	; (8006860 <TIM_OC1_SetConfig+0x110>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d00b      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a2a      	ldr	r2, [pc, #168]	; (8006864 <TIM_OC1_SetConfig+0x114>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d007      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a29      	ldr	r2, [pc, #164]	; (8006868 <TIM_OC1_SetConfig+0x118>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d003      	beq.n	80067d0 <TIM_OC1_SetConfig+0x80>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a28      	ldr	r2, [pc, #160]	; (800686c <TIM_OC1_SetConfig+0x11c>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d10c      	bne.n	80067ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f023 0308 	bic.w	r3, r3, #8
 80067d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f023 0304 	bic.w	r3, r3, #4
 80067e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a1b      	ldr	r2, [pc, #108]	; (800685c <TIM_OC1_SetConfig+0x10c>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00f      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a1a      	ldr	r2, [pc, #104]	; (8006860 <TIM_OC1_SetConfig+0x110>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d00b      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a19      	ldr	r2, [pc, #100]	; (8006864 <TIM_OC1_SetConfig+0x114>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d007      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a18      	ldr	r2, [pc, #96]	; (8006868 <TIM_OC1_SetConfig+0x118>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d003      	beq.n	8006812 <TIM_OC1_SetConfig+0xc2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a17      	ldr	r2, [pc, #92]	; (800686c <TIM_OC1_SetConfig+0x11c>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d111      	bne.n	8006836 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4313      	orrs	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	621a      	str	r2, [r3, #32]
}
 8006850:	bf00      	nop
 8006852:	371c      	adds	r7, #28
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	40012c00 	.word	0x40012c00
 8006860:	40013400 	.word	0x40013400
 8006864:	40014000 	.word	0x40014000
 8006868:	40014400 	.word	0x40014400
 800686c:	40014800 	.word	0x40014800

08006870 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006870:	b480      	push	{r7}
 8006872:	b087      	sub	sp, #28
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0210 	bic.w	r2, r3, #16
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800689e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	021b      	lsls	r3, r3, #8
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f023 0320 	bic.w	r3, r3, #32
 80068be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a28      	ldr	r2, [pc, #160]	; (8006970 <TIM_OC2_SetConfig+0x100>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC2_SetConfig+0x6c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a27      	ldr	r2, [pc, #156]	; (8006974 <TIM_OC2_SetConfig+0x104>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d10d      	bne.n	80068f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1d      	ldr	r2, [pc, #116]	; (8006970 <TIM_OC2_SetConfig+0x100>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00f      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a1c      	ldr	r2, [pc, #112]	; (8006974 <TIM_OC2_SetConfig+0x104>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00b      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a1b      	ldr	r2, [pc, #108]	; (8006978 <TIM_OC2_SetConfig+0x108>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d007      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a1a      	ldr	r2, [pc, #104]	; (800697c <TIM_OC2_SetConfig+0x10c>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d003      	beq.n	8006920 <TIM_OC2_SetConfig+0xb0>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a19      	ldr	r2, [pc, #100]	; (8006980 <TIM_OC2_SetConfig+0x110>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d113      	bne.n	8006948 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800692e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	4313      	orrs	r3, r2
 800693a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	621a      	str	r2, [r3, #32]
}
 8006962:	bf00      	nop
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40012c00 	.word	0x40012c00
 8006974:	40013400 	.word	0x40013400
 8006978:	40014000 	.word	0x40014000
 800697c:	40014400 	.word	0x40014400
 8006980:	40014800 	.word	0x40014800

08006984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006984:	b480      	push	{r7}
 8006986:	b087      	sub	sp, #28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 0303 	bic.w	r3, r3, #3
 80069be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a27      	ldr	r2, [pc, #156]	; (8006a80 <TIM_OC3_SetConfig+0xfc>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d003      	beq.n	80069ee <TIM_OC3_SetConfig+0x6a>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a26      	ldr	r2, [pc, #152]	; (8006a84 <TIM_OC3_SetConfig+0x100>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d10d      	bne.n	8006a0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	021b      	lsls	r3, r3, #8
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a1c      	ldr	r2, [pc, #112]	; (8006a80 <TIM_OC3_SetConfig+0xfc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00f      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a1b      	ldr	r2, [pc, #108]	; (8006a84 <TIM_OC3_SetConfig+0x100>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d00b      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a1a      	ldr	r2, [pc, #104]	; (8006a88 <TIM_OC3_SetConfig+0x104>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d007      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a19      	ldr	r2, [pc, #100]	; (8006a8c <TIM_OC3_SetConfig+0x108>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d003      	beq.n	8006a32 <TIM_OC3_SetConfig+0xae>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a18      	ldr	r2, [pc, #96]	; (8006a90 <TIM_OC3_SetConfig+0x10c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d113      	bne.n	8006a5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	011b      	lsls	r3, r3, #4
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	621a      	str	r2, [r3, #32]
}
 8006a74:	bf00      	nop
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40014400 	.word	0x40014400
 8006a90:	40014800 	.word	0x40014800

08006a94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	031b      	lsls	r3, r3, #12
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a28      	ldr	r2, [pc, #160]	; (8006b94 <TIM_OC4_SetConfig+0x100>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC4_SetConfig+0x6c>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a27      	ldr	r2, [pc, #156]	; (8006b98 <TIM_OC4_SetConfig+0x104>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d10d      	bne.n	8006b1c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	031b      	lsls	r3, r3, #12
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a1d      	ldr	r2, [pc, #116]	; (8006b94 <TIM_OC4_SetConfig+0x100>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d00f      	beq.n	8006b44 <TIM_OC4_SetConfig+0xb0>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a1c      	ldr	r2, [pc, #112]	; (8006b98 <TIM_OC4_SetConfig+0x104>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d00b      	beq.n	8006b44 <TIM_OC4_SetConfig+0xb0>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a1b      	ldr	r2, [pc, #108]	; (8006b9c <TIM_OC4_SetConfig+0x108>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d007      	beq.n	8006b44 <TIM_OC4_SetConfig+0xb0>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a1a      	ldr	r2, [pc, #104]	; (8006ba0 <TIM_OC4_SetConfig+0x10c>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d003      	beq.n	8006b44 <TIM_OC4_SetConfig+0xb0>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a19      	ldr	r2, [pc, #100]	; (8006ba4 <TIM_OC4_SetConfig+0x110>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d113      	bne.n	8006b6c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b4a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b52:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	019b      	lsls	r3, r3, #6
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	019b      	lsls	r3, r3, #6
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	621a      	str	r2, [r3, #32]
}
 8006b86:	bf00      	nop
 8006b88:	371c      	adds	r7, #28
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	40012c00 	.word	0x40012c00
 8006b98:	40013400 	.word	0x40013400
 8006b9c:	40014000 	.word	0x40014000
 8006ba0:	40014400 	.word	0x40014400
 8006ba4:	40014800 	.word	0x40014800

08006ba8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	041b      	lsls	r3, r3, #16
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a17      	ldr	r2, [pc, #92]	; (8006c5c <TIM_OC5_SetConfig+0xb4>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d00f      	beq.n	8006c22 <TIM_OC5_SetConfig+0x7a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a16      	ldr	r2, [pc, #88]	; (8006c60 <TIM_OC5_SetConfig+0xb8>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d00b      	beq.n	8006c22 <TIM_OC5_SetConfig+0x7a>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a15      	ldr	r2, [pc, #84]	; (8006c64 <TIM_OC5_SetConfig+0xbc>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d007      	beq.n	8006c22 <TIM_OC5_SetConfig+0x7a>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a14      	ldr	r2, [pc, #80]	; (8006c68 <TIM_OC5_SetConfig+0xc0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d003      	beq.n	8006c22 <TIM_OC5_SetConfig+0x7a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a13      	ldr	r2, [pc, #76]	; (8006c6c <TIM_OC5_SetConfig+0xc4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d109      	bne.n	8006c36 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	021b      	lsls	r3, r3, #8
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	621a      	str	r2, [r3, #32]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	40012c00 	.word	0x40012c00
 8006c60:	40013400 	.word	0x40013400
 8006c64:	40014000 	.word	0x40014000
 8006c68:	40014400 	.word	0x40014400
 8006c6c:	40014800 	.word	0x40014800

08006c70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	051b      	lsls	r3, r3, #20
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a18      	ldr	r2, [pc, #96]	; (8006d28 <TIM_OC6_SetConfig+0xb8>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d00f      	beq.n	8006cec <TIM_OC6_SetConfig+0x7c>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a17      	ldr	r2, [pc, #92]	; (8006d2c <TIM_OC6_SetConfig+0xbc>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00b      	beq.n	8006cec <TIM_OC6_SetConfig+0x7c>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a16      	ldr	r2, [pc, #88]	; (8006d30 <TIM_OC6_SetConfig+0xc0>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d007      	beq.n	8006cec <TIM_OC6_SetConfig+0x7c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a15      	ldr	r2, [pc, #84]	; (8006d34 <TIM_OC6_SetConfig+0xc4>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d003      	beq.n	8006cec <TIM_OC6_SetConfig+0x7c>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a14      	ldr	r2, [pc, #80]	; (8006d38 <TIM_OC6_SetConfig+0xc8>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d109      	bne.n	8006d00 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cf2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	029b      	lsls	r3, r3, #10
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	621a      	str	r2, [r3, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	40012c00 	.word	0x40012c00
 8006d2c:	40013400 	.word	0x40013400
 8006d30:	40014000 	.word	0x40014000
 8006d34:	40014400 	.word	0x40014400
 8006d38:	40014800 	.word	0x40014800

08006d3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a1b      	ldr	r3, [r3, #32]
 8006d4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0201 	bic.w	r2, r3, #1
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	011b      	lsls	r3, r3, #4
 8006d6c:	693a      	ldr	r2, [r7, #16]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f023 030a 	bic.w	r3, r3, #10
 8006d78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	621a      	str	r2, [r3, #32]
}
 8006d8e:	bf00      	nop
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b087      	sub	sp, #28
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	60f8      	str	r0, [r7, #12]
 8006da2:	60b9      	str	r1, [r7, #8]
 8006da4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	f023 0210 	bic.w	r2, r3, #16
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	031b      	lsls	r3, r3, #12
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006dd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	697a      	ldr	r2, [r7, #20]
 8006de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	621a      	str	r2, [r3, #32]
}
 8006dee:	bf00      	nop
 8006df0:	371c      	adds	r7, #28
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b085      	sub	sp, #20
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
 8006e02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006e10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e16:	683a      	ldr	r2, [r7, #0]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	f043 0307 	orr.w	r3, r3, #7
 8006e20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	68fa      	ldr	r2, [r7, #12]
 8006e26:	609a      	str	r2, [r3, #8]
}
 8006e28:	bf00      	nop
 8006e2a:	3714      	adds	r7, #20
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
 8006e40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	021a      	lsls	r2, r3, #8
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	431a      	orrs	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	609a      	str	r2, [r3, #8]
}
 8006e68:	bf00      	nop
 8006e6a:	371c      	adds	r7, #28
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e065      	b.n	8006f58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a2c      	ldr	r2, [pc, #176]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d004      	beq.n	8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a2b      	ldr	r2, [pc, #172]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d108      	bne.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006ec6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	68fa      	ldr	r2, [r7, #12]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006edc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1b      	ldr	r2, [pc, #108]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d018      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f02:	d013      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a18      	ldr	r2, [pc, #96]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d00e      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a17      	ldr	r2, [pc, #92]	; (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d009      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a12      	ldr	r2, [pc, #72]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d004      	beq.n	8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a13      	ldr	r2, [pc, #76]	; (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d10c      	bne.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40013400 	.word	0x40013400
 8006f6c:	40000400 	.word	0x40000400
 8006f70:	40000800 	.word	0x40000800
 8006f74:	40014000 	.word	0x40014000

08006f78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f90:	2302      	movs	r3, #2
 8006f92:	e087      	b.n	80070a4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	691b      	ldr	r3, [r3, #16]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	695b      	ldr	r3, [r3, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	041b      	lsls	r3, r3, #16
 800700a:	4313      	orrs	r3, r2
 800700c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a27      	ldr	r2, [pc, #156]	; (80070b0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d004      	beq.n	8007022 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a25      	ldr	r2, [pc, #148]	; (80070b4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d106      	bne.n	8007030 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	4313      	orrs	r3, r2
 800702e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1e      	ldr	r2, [pc, #120]	; (80070b0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a1d      	ldr	r2, [pc, #116]	; (80070b4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d126      	bne.n	8007092 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704e:	051b      	lsls	r3, r3, #20
 8007050:	4313      	orrs	r3, r2
 8007052:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706c:	4313      	orrs	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a0e      	ldr	r2, [pc, #56]	; (80070b0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a0d      	ldr	r2, [pc, #52]	; (80070b4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d106      	bne.n	8007092 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	4313      	orrs	r3, r2
 8007090:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	40012c00 	.word	0x40012c00
 80070b4:	40013400 	.word	0x40013400

080070b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e042      	b.n	8007150 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d106      	bne.n	80070e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7fb ff63 	bl	8002fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2224      	movs	r2, #36	; 0x24
 80070e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f022 0201 	bic.w	r2, r2, #1
 80070f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 f82c 	bl	8007158 <UART_SetConfig>
 8007100:	4603      	mov	r3, r0
 8007102:	2b01      	cmp	r3, #1
 8007104:	d101      	bne.n	800710a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e022      	b.n	8007150 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 faec 	bl	80076f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007126:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007136:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f042 0201 	orr.w	r2, r2, #1
 8007146:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fb73 	bl	8007834 <UART_CheckIdleState>
 800714e:	4603      	mov	r3, r0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800715c:	b08c      	sub	sp, #48	; 0x30
 800715e:	af00      	add	r7, sp, #0
 8007160:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	431a      	orrs	r2, r3
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	431a      	orrs	r2, r3
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	4313      	orrs	r3, r2
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	4bab      	ldr	r3, [pc, #684]	; (8007434 <UART_SetConfig+0x2dc>)
 8007188:	4013      	ands	r3, r2
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	6812      	ldr	r2, [r2, #0]
 800718e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007190:	430b      	orrs	r3, r1
 8007192:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	68da      	ldr	r2, [r3, #12]
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4aa0      	ldr	r2, [pc, #640]	; (8007438 <UART_SetConfig+0x2e0>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071c0:	4313      	orrs	r3, r2
 80071c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80071ce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	6812      	ldr	r2, [r2, #0]
 80071d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071d8:	430b      	orrs	r3, r1
 80071da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e2:	f023 010f 	bic.w	r1, r3, #15
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a91      	ldr	r2, [pc, #580]	; (800743c <UART_SetConfig+0x2e4>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d125      	bne.n	8007248 <UART_SetConfig+0xf0>
 80071fc:	4b90      	ldr	r3, [pc, #576]	; (8007440 <UART_SetConfig+0x2e8>)
 80071fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	2b03      	cmp	r3, #3
 8007208:	d81a      	bhi.n	8007240 <UART_SetConfig+0xe8>
 800720a:	a201      	add	r2, pc, #4	; (adr r2, 8007210 <UART_SetConfig+0xb8>)
 800720c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007210:	08007221 	.word	0x08007221
 8007214:	08007231 	.word	0x08007231
 8007218:	08007229 	.word	0x08007229
 800721c:	08007239 	.word	0x08007239
 8007220:	2301      	movs	r3, #1
 8007222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007226:	e0d6      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007228:	2302      	movs	r3, #2
 800722a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800722e:	e0d2      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007230:	2304      	movs	r3, #4
 8007232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007236:	e0ce      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007238:	2308      	movs	r3, #8
 800723a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800723e:	e0ca      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007240:	2310      	movs	r3, #16
 8007242:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007246:	e0c6      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a7d      	ldr	r2, [pc, #500]	; (8007444 <UART_SetConfig+0x2ec>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d138      	bne.n	80072c4 <UART_SetConfig+0x16c>
 8007252:	4b7b      	ldr	r3, [pc, #492]	; (8007440 <UART_SetConfig+0x2e8>)
 8007254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007258:	f003 030c 	and.w	r3, r3, #12
 800725c:	2b0c      	cmp	r3, #12
 800725e:	d82d      	bhi.n	80072bc <UART_SetConfig+0x164>
 8007260:	a201      	add	r2, pc, #4	; (adr r2, 8007268 <UART_SetConfig+0x110>)
 8007262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007266:	bf00      	nop
 8007268:	0800729d 	.word	0x0800729d
 800726c:	080072bd 	.word	0x080072bd
 8007270:	080072bd 	.word	0x080072bd
 8007274:	080072bd 	.word	0x080072bd
 8007278:	080072ad 	.word	0x080072ad
 800727c:	080072bd 	.word	0x080072bd
 8007280:	080072bd 	.word	0x080072bd
 8007284:	080072bd 	.word	0x080072bd
 8007288:	080072a5 	.word	0x080072a5
 800728c:	080072bd 	.word	0x080072bd
 8007290:	080072bd 	.word	0x080072bd
 8007294:	080072bd 	.word	0x080072bd
 8007298:	080072b5 	.word	0x080072b5
 800729c:	2300      	movs	r3, #0
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072a2:	e098      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072a4:	2302      	movs	r3, #2
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072aa:	e094      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072ac:	2304      	movs	r3, #4
 80072ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072b2:	e090      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072b4:	2308      	movs	r3, #8
 80072b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ba:	e08c      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072bc:	2310      	movs	r3, #16
 80072be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072c2:	e088      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a5f      	ldr	r2, [pc, #380]	; (8007448 <UART_SetConfig+0x2f0>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d125      	bne.n	800731a <UART_SetConfig+0x1c2>
 80072ce:	4b5c      	ldr	r3, [pc, #368]	; (8007440 <UART_SetConfig+0x2e8>)
 80072d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80072d8:	2b30      	cmp	r3, #48	; 0x30
 80072da:	d016      	beq.n	800730a <UART_SetConfig+0x1b2>
 80072dc:	2b30      	cmp	r3, #48	; 0x30
 80072de:	d818      	bhi.n	8007312 <UART_SetConfig+0x1ba>
 80072e0:	2b20      	cmp	r3, #32
 80072e2:	d00a      	beq.n	80072fa <UART_SetConfig+0x1a2>
 80072e4:	2b20      	cmp	r3, #32
 80072e6:	d814      	bhi.n	8007312 <UART_SetConfig+0x1ba>
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <UART_SetConfig+0x19a>
 80072ec:	2b10      	cmp	r3, #16
 80072ee:	d008      	beq.n	8007302 <UART_SetConfig+0x1aa>
 80072f0:	e00f      	b.n	8007312 <UART_SetConfig+0x1ba>
 80072f2:	2300      	movs	r3, #0
 80072f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072f8:	e06d      	b.n	80073d6 <UART_SetConfig+0x27e>
 80072fa:	2302      	movs	r3, #2
 80072fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007300:	e069      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007302:	2304      	movs	r3, #4
 8007304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007308:	e065      	b.n	80073d6 <UART_SetConfig+0x27e>
 800730a:	2308      	movs	r3, #8
 800730c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007310:	e061      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007312:	2310      	movs	r3, #16
 8007314:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007318:	e05d      	b.n	80073d6 <UART_SetConfig+0x27e>
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a4b      	ldr	r2, [pc, #300]	; (800744c <UART_SetConfig+0x2f4>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d125      	bne.n	8007370 <UART_SetConfig+0x218>
 8007324:	4b46      	ldr	r3, [pc, #280]	; (8007440 <UART_SetConfig+0x2e8>)
 8007326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800732a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800732e:	2bc0      	cmp	r3, #192	; 0xc0
 8007330:	d016      	beq.n	8007360 <UART_SetConfig+0x208>
 8007332:	2bc0      	cmp	r3, #192	; 0xc0
 8007334:	d818      	bhi.n	8007368 <UART_SetConfig+0x210>
 8007336:	2b80      	cmp	r3, #128	; 0x80
 8007338:	d00a      	beq.n	8007350 <UART_SetConfig+0x1f8>
 800733a:	2b80      	cmp	r3, #128	; 0x80
 800733c:	d814      	bhi.n	8007368 <UART_SetConfig+0x210>
 800733e:	2b00      	cmp	r3, #0
 8007340:	d002      	beq.n	8007348 <UART_SetConfig+0x1f0>
 8007342:	2b40      	cmp	r3, #64	; 0x40
 8007344:	d008      	beq.n	8007358 <UART_SetConfig+0x200>
 8007346:	e00f      	b.n	8007368 <UART_SetConfig+0x210>
 8007348:	2300      	movs	r3, #0
 800734a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800734e:	e042      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007350:	2302      	movs	r3, #2
 8007352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007356:	e03e      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007358:	2304      	movs	r3, #4
 800735a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800735e:	e03a      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007360:	2308      	movs	r3, #8
 8007362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007366:	e036      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007368:	2310      	movs	r3, #16
 800736a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800736e:	e032      	b.n	80073d6 <UART_SetConfig+0x27e>
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a30      	ldr	r2, [pc, #192]	; (8007438 <UART_SetConfig+0x2e0>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d12a      	bne.n	80073d0 <UART_SetConfig+0x278>
 800737a:	4b31      	ldr	r3, [pc, #196]	; (8007440 <UART_SetConfig+0x2e8>)
 800737c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007380:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007384:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007388:	d01a      	beq.n	80073c0 <UART_SetConfig+0x268>
 800738a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800738e:	d81b      	bhi.n	80073c8 <UART_SetConfig+0x270>
 8007390:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007394:	d00c      	beq.n	80073b0 <UART_SetConfig+0x258>
 8007396:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800739a:	d815      	bhi.n	80073c8 <UART_SetConfig+0x270>
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <UART_SetConfig+0x250>
 80073a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073a4:	d008      	beq.n	80073b8 <UART_SetConfig+0x260>
 80073a6:	e00f      	b.n	80073c8 <UART_SetConfig+0x270>
 80073a8:	2300      	movs	r3, #0
 80073aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073ae:	e012      	b.n	80073d6 <UART_SetConfig+0x27e>
 80073b0:	2302      	movs	r3, #2
 80073b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073b6:	e00e      	b.n	80073d6 <UART_SetConfig+0x27e>
 80073b8:	2304      	movs	r3, #4
 80073ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073be:	e00a      	b.n	80073d6 <UART_SetConfig+0x27e>
 80073c0:	2308      	movs	r3, #8
 80073c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073c6:	e006      	b.n	80073d6 <UART_SetConfig+0x27e>
 80073c8:	2310      	movs	r3, #16
 80073ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073ce:	e002      	b.n	80073d6 <UART_SetConfig+0x27e>
 80073d0:	2310      	movs	r3, #16
 80073d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a17      	ldr	r2, [pc, #92]	; (8007438 <UART_SetConfig+0x2e0>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	f040 80a8 	bne.w	8007532 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80073e6:	2b08      	cmp	r3, #8
 80073e8:	d834      	bhi.n	8007454 <UART_SetConfig+0x2fc>
 80073ea:	a201      	add	r2, pc, #4	; (adr r2, 80073f0 <UART_SetConfig+0x298>)
 80073ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f0:	08007415 	.word	0x08007415
 80073f4:	08007455 	.word	0x08007455
 80073f8:	0800741d 	.word	0x0800741d
 80073fc:	08007455 	.word	0x08007455
 8007400:	08007423 	.word	0x08007423
 8007404:	08007455 	.word	0x08007455
 8007408:	08007455 	.word	0x08007455
 800740c:	08007455 	.word	0x08007455
 8007410:	0800742b 	.word	0x0800742b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007414:	f7fd fccc 	bl	8004db0 <HAL_RCC_GetPCLK1Freq>
 8007418:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800741a:	e021      	b.n	8007460 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800741c:	4b0c      	ldr	r3, [pc, #48]	; (8007450 <UART_SetConfig+0x2f8>)
 800741e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007420:	e01e      	b.n	8007460 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007422:	f7fd fc57 	bl	8004cd4 <HAL_RCC_GetSysClockFreq>
 8007426:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007428:	e01a      	b.n	8007460 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800742a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800742e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007430:	e016      	b.n	8007460 <UART_SetConfig+0x308>
 8007432:	bf00      	nop
 8007434:	cfff69f3 	.word	0xcfff69f3
 8007438:	40008000 	.word	0x40008000
 800743c:	40013800 	.word	0x40013800
 8007440:	40021000 	.word	0x40021000
 8007444:	40004400 	.word	0x40004400
 8007448:	40004800 	.word	0x40004800
 800744c:	40004c00 	.word	0x40004c00
 8007450:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800745e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 812a 	beq.w	80076bc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746c:	4a9e      	ldr	r2, [pc, #632]	; (80076e8 <UART_SetConfig+0x590>)
 800746e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007472:	461a      	mov	r2, r3
 8007474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007476:	fbb3 f3f2 	udiv	r3, r3, r2
 800747a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	4613      	mov	r3, r2
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	4413      	add	r3, r2
 8007486:	69ba      	ldr	r2, [r7, #24]
 8007488:	429a      	cmp	r2, r3
 800748a:	d305      	bcc.n	8007498 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007492:	69ba      	ldr	r2, [r7, #24]
 8007494:	429a      	cmp	r2, r3
 8007496:	d903      	bls.n	80074a0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800749e:	e10d      	b.n	80076bc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a2:	2200      	movs	r2, #0
 80074a4:	60bb      	str	r3, [r7, #8]
 80074a6:	60fa      	str	r2, [r7, #12]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	4a8e      	ldr	r2, [pc, #568]	; (80076e8 <UART_SetConfig+0x590>)
 80074ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	2200      	movs	r2, #0
 80074b6:	603b      	str	r3, [r7, #0]
 80074b8:	607a      	str	r2, [r7, #4]
 80074ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074c2:	f7f9 fb85 	bl	8000bd0 <__aeabi_uldivmod>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4610      	mov	r0, r2
 80074cc:	4619      	mov	r1, r3
 80074ce:	f04f 0200 	mov.w	r2, #0
 80074d2:	f04f 0300 	mov.w	r3, #0
 80074d6:	020b      	lsls	r3, r1, #8
 80074d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80074dc:	0202      	lsls	r2, r0, #8
 80074de:	6979      	ldr	r1, [r7, #20]
 80074e0:	6849      	ldr	r1, [r1, #4]
 80074e2:	0849      	lsrs	r1, r1, #1
 80074e4:	2000      	movs	r0, #0
 80074e6:	460c      	mov	r4, r1
 80074e8:	4605      	mov	r5, r0
 80074ea:	eb12 0804 	adds.w	r8, r2, r4
 80074ee:	eb43 0905 	adc.w	r9, r3, r5
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	469a      	mov	sl, r3
 80074fa:	4693      	mov	fp, r2
 80074fc:	4652      	mov	r2, sl
 80074fe:	465b      	mov	r3, fp
 8007500:	4640      	mov	r0, r8
 8007502:	4649      	mov	r1, r9
 8007504:	f7f9 fb64 	bl	8000bd0 <__aeabi_uldivmod>
 8007508:	4602      	mov	r2, r0
 800750a:	460b      	mov	r3, r1
 800750c:	4613      	mov	r3, r2
 800750e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007510:	6a3b      	ldr	r3, [r7, #32]
 8007512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007516:	d308      	bcc.n	800752a <UART_SetConfig+0x3d2>
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800751e:	d204      	bcs.n	800752a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6a3a      	ldr	r2, [r7, #32]
 8007526:	60da      	str	r2, [r3, #12]
 8007528:	e0c8      	b.n	80076bc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007530:	e0c4      	b.n	80076bc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	69db      	ldr	r3, [r3, #28]
 8007536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800753a:	d167      	bne.n	800760c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800753c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007540:	2b08      	cmp	r3, #8
 8007542:	d828      	bhi.n	8007596 <UART_SetConfig+0x43e>
 8007544:	a201      	add	r2, pc, #4	; (adr r2, 800754c <UART_SetConfig+0x3f4>)
 8007546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754a:	bf00      	nop
 800754c:	08007571 	.word	0x08007571
 8007550:	08007579 	.word	0x08007579
 8007554:	08007581 	.word	0x08007581
 8007558:	08007597 	.word	0x08007597
 800755c:	08007587 	.word	0x08007587
 8007560:	08007597 	.word	0x08007597
 8007564:	08007597 	.word	0x08007597
 8007568:	08007597 	.word	0x08007597
 800756c:	0800758f 	.word	0x0800758f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007570:	f7fd fc1e 	bl	8004db0 <HAL_RCC_GetPCLK1Freq>
 8007574:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007576:	e014      	b.n	80075a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007578:	f7fd fc30 	bl	8004ddc <HAL_RCC_GetPCLK2Freq>
 800757c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800757e:	e010      	b.n	80075a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007580:	4b5a      	ldr	r3, [pc, #360]	; (80076ec <UART_SetConfig+0x594>)
 8007582:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007584:	e00d      	b.n	80075a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007586:	f7fd fba5 	bl	8004cd4 <HAL_RCC_GetSysClockFreq>
 800758a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800758c:	e009      	b.n	80075a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800758e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007592:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007594:	e005      	b.n	80075a2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80075a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 8089 	beq.w	80076bc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ae:	4a4e      	ldr	r2, [pc, #312]	; (80076e8 <UART_SetConfig+0x590>)
 80075b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075b4:	461a      	mov	r2, r3
 80075b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80075bc:	005a      	lsls	r2, r3, #1
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	085b      	lsrs	r3, r3, #1
 80075c4:	441a      	add	r2, r3
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075d0:	6a3b      	ldr	r3, [r7, #32]
 80075d2:	2b0f      	cmp	r3, #15
 80075d4:	d916      	bls.n	8007604 <UART_SetConfig+0x4ac>
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075dc:	d212      	bcs.n	8007604 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	f023 030f 	bic.w	r3, r3, #15
 80075e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	085b      	lsrs	r3, r3, #1
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	f003 0307 	and.w	r3, r3, #7
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	8bfb      	ldrh	r3, [r7, #30]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	8bfa      	ldrh	r2, [r7, #30]
 8007600:	60da      	str	r2, [r3, #12]
 8007602:	e05b      	b.n	80076bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800760a:	e057      	b.n	80076bc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800760c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007610:	2b08      	cmp	r3, #8
 8007612:	d828      	bhi.n	8007666 <UART_SetConfig+0x50e>
 8007614:	a201      	add	r2, pc, #4	; (adr r2, 800761c <UART_SetConfig+0x4c4>)
 8007616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761a:	bf00      	nop
 800761c:	08007641 	.word	0x08007641
 8007620:	08007649 	.word	0x08007649
 8007624:	08007651 	.word	0x08007651
 8007628:	08007667 	.word	0x08007667
 800762c:	08007657 	.word	0x08007657
 8007630:	08007667 	.word	0x08007667
 8007634:	08007667 	.word	0x08007667
 8007638:	08007667 	.word	0x08007667
 800763c:	0800765f 	.word	0x0800765f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007640:	f7fd fbb6 	bl	8004db0 <HAL_RCC_GetPCLK1Freq>
 8007644:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007646:	e014      	b.n	8007672 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007648:	f7fd fbc8 	bl	8004ddc <HAL_RCC_GetPCLK2Freq>
 800764c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800764e:	e010      	b.n	8007672 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007650:	4b26      	ldr	r3, [pc, #152]	; (80076ec <UART_SetConfig+0x594>)
 8007652:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007654:	e00d      	b.n	8007672 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007656:	f7fd fb3d 	bl	8004cd4 <HAL_RCC_GetSysClockFreq>
 800765a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800765c:	e009      	b.n	8007672 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800765e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007662:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007664:	e005      	b.n	8007672 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007670:	bf00      	nop
    }

    if (pclk != 0U)
 8007672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007674:	2b00      	cmp	r3, #0
 8007676:	d021      	beq.n	80076bc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	4a1a      	ldr	r2, [pc, #104]	; (80076e8 <UART_SetConfig+0x590>)
 800767e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007682:	461a      	mov	r2, r3
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	fbb3 f2f2 	udiv	r2, r3, r2
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	085b      	lsrs	r3, r3, #1
 8007690:	441a      	add	r2, r3
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	fbb2 f3f3 	udiv	r3, r2, r3
 800769a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800769c:	6a3b      	ldr	r3, [r7, #32]
 800769e:	2b0f      	cmp	r3, #15
 80076a0:	d909      	bls.n	80076b6 <UART_SetConfig+0x55e>
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076a8:	d205      	bcs.n	80076b6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076aa:	6a3b      	ldr	r3, [r7, #32]
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	60da      	str	r2, [r3, #12]
 80076b4:	e002      	b.n	80076bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	2201      	movs	r2, #1
 80076c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	2200      	movs	r2, #0
 80076d0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2200      	movs	r2, #0
 80076d6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80076d8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3730      	adds	r7, #48	; 0x30
 80076e0:	46bd      	mov	sp, r7
 80076e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076e6:	bf00      	nop
 80076e8:	08008510 	.word	0x08008510
 80076ec:	00f42400 	.word	0x00f42400

080076f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00a      	beq.n	800771a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00a      	beq.n	800773c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	430a      	orrs	r2, r1
 800773a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007740:	f003 0304 	and.w	r3, r3, #4
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00a      	beq.n	800775e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	430a      	orrs	r2, r1
 800775c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007762:	f003 0308 	and.w	r3, r3, #8
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00a      	beq.n	8007780 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	430a      	orrs	r2, r1
 800777e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007784:	f003 0310 	and.w	r3, r3, #16
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00a      	beq.n	80077a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	430a      	orrs	r2, r1
 80077a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077a6:	f003 0320 	and.w	r3, r3, #32
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00a      	beq.n	80077c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d01a      	beq.n	8007806 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077ee:	d10a      	bne.n	8007806 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800780a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00a      	beq.n	8007828 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	430a      	orrs	r2, r1
 8007826:	605a      	str	r2, [r3, #4]
  }
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af02      	add	r7, sp, #8
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007844:	f7fb fd86 	bl	8003354 <HAL_GetTick>
 8007848:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0308 	and.w	r3, r3, #8
 8007854:	2b08      	cmp	r3, #8
 8007856:	d10e      	bne.n	8007876 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007858:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f82f 	bl	80078ca <UART_WaitOnFlagUntilTimeout>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e025      	b.n	80078c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 0304 	and.w	r3, r3, #4
 8007880:	2b04      	cmp	r3, #4
 8007882:	d10e      	bne.n	80078a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007884:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 f819 	bl	80078ca <UART_WaitOnFlagUntilTimeout>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d001      	beq.n	80078a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e00f      	b.n	80078c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2220      	movs	r2, #32
 80078a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3710      	adds	r7, #16
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b09c      	sub	sp, #112	; 0x70
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	60f8      	str	r0, [r7, #12]
 80078d2:	60b9      	str	r1, [r7, #8]
 80078d4:	603b      	str	r3, [r7, #0]
 80078d6:	4613      	mov	r3, r2
 80078d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078da:	e0a9      	b.n	8007a30 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e2:	f000 80a5 	beq.w	8007a30 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078e6:	f7fb fd35 	bl	8003354 <HAL_GetTick>
 80078ea:	4602      	mov	r2, r0
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d302      	bcc.n	80078fc <UART_WaitOnFlagUntilTimeout+0x32>
 80078f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d140      	bne.n	800797e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007904:	e853 3f00 	ldrex	r3, [r3]
 8007908:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800790a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800790c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007910:	667b      	str	r3, [r7, #100]	; 0x64
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800791a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800791c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007920:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007922:	e841 2300 	strex	r3, r2, [r1]
 8007926:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007928:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e6      	bne.n	80078fc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	3308      	adds	r3, #8
 8007934:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007938:	e853 3f00 	ldrex	r3, [r3]
 800793c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800793e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007940:	f023 0301 	bic.w	r3, r3, #1
 8007944:	663b      	str	r3, [r7, #96]	; 0x60
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3308      	adds	r3, #8
 800794c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800794e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007950:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007952:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007954:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007956:	e841 2300 	strex	r3, r2, [r1]
 800795a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800795c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1e5      	bne.n	800792e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2220      	movs	r2, #32
 8007966:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2220      	movs	r2, #32
 800796e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800797a:	2303      	movs	r3, #3
 800797c:	e069      	b.n	8007a52 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f003 0304 	and.w	r3, r3, #4
 8007988:	2b00      	cmp	r3, #0
 800798a:	d051      	beq.n	8007a30 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69db      	ldr	r3, [r3, #28]
 8007992:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007996:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800799a:	d149      	bne.n	8007a30 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079a4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ae:	e853 3f00 	ldrex	r3, [r3]
 80079b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80079ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079c4:	637b      	str	r3, [r7, #52]	; 0x34
 80079c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80079ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80079d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e6      	bne.n	80079a6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3308      	adds	r3, #8
 80079de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	e853 3f00 	ldrex	r3, [r3]
 80079e6:	613b      	str	r3, [r7, #16]
   return(result);
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	f023 0301 	bic.w	r3, r3, #1
 80079ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	3308      	adds	r3, #8
 80079f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80079f8:	623a      	str	r2, [r7, #32]
 80079fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fc:	69f9      	ldr	r1, [r7, #28]
 80079fe:	6a3a      	ldr	r2, [r7, #32]
 8007a00:	e841 2300 	strex	r3, r2, [r1]
 8007a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1e5      	bne.n	80079d8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2220      	movs	r2, #32
 8007a10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2220      	movs	r2, #32
 8007a18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e010      	b.n	8007a52 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	69da      	ldr	r2, [r3, #28]
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	4013      	ands	r3, r2
 8007a3a:	68ba      	ldr	r2, [r7, #8]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	bf0c      	ite	eq
 8007a40:	2301      	moveq	r3, #1
 8007a42:	2300      	movne	r3, #0
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	461a      	mov	r2, r3
 8007a48:	79fb      	ldrb	r3, [r7, #7]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	f43f af46 	beq.w	80078dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3770      	adds	r7, #112	; 0x70
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	b085      	sub	sp, #20
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d101      	bne.n	8007a70 <HAL_UARTEx_DisableFifoMode+0x16>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	e027      	b.n	8007ac0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2224      	movs	r2, #36	; 0x24
 8007a7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f022 0201 	bic.w	r2, r2, #1
 8007a96:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007a9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2220      	movs	r2, #32
 8007ab2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3714      	adds	r7, #20
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d101      	bne.n	8007ae4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ae0:	2302      	movs	r3, #2
 8007ae2:	e02d      	b.n	8007b40 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2224      	movs	r2, #36	; 0x24
 8007af0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f022 0201 	bic.w	r2, r2, #1
 8007b0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 f84f 	bl	8007bc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2220      	movs	r2, #32
 8007b32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d101      	bne.n	8007b60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e02d      	b.n	8007bbc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2224      	movs	r2, #36	; 0x24
 8007b6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f022 0201 	bic.w	r2, r2, #1
 8007b86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f811 	bl	8007bc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2220      	movs	r2, #32
 8007bae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d108      	bne.n	8007be6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007be4:	e031      	b.n	8007c4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007be6:	2308      	movs	r3, #8
 8007be8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007bea:	2308      	movs	r3, #8
 8007bec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	0e5b      	lsrs	r3, r3, #25
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	f003 0307 	and.w	r3, r3, #7
 8007bfc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	0f5b      	lsrs	r3, r3, #29
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	f003 0307 	and.w	r3, r3, #7
 8007c0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
 8007c10:	7b3a      	ldrb	r2, [r7, #12]
 8007c12:	4911      	ldr	r1, [pc, #68]	; (8007c58 <UARTEx_SetNbDataToProcess+0x94>)
 8007c14:	5c8a      	ldrb	r2, [r1, r2]
 8007c16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c1a:	7b3a      	ldrb	r2, [r7, #12]
 8007c1c:	490f      	ldr	r1, [pc, #60]	; (8007c5c <UARTEx_SetNbDataToProcess+0x98>)
 8007c1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c20:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c2c:	7bfb      	ldrb	r3, [r7, #15]
 8007c2e:	7b7a      	ldrb	r2, [r7, #13]
 8007c30:	4909      	ldr	r1, [pc, #36]	; (8007c58 <UARTEx_SetNbDataToProcess+0x94>)
 8007c32:	5c8a      	ldrb	r2, [r1, r2]
 8007c34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c38:	7b7a      	ldrb	r2, [r7, #13]
 8007c3a:	4908      	ldr	r1, [pc, #32]	; (8007c5c <UARTEx_SetNbDataToProcess+0x98>)
 8007c3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c42:	b29a      	uxth	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007c4a:	bf00      	nop
 8007c4c:	3714      	adds	r7, #20
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	08008528 	.word	0x08008528
 8007c5c:	08008530 	.word	0x08008530

08007c60 <__errno>:
 8007c60:	4b01      	ldr	r3, [pc, #4]	; (8007c68 <__errno+0x8>)
 8007c62:	6818      	ldr	r0, [r3, #0]
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	2000003c 	.word	0x2000003c

08007c6c <__libc_init_array>:
 8007c6c:	b570      	push	{r4, r5, r6, lr}
 8007c6e:	4d0d      	ldr	r5, [pc, #52]	; (8007ca4 <__libc_init_array+0x38>)
 8007c70:	4c0d      	ldr	r4, [pc, #52]	; (8007ca8 <__libc_init_array+0x3c>)
 8007c72:	1b64      	subs	r4, r4, r5
 8007c74:	10a4      	asrs	r4, r4, #2
 8007c76:	2600      	movs	r6, #0
 8007c78:	42a6      	cmp	r6, r4
 8007c7a:	d109      	bne.n	8007c90 <__libc_init_array+0x24>
 8007c7c:	4d0b      	ldr	r5, [pc, #44]	; (8007cac <__libc_init_array+0x40>)
 8007c7e:	4c0c      	ldr	r4, [pc, #48]	; (8007cb0 <__libc_init_array+0x44>)
 8007c80:	f000 fa26 	bl	80080d0 <_init>
 8007c84:	1b64      	subs	r4, r4, r5
 8007c86:	10a4      	asrs	r4, r4, #2
 8007c88:	2600      	movs	r6, #0
 8007c8a:	42a6      	cmp	r6, r4
 8007c8c:	d105      	bne.n	8007c9a <__libc_init_array+0x2e>
 8007c8e:	bd70      	pop	{r4, r5, r6, pc}
 8007c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c94:	4798      	blx	r3
 8007c96:	3601      	adds	r6, #1
 8007c98:	e7ee      	b.n	8007c78 <__libc_init_array+0xc>
 8007c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c9e:	4798      	blx	r3
 8007ca0:	3601      	adds	r6, #1
 8007ca2:	e7f2      	b.n	8007c8a <__libc_init_array+0x1e>
 8007ca4:	08008544 	.word	0x08008544
 8007ca8:	08008544 	.word	0x08008544
 8007cac:	08008544 	.word	0x08008544
 8007cb0:	08008548 	.word	0x08008548

08007cb4 <memset>:
 8007cb4:	4402      	add	r2, r0
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d100      	bne.n	8007cbe <memset+0xa>
 8007cbc:	4770      	bx	lr
 8007cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8007cc2:	e7f9      	b.n	8007cb8 <memset+0x4>
 8007cc4:	0000      	movs	r0, r0
	...

08007cc8 <log>:
 8007cc8:	b538      	push	{r3, r4, r5, lr}
 8007cca:	ed2d 8b02 	vpush	{d8}
 8007cce:	ec55 4b10 	vmov	r4, r5, d0
 8007cd2:	f000 f839 	bl	8007d48 <__ieee754_log>
 8007cd6:	4622      	mov	r2, r4
 8007cd8:	462b      	mov	r3, r5
 8007cda:	4620      	mov	r0, r4
 8007cdc:	4629      	mov	r1, r5
 8007cde:	eeb0 8a40 	vmov.f32	s16, s0
 8007ce2:	eef0 8a60 	vmov.f32	s17, s1
 8007ce6:	f7f8 feed 	bl	8000ac4 <__aeabi_dcmpun>
 8007cea:	b998      	cbnz	r0, 8007d14 <log+0x4c>
 8007cec:	2200      	movs	r2, #0
 8007cee:	2300      	movs	r3, #0
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	4629      	mov	r1, r5
 8007cf4:	f7f8 fedc 	bl	8000ab0 <__aeabi_dcmpgt>
 8007cf8:	b960      	cbnz	r0, 8007d14 <log+0x4c>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4620      	mov	r0, r4
 8007d00:	4629      	mov	r1, r5
 8007d02:	f7f8 fead 	bl	8000a60 <__aeabi_dcmpeq>
 8007d06:	b160      	cbz	r0, 8007d22 <log+0x5a>
 8007d08:	f7ff ffaa 	bl	8007c60 <__errno>
 8007d0c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8007d38 <log+0x70>
 8007d10:	2322      	movs	r3, #34	; 0x22
 8007d12:	6003      	str	r3, [r0, #0]
 8007d14:	eeb0 0a48 	vmov.f32	s0, s16
 8007d18:	eef0 0a68 	vmov.f32	s1, s17
 8007d1c:	ecbd 8b02 	vpop	{d8}
 8007d20:	bd38      	pop	{r3, r4, r5, pc}
 8007d22:	f7ff ff9d 	bl	8007c60 <__errno>
 8007d26:	ecbd 8b02 	vpop	{d8}
 8007d2a:	2321      	movs	r3, #33	; 0x21
 8007d2c:	6003      	str	r3, [r0, #0]
 8007d2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d32:	4803      	ldr	r0, [pc, #12]	; (8007d40 <log+0x78>)
 8007d34:	f000 b9c4 	b.w	80080c0 <nan>
 8007d38:	00000000 	.word	0x00000000
 8007d3c:	fff00000 	.word	0xfff00000
 8007d40:	08008538 	.word	0x08008538
 8007d44:	00000000 	.word	0x00000000

08007d48 <__ieee754_log>:
 8007d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ec51 0b10 	vmov	r0, r1, d0
 8007d50:	ed2d 8b04 	vpush	{d8-d9}
 8007d54:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007d58:	b083      	sub	sp, #12
 8007d5a:	460d      	mov	r5, r1
 8007d5c:	da29      	bge.n	8007db2 <__ieee754_log+0x6a>
 8007d5e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007d62:	4303      	orrs	r3, r0
 8007d64:	ee10 2a10 	vmov	r2, s0
 8007d68:	d10c      	bne.n	8007d84 <__ieee754_log+0x3c>
 8007d6a:	49cf      	ldr	r1, [pc, #828]	; (80080a8 <__ieee754_log+0x360>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	2300      	movs	r3, #0
 8007d70:	2000      	movs	r0, #0
 8007d72:	f7f8 fd37 	bl	80007e4 <__aeabi_ddiv>
 8007d76:	ec41 0b10 	vmov	d0, r0, r1
 8007d7a:	b003      	add	sp, #12
 8007d7c:	ecbd 8b04 	vpop	{d8-d9}
 8007d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d84:	2900      	cmp	r1, #0
 8007d86:	da05      	bge.n	8007d94 <__ieee754_log+0x4c>
 8007d88:	460b      	mov	r3, r1
 8007d8a:	f7f8 fa49 	bl	8000220 <__aeabi_dsub>
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2300      	movs	r3, #0
 8007d92:	e7ee      	b.n	8007d72 <__ieee754_log+0x2a>
 8007d94:	4bc5      	ldr	r3, [pc, #788]	; (80080ac <__ieee754_log+0x364>)
 8007d96:	2200      	movs	r2, #0
 8007d98:	f7f8 fbfa 	bl	8000590 <__aeabi_dmul>
 8007d9c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8007da0:	460d      	mov	r5, r1
 8007da2:	4ac3      	ldr	r2, [pc, #780]	; (80080b0 <__ieee754_log+0x368>)
 8007da4:	4295      	cmp	r5, r2
 8007da6:	dd06      	ble.n	8007db6 <__ieee754_log+0x6e>
 8007da8:	4602      	mov	r2, r0
 8007daa:	460b      	mov	r3, r1
 8007dac:	f7f8 fa3a 	bl	8000224 <__adddf3>
 8007db0:	e7e1      	b.n	8007d76 <__ieee754_log+0x2e>
 8007db2:	2300      	movs	r3, #0
 8007db4:	e7f5      	b.n	8007da2 <__ieee754_log+0x5a>
 8007db6:	152c      	asrs	r4, r5, #20
 8007db8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007dbc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007dc0:	441c      	add	r4, r3
 8007dc2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8007dc6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8007dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007dce:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8007dd2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8007dd6:	ea42 0105 	orr.w	r1, r2, r5
 8007dda:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007dde:	2200      	movs	r2, #0
 8007de0:	4bb4      	ldr	r3, [pc, #720]	; (80080b4 <__ieee754_log+0x36c>)
 8007de2:	f7f8 fa1d 	bl	8000220 <__aeabi_dsub>
 8007de6:	1cab      	adds	r3, r5, #2
 8007de8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	4682      	mov	sl, r0
 8007df0:	468b      	mov	fp, r1
 8007df2:	f04f 0200 	mov.w	r2, #0
 8007df6:	dc53      	bgt.n	8007ea0 <__ieee754_log+0x158>
 8007df8:	2300      	movs	r3, #0
 8007dfa:	f7f8 fe31 	bl	8000a60 <__aeabi_dcmpeq>
 8007dfe:	b1d0      	cbz	r0, 8007e36 <__ieee754_log+0xee>
 8007e00:	2c00      	cmp	r4, #0
 8007e02:	f000 8122 	beq.w	800804a <__ieee754_log+0x302>
 8007e06:	4620      	mov	r0, r4
 8007e08:	f7f8 fb58 	bl	80004bc <__aeabi_i2d>
 8007e0c:	a390      	add	r3, pc, #576	; (adr r3, 8008050 <__ieee754_log+0x308>)
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	4606      	mov	r6, r0
 8007e14:	460f      	mov	r7, r1
 8007e16:	f7f8 fbbb 	bl	8000590 <__aeabi_dmul>
 8007e1a:	a38f      	add	r3, pc, #572	; (adr r3, 8008058 <__ieee754_log+0x310>)
 8007e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e20:	4604      	mov	r4, r0
 8007e22:	460d      	mov	r5, r1
 8007e24:	4630      	mov	r0, r6
 8007e26:	4639      	mov	r1, r7
 8007e28:	f7f8 fbb2 	bl	8000590 <__aeabi_dmul>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4620      	mov	r0, r4
 8007e32:	4629      	mov	r1, r5
 8007e34:	e7ba      	b.n	8007dac <__ieee754_log+0x64>
 8007e36:	a38a      	add	r3, pc, #552	; (adr r3, 8008060 <__ieee754_log+0x318>)
 8007e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3c:	4650      	mov	r0, sl
 8007e3e:	4659      	mov	r1, fp
 8007e40:	f7f8 fba6 	bl	8000590 <__aeabi_dmul>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	2000      	movs	r0, #0
 8007e4a:	499b      	ldr	r1, [pc, #620]	; (80080b8 <__ieee754_log+0x370>)
 8007e4c:	f7f8 f9e8 	bl	8000220 <__aeabi_dsub>
 8007e50:	4652      	mov	r2, sl
 8007e52:	4606      	mov	r6, r0
 8007e54:	460f      	mov	r7, r1
 8007e56:	465b      	mov	r3, fp
 8007e58:	4650      	mov	r0, sl
 8007e5a:	4659      	mov	r1, fp
 8007e5c:	f7f8 fb98 	bl	8000590 <__aeabi_dmul>
 8007e60:	4602      	mov	r2, r0
 8007e62:	460b      	mov	r3, r1
 8007e64:	4630      	mov	r0, r6
 8007e66:	4639      	mov	r1, r7
 8007e68:	f7f8 fb92 	bl	8000590 <__aeabi_dmul>
 8007e6c:	4606      	mov	r6, r0
 8007e6e:	460f      	mov	r7, r1
 8007e70:	b914      	cbnz	r4, 8007e78 <__ieee754_log+0x130>
 8007e72:	4632      	mov	r2, r6
 8007e74:	463b      	mov	r3, r7
 8007e76:	e0a2      	b.n	8007fbe <__ieee754_log+0x276>
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f7f8 fb1f 	bl	80004bc <__aeabi_i2d>
 8007e7e:	a374      	add	r3, pc, #464	; (adr r3, 8008050 <__ieee754_log+0x308>)
 8007e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e84:	4680      	mov	r8, r0
 8007e86:	4689      	mov	r9, r1
 8007e88:	f7f8 fb82 	bl	8000590 <__aeabi_dmul>
 8007e8c:	a372      	add	r3, pc, #456	; (adr r3, 8008058 <__ieee754_log+0x310>)
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	4604      	mov	r4, r0
 8007e94:	460d      	mov	r5, r1
 8007e96:	4640      	mov	r0, r8
 8007e98:	4649      	mov	r1, r9
 8007e9a:	f7f8 fb79 	bl	8000590 <__aeabi_dmul>
 8007e9e:	e0a7      	b.n	8007ff0 <__ieee754_log+0x2a8>
 8007ea0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ea4:	f7f8 f9be 	bl	8000224 <__adddf3>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	4650      	mov	r0, sl
 8007eae:	4659      	mov	r1, fp
 8007eb0:	f7f8 fc98 	bl	80007e4 <__aeabi_ddiv>
 8007eb4:	ec41 0b18 	vmov	d8, r0, r1
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f7f8 faff 	bl	80004bc <__aeabi_i2d>
 8007ebe:	ec53 2b18 	vmov	r2, r3, d8
 8007ec2:	ec41 0b19 	vmov	d9, r0, r1
 8007ec6:	ec51 0b18 	vmov	r0, r1, d8
 8007eca:	f7f8 fb61 	bl	8000590 <__aeabi_dmul>
 8007ece:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8007ed2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	4602      	mov	r2, r0
 8007eda:	460b      	mov	r3, r1
 8007edc:	4680      	mov	r8, r0
 8007ede:	4689      	mov	r9, r1
 8007ee0:	f7f8 fb56 	bl	8000590 <__aeabi_dmul>
 8007ee4:	a360      	add	r3, pc, #384	; (adr r3, 8008068 <__ieee754_log+0x320>)
 8007ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eea:	4606      	mov	r6, r0
 8007eec:	460f      	mov	r7, r1
 8007eee:	f7f8 fb4f 	bl	8000590 <__aeabi_dmul>
 8007ef2:	a35f      	add	r3, pc, #380	; (adr r3, 8008070 <__ieee754_log+0x328>)
 8007ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef8:	f7f8 f994 	bl	8000224 <__adddf3>
 8007efc:	4632      	mov	r2, r6
 8007efe:	463b      	mov	r3, r7
 8007f00:	f7f8 fb46 	bl	8000590 <__aeabi_dmul>
 8007f04:	a35c      	add	r3, pc, #368	; (adr r3, 8008078 <__ieee754_log+0x330>)
 8007f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0a:	f7f8 f98b 	bl	8000224 <__adddf3>
 8007f0e:	4632      	mov	r2, r6
 8007f10:	463b      	mov	r3, r7
 8007f12:	f7f8 fb3d 	bl	8000590 <__aeabi_dmul>
 8007f16:	a35a      	add	r3, pc, #360	; (adr r3, 8008080 <__ieee754_log+0x338>)
 8007f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1c:	f7f8 f982 	bl	8000224 <__adddf3>
 8007f20:	4642      	mov	r2, r8
 8007f22:	464b      	mov	r3, r9
 8007f24:	f7f8 fb34 	bl	8000590 <__aeabi_dmul>
 8007f28:	a357      	add	r3, pc, #348	; (adr r3, 8008088 <__ieee754_log+0x340>)
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	4680      	mov	r8, r0
 8007f30:	4689      	mov	r9, r1
 8007f32:	4630      	mov	r0, r6
 8007f34:	4639      	mov	r1, r7
 8007f36:	f7f8 fb2b 	bl	8000590 <__aeabi_dmul>
 8007f3a:	a355      	add	r3, pc, #340	; (adr r3, 8008090 <__ieee754_log+0x348>)
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f7f8 f970 	bl	8000224 <__adddf3>
 8007f44:	4632      	mov	r2, r6
 8007f46:	463b      	mov	r3, r7
 8007f48:	f7f8 fb22 	bl	8000590 <__aeabi_dmul>
 8007f4c:	a352      	add	r3, pc, #328	; (adr r3, 8008098 <__ieee754_log+0x350>)
 8007f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f52:	f7f8 f967 	bl	8000224 <__adddf3>
 8007f56:	4632      	mov	r2, r6
 8007f58:	463b      	mov	r3, r7
 8007f5a:	f7f8 fb19 	bl	8000590 <__aeabi_dmul>
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4602      	mov	r2, r0
 8007f62:	4649      	mov	r1, r9
 8007f64:	4640      	mov	r0, r8
 8007f66:	f7f8 f95d 	bl	8000224 <__adddf3>
 8007f6a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	3551      	adds	r5, #81	; 0x51
 8007f72:	431d      	orrs	r5, r3
 8007f74:	2d00      	cmp	r5, #0
 8007f76:	4680      	mov	r8, r0
 8007f78:	4689      	mov	r9, r1
 8007f7a:	dd48      	ble.n	800800e <__ieee754_log+0x2c6>
 8007f7c:	4b4e      	ldr	r3, [pc, #312]	; (80080b8 <__ieee754_log+0x370>)
 8007f7e:	2200      	movs	r2, #0
 8007f80:	4650      	mov	r0, sl
 8007f82:	4659      	mov	r1, fp
 8007f84:	f7f8 fb04 	bl	8000590 <__aeabi_dmul>
 8007f88:	4652      	mov	r2, sl
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	f7f8 fb00 	bl	8000590 <__aeabi_dmul>
 8007f90:	4602      	mov	r2, r0
 8007f92:	460b      	mov	r3, r1
 8007f94:	4606      	mov	r6, r0
 8007f96:	460f      	mov	r7, r1
 8007f98:	4640      	mov	r0, r8
 8007f9a:	4649      	mov	r1, r9
 8007f9c:	f7f8 f942 	bl	8000224 <__adddf3>
 8007fa0:	ec53 2b18 	vmov	r2, r3, d8
 8007fa4:	f7f8 faf4 	bl	8000590 <__aeabi_dmul>
 8007fa8:	4680      	mov	r8, r0
 8007faa:	4689      	mov	r9, r1
 8007fac:	b964      	cbnz	r4, 8007fc8 <__ieee754_log+0x280>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	4639      	mov	r1, r7
 8007fb6:	f7f8 f933 	bl	8000220 <__aeabi_dsub>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	4650      	mov	r0, sl
 8007fc0:	4659      	mov	r1, fp
 8007fc2:	f7f8 f92d 	bl	8000220 <__aeabi_dsub>
 8007fc6:	e6d6      	b.n	8007d76 <__ieee754_log+0x2e>
 8007fc8:	a321      	add	r3, pc, #132	; (adr r3, 8008050 <__ieee754_log+0x308>)
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	ec51 0b19 	vmov	r0, r1, d9
 8007fd2:	f7f8 fadd 	bl	8000590 <__aeabi_dmul>
 8007fd6:	a320      	add	r3, pc, #128	; (adr r3, 8008058 <__ieee754_log+0x310>)
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	4604      	mov	r4, r0
 8007fde:	460d      	mov	r5, r1
 8007fe0:	ec51 0b19 	vmov	r0, r1, d9
 8007fe4:	f7f8 fad4 	bl	8000590 <__aeabi_dmul>
 8007fe8:	4642      	mov	r2, r8
 8007fea:	464b      	mov	r3, r9
 8007fec:	f7f8 f91a 	bl	8000224 <__adddf3>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	4639      	mov	r1, r7
 8007ff8:	f7f8 f912 	bl	8000220 <__aeabi_dsub>
 8007ffc:	4652      	mov	r2, sl
 8007ffe:	465b      	mov	r3, fp
 8008000:	f7f8 f90e 	bl	8000220 <__aeabi_dsub>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4620      	mov	r0, r4
 800800a:	4629      	mov	r1, r5
 800800c:	e7d9      	b.n	8007fc2 <__ieee754_log+0x27a>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	4650      	mov	r0, sl
 8008014:	4659      	mov	r1, fp
 8008016:	f7f8 f903 	bl	8000220 <__aeabi_dsub>
 800801a:	ec53 2b18 	vmov	r2, r3, d8
 800801e:	f7f8 fab7 	bl	8000590 <__aeabi_dmul>
 8008022:	4606      	mov	r6, r0
 8008024:	460f      	mov	r7, r1
 8008026:	2c00      	cmp	r4, #0
 8008028:	f43f af23 	beq.w	8007e72 <__ieee754_log+0x12a>
 800802c:	a308      	add	r3, pc, #32	; (adr r3, 8008050 <__ieee754_log+0x308>)
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	ec51 0b19 	vmov	r0, r1, d9
 8008036:	f7f8 faab 	bl	8000590 <__aeabi_dmul>
 800803a:	a307      	add	r3, pc, #28	; (adr r3, 8008058 <__ieee754_log+0x310>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	4604      	mov	r4, r0
 8008042:	460d      	mov	r5, r1
 8008044:	ec51 0b19 	vmov	r0, r1, d9
 8008048:	e727      	b.n	8007e9a <__ieee754_log+0x152>
 800804a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80080a0 <__ieee754_log+0x358>
 800804e:	e694      	b.n	8007d7a <__ieee754_log+0x32>
 8008050:	fee00000 	.word	0xfee00000
 8008054:	3fe62e42 	.word	0x3fe62e42
 8008058:	35793c76 	.word	0x35793c76
 800805c:	3dea39ef 	.word	0x3dea39ef
 8008060:	55555555 	.word	0x55555555
 8008064:	3fd55555 	.word	0x3fd55555
 8008068:	df3e5244 	.word	0xdf3e5244
 800806c:	3fc2f112 	.word	0x3fc2f112
 8008070:	96cb03de 	.word	0x96cb03de
 8008074:	3fc74664 	.word	0x3fc74664
 8008078:	94229359 	.word	0x94229359
 800807c:	3fd24924 	.word	0x3fd24924
 8008080:	55555593 	.word	0x55555593
 8008084:	3fe55555 	.word	0x3fe55555
 8008088:	d078c69f 	.word	0xd078c69f
 800808c:	3fc39a09 	.word	0x3fc39a09
 8008090:	1d8e78af 	.word	0x1d8e78af
 8008094:	3fcc71c5 	.word	0x3fcc71c5
 8008098:	9997fa04 	.word	0x9997fa04
 800809c:	3fd99999 	.word	0x3fd99999
	...
 80080a8:	c3500000 	.word	0xc3500000
 80080ac:	43500000 	.word	0x43500000
 80080b0:	7fefffff 	.word	0x7fefffff
 80080b4:	3ff00000 	.word	0x3ff00000
 80080b8:	3fe00000 	.word	0x3fe00000
 80080bc:	00000000 	.word	0x00000000

080080c0 <nan>:
 80080c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80080c8 <nan+0x8>
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	00000000 	.word	0x00000000
 80080cc:	7ff80000 	.word	0x7ff80000

080080d0 <_init>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr

080080dc <_fini>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	bf00      	nop
 80080e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080e2:	bc08      	pop	{r3}
 80080e4:	469e      	mov	lr, r3
 80080e6:	4770      	bx	lr
