// Seed: 3725603262
module module_0;
  tri1 id_1;
  assign id_1 = id_2 ? 1 ? id_2 : id_1 : id_1;
  assign id_1 = 1;
  wire  id_3;
  wire  id_4;
  uwire id_5;
  assign id_1 = id_5;
  assign id_5 = 1'b0 | 1;
endmodule
macromodule module_1 (
    input  logic id_0
    , id_6 = 1 * 1,
    output logic id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  reg id_7, id_8;
  assign id_8 = 1;
  always_ff
    if (1) id_1 = id_0;
    else id_1 <= 1;
  always do id_7 <= id_7; while (id_2);
  module_0();
endmodule
