make[1]: Entering directory `/home/mk/foss/designs/caravel.mpw-one-final-metal-fix/verilog/dv/wb_utests/mem_wb'
iverilog -s mem_wb_tb -DFUNCTIONAL -I /home/mk/foss/pdks/sky130A -I .. -I ../../../rtl \
mem_wb_tb.v -o mem_wb.vvp
Starting Iverilog in development mode, version /ef/apps/ivl.p/current
WARNING: selected non-privileged Iverilog, /ef/apps/ivl.p/current
vvp mem_wb.vvp
Starting Iverilog in development mode, version /ef/apps/ivl.p/current
WARNING: selected non-privileged Iverilog, /ef/apps/ivl.p/current
VCD info: dumpfile mem_wb_tb.vcd opened for output.
Write Cycle Started.
Write Cycle Ended.
Read Cycle Started.
Read Cycle Ended.
Success!
Monitor: Test Wishbone Memory Passed
rm mem_wb.vvp
make[1]: Leaving directory `/home/mk/foss/designs/caravel.mpw-one-final-metal-fix/verilog/dv/wb_utests/mem_wb'
