database -open waves -into waves.shm -default
probe -create -shm testbench.Adr testbench.MemData testbench.MemWrite testbench.ce testbench.clk1 testbench.clk2 testbench.oe testbench.reset testbench.we
probe -create -shm testbench.mem.mem testbench.dut.dp.PCReg.q testbench.dut.ALUSub testbench.dut.Adr testbench.dut.AdrSrc testbench.dut.InstrSrc testbench.dut.MemData1 testbench.dut.MemData2 testbench.dut.MemWrite testbench.dut.PCEnable testbench.dut.PCSrc testbench.dut.RA1Src testbench.dut.RegWLoadSrc testbench.dut.RegWrite testbench.dut.RegWriteSrc testbench.dut.TwoRegs testbench.dut.WriteData testbench.dut.instr1 testbench.dut.negative testbench.dut.ph1 testbench.dut.ph2 testbench.dut.reset testbench.dut.zero testbench.dut.dp.MemDataTristates.a testbench.dut.dp.MemDataTristates.en testbench.dut.dp.MemDataTristates.enBar testbench.dut.dp.MemDataTristates.y
run
probe -create -shm testbench.dut.dp.MemDataTristates.tristate_1x[0].y testbench.dut.dp.MemDataTristates.tristate_1x[0].net05 testbench.dut.dp.MemDataTristates.tristate_1x[0].enBar testbench.dut.dp.MemDataTristates.tristate_1x[0].en testbench.dut.dp.MemDataTristates.tristate_1x[0].a
reset
run
probe -create -shm testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.y testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.net9 testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.net6 testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.enBar testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.en testbench.dut.dp.MemDataTristates.tristate_1x[0].I0.a testbench.dut.dp.MemDataTristates.tristate_1x[0].I1.y testbench.dut.dp.MemDataTristates.tristate_1x[0].I1.a
reset
run
exit
