{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687293214397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687293214397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:33:34 2023 " "Processing started: Tue Jun 20 23:33:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687293214397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687293214397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687293214397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687293214667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687293214698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687293214718 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_8bit main_vga_module.v(31) " "Verilog HDL Always Construct warning at main_vga_module.v(31): inferring latch(es) for variable \"green_8bit\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_8bit main_vga_module.v(31) " "Verilog HDL Always Construct warning at main_vga_module.v(31): inferring latch(es) for variable \"blue_8bit\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[0\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[0\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[1\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[1\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[2\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[2\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[3\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[3\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[4\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[4\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[5\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[5\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[6\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[6\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[7\] main_vga_module.v(31) " "Inferred latch for \"blue_8bit\[7\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[0\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[0\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[1\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[1\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[2\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[2\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[3\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[3\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[4\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[4\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[5\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[5\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[6\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[6\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[7\] main_vga_module.v(31) " "Inferred latch for \"green_8bit\[7\]\" at main_vga_module.v(31)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687293214718 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687293214731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687293214736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(63) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(63): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687293214737 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(70) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(70): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687293214737 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687293214737 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[0\] VCC " "Pin \"green_8bit\[0\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[1\] VCC " "Pin \"green_8bit\[1\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[2\] VCC " "Pin \"green_8bit\[2\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[3\] VCC " "Pin \"green_8bit\[3\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[4\] VCC " "Pin \"green_8bit\[4\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[5\] VCC " "Pin \"green_8bit\[5\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[6\] VCC " "Pin \"green_8bit\[6\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[7\] VCC " "Pin \"green_8bit\[7\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|green_8bit[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[0\] VCC " "Pin \"blue_8bit\[0\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[1\] VCC " "Pin \"blue_8bit\[1\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[2\] VCC " "Pin \"blue_8bit\[2\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[3\] VCC " "Pin \"blue_8bit\[3\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[4\] VCC " "Pin \"blue_8bit\[4\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[5\] VCC " "Pin \"blue_8bit\[5\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[6\] VCC " "Pin \"blue_8bit\[6\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[7\] VCC " "Pin \"blue_8bit\[7\]\" is stuck at VCC" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687293215047 "|main_vga_module|blue_8bit[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687293215047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687293215118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687293215328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687293215328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687293215368 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687293215368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687293215368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687293215368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687293215388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:33:35 2023 " "Processing ended: Tue Jun 20 23:33:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687293215388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687293215388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687293215388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687293215388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687293216468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687293216468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:33:36 2023 " "Processing started: Tue Jun 20 23:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687293216468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687293216468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687293216468 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687293216528 ""}
{ "Info" "0" "" "Project  = vga_rgb" {  } {  } 0 0 "Project  = vga_rgb" 0 0 "Fitter" 0 0 1687293216528 ""}
{ "Info" "0" "" "Revision = vga_rgb" {  } {  } 0 0 "Revision = vga_rgb" 0 0 "Fitter" 0 0 1687293216528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687293216608 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rgb 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_rgb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687293216610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687293216647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687293216647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687293216756 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687293216768 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687293217140 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687293221668 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687293221680 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687293221717 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687293221787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293221788 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rgb.sdc " "Synopsys Design Constraints File file not found: 'vga_rgb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687293222209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687293222209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687293222216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687293222216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687293222216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687293222216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687293222226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687293222227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687293222227 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293222271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687293230306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293230510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687293230520 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687293232202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293232202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687293233137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687293239441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687293239441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293241597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687293241597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687293241597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687293242467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687293242558 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687293242558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687293243054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687293243116 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687293243116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687293243527 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687293245327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/output_files/vga_rgb.fit.smsg " "Generated suppressed messages file C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/output_files/vga_rgb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687293245791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5654 " "Peak virtual memory: 5654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687293246101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:34:06 2023 " "Processing ended: Tue Jun 20 23:34:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687293246101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687293246101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687293246101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687293246101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687293247107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687293247107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:34:07 2023 " "Processing started: Tue Jun 20 23:34:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687293247107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687293247107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687293247107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687293251886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687293253527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:34:13 2023 " "Processing ended: Tue Jun 20 23:34:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687293253527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687293253527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687293253527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687293253527 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687293254107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687293254598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687293254598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:34:14 2023 " "Processing started: Tue Jun 20 23:34:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687293254598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687293254598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_rgb -c vga_rgb " "Command: quartus_sta vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687293254598 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687293254657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687293255088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687293255128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687293255128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rgb.sdc " "Synopsys Design Constraints File file not found: 'vga_rgb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687293255917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687293255917 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:instance_1\|clk_25 clock_divider:instance_1\|clk_25 " "create_clock -period 1.000 -name clock_divider:instance_1\|clk_25 clock_divider:instance_1\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255917 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_builtin_50MHZ clock_builtin_50MHZ " "create_clock -period 1.000 -name clock_builtin_50MHZ clock_builtin_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255917 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1687293255918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255918 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687293255926 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687293255926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687293255958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687293255958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.376 " "Worst-case setup slack is -3.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.376            -156.986 clock_divider:instance_1\|clk_25  " "   -3.376            -156.986 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.123 clock_builtin_50MHZ  " "   -0.123              -0.123 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293255960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.154 " "Worst-case hold slack is -1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154              -1.154 clock_builtin_50MHZ  " "   -1.154              -1.154 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clock_divider:instance_1\|clk_25  " "    0.456               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293255967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293255976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293255977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -32.107 clock_divider:instance_1\|clk_25  " "   -0.394             -32.107 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.759 clock_builtin_50MHZ  " "   -0.394              -0.759 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293255986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293255986 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687293255998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687293256031 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687293256031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687293256827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687293256886 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687293256886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.384 " "Worst-case setup slack is -3.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.384            -157.526 clock_divider:instance_1\|clk_25  " "   -3.384            -157.526 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.180 clock_builtin_50MHZ  " "   -0.180              -0.180 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293256886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.033 " "Worst-case hold slack is -1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -1.033 clock_builtin_50MHZ  " "   -1.033              -1.033 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 clock_divider:instance_1\|clk_25  " "    0.469               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293256932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293256932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293256947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -32.425 clock_divider:instance_1\|clk_25  " "   -0.394             -32.425 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.765 clock_builtin_50MHZ  " "   -0.394              -0.765 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293256947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293256947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687293256970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687293257071 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687293257071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687293257768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687293257828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687293257828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.682 " "Worst-case setup slack is -1.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682             -73.719 clock_divider:instance_1\|clk_25  " "   -1.682             -73.719 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.231 clock_builtin_50MHZ  " "   -0.231              -0.231 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293257828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.568 " "Worst-case hold slack is -0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568              -0.568 clock_builtin_50MHZ  " "   -0.568              -0.568 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock_divider:instance_1\|clk_25  " "    0.177               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293257841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293257848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293257848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.351 " "Worst-case minimum pulse width slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.353 clock_builtin_50MHZ  " "   -0.351              -0.353 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 clock_divider:instance_1\|clk_25  " "    0.039               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293257857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293257857 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687293257868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687293258118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687293258118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -66.661 clock_divider:instance_1\|clk_25  " "   -1.518             -66.661 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 clock_builtin_50MHZ  " "   -0.159              -0.159 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.591 " "Worst-case hold slack is -0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -0.591 clock_builtin_50MHZ  " "   -0.591              -0.591 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock_divider:instance_1\|clk_25  " "    0.165               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293258127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293258137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687293258143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.355 " "Worst-case minimum pulse width slack is -0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -0.369 clock_builtin_50MHZ  " "   -0.355              -0.369 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clock_divider:instance_1\|clk_25  " "    0.059               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687293258146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687293258146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687293258926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687293258926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687293258997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:34:18 2023 " "Processing ended: Tue Jun 20 23:34:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687293258997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687293258997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687293258997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687293258997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687293260057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687293260057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:34:19 2023 " "Processing started: Tue Jun 20 23:34:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687293260057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687293260057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687293260057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_rgb.vo C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/simulation/qsim// simulation " "Generated file vga_rgb.vo in folder \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687293260671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687293260711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:34:20 2023 " "Processing ended: Tue Jun 20 23:34:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687293260711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687293260711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687293260711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687293260711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687293261307 ""}
