// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package mbox_reg_pkg;
    typedef struct {
        logic hwclr;
    } mbox_reg__secret_w32__in_t;

    typedef struct {
        mbox_reg__secret_w32__in_t seed;
    } mbox_reg__uds_seed__in_t;

    typedef struct {
        mbox_reg__secret_w32__in_t seed;
    } mbox_reg__field_entropy__in_t;

    typedef struct {
        logic reset_b;
        logic soc_req;
        mbox_reg__uds_seed__in_t uds_seed[12];
        mbox_reg__field_entropy__in_t field_entropy[32];
    } mbox_reg__in_t;

    typedef struct {
        logic [31:0] value;
    } mbox_reg__secret_w32__out_t;

    typedef struct {
        mbox_reg__secret_w32__out_t seed;
    } mbox_reg__uds_seed__out_t;

    typedef struct {
        mbox_reg__secret_w32__out_t seed;
    } mbox_reg__field_entropy__out_t;

    typedef struct {
        mbox_reg__uds_seed__out_t uds_seed[12];
        mbox_reg__field_entropy__out_t field_entropy[32];
    } mbox_reg__out_t;
endpackage