// Seed: 1354978536
module module_0 ();
  assign id_1 = 1 + id_1;
  assign id_2 = id_1;
  assign id_1 = id_2 ? -1 : id_2 === 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output tri1 id_11,
    output wor id_12,
    input supply1 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri id_17,
    input wor id_18,
    input uwire id_19,
    input tri0 id_20,
    input wand id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    input tri0 id_26,
    output uwire id_27,
    output supply1 id_28,
    input tri1 id_29,
    input supply0 id_30,
    input supply0 id_31,
    input supply0 id_32,
    input supply1 id_33,
    input tri id_34,
    input wire id_35,
    output wire id_36,
    output tri1 id_37,
    id_40,
    input supply1 id_38,
    id_41
);
  wire id_42;
  assign id_40 = id_22;
  wire id_43;
  wire id_44, id_45;
  wire id_46;
  wire id_47;
  always id_41 = -1;
  wor id_48 = id_14;
  wire id_49, id_50, id_51;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
