Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:08:21 2024
| Host         : EGR-W447-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_DIV/sclki_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.536        0.000                      0                   11        0.231        0.000                      0                   11        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.536        0.000                      0                   11        0.231        0.000                      0                   11        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.008%)  route 1.419ns (70.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.886     6.658    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.782 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.534     7.315    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.008%)  route 1.419ns (70.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.886     6.658    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.782 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.534     7.315    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    CLK_DIV/div_clk.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.008%)  route 1.419ns (70.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.886     6.658    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.782 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.534     7.315    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    CLK_DIV/div_clk.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.008%)  route 1.419ns (70.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.886     6.658    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.782 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.534     7.315    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.008%)  route 1.419ns (70.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.886     6.658    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.782 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.534     7.315    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    CLK_DIV/div_clk.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.718ns (39.979%)  route 1.078ns (60.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  CLK_DIV/div_clk.count_reg[2]/Q
                         net (fo=5, routed)           1.078     6.813    CLK_DIV/count[2]
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.299     7.112 r  CLK_DIV/div_clk.count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.112    CLK_DIV/p_1_in[3]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031    15.311    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.746ns (40.900%)  route 1.078ns (59.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  CLK_DIV/div_clk.count_reg[2]/Q
                         net (fo=5, routed)           1.078     6.813    CLK_DIV/count[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.327     7.140 r  CLK_DIV/div_clk.count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.140    CLK_DIV/p_1_in[4]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.075    15.355    CLK_DIV/div_clk.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.746ns (40.961%)  route 1.075ns (59.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  CLK_DIV/div_clk.count_reg[2]/Q
                         net (fo=5, routed)           1.075     6.810    CLK_DIV/count[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.327     7.137 r  CLK_DIV/div_clk.count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.137    CLK_DIV/p_1_in[2]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.075    15.355    CLK_DIV/div_clk.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.759%)  route 0.998ns (63.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[1]/Q
                         net (fo=6, routed)           0.998     6.770    CLK_DIV/count[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.894 r  CLK_DIV/sclki_i_1/O
                         net (fo=1, routed)           0.000     6.894    CLK_DIV/sclki_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.595    15.018    CLK_DIV/CLK
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.286    CLK_DIV/sclki_reg
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 CLK_DIV/div_clk.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.580ns (37.687%)  route 0.959ns (62.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.713     5.316    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK_DIV/div_clk.count_reg[1]/Q
                         net (fo=6, routed)           0.959     6.731    CLK_DIV/count[1]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     6.855 r  CLK_DIV/div_clk.count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.855    CLK_DIV/p_1_in[1]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.594    15.017    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    15.309    CLK_DIV/div_clk.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  8.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=7, routed)           0.151     1.807    CLK_DIV/count[0]
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  CLK_DIV/sclki_i_1/O
                         net (fo=1, routed)           0.000     1.852    CLK_DIV/sclki_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.868     2.033    CLK_DIV/CLK
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.621    CLK_DIV/sclki_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.184     1.840    CLK_DIV/count[3]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.049     1.889 r  CLK_DIV/div_clk.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.889    CLK_DIV/p_1_in[4]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.107     1.622    CLK_DIV/div_clk.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=4, routed)           0.184     1.840    CLK_DIV/count[3]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  CLK_DIV/div_clk.count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    CLK_DIV/p_1_in[3]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.607    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.183ns (39.699%)  route 0.278ns (60.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=7, routed)           0.278     1.934    CLK_DIV/count[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.042     1.976 r  CLK_DIV/div_clk.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    CLK_DIV/p_1_in[2]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.107     1.622    CLK_DIV/div_clk.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.290%)  route 0.264ns (58.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=7, routed)           0.264     1.921    CLK_DIV/count[0]
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.966 r  CLK_DIV/div_clk.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.966    CLK_DIV/p_1_in[0]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     1.607    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.089%)  route 0.278ns (59.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=7, routed)           0.278     1.934    CLK_DIV/count[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  CLK_DIV/div_clk.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    CLK_DIV/p_1_in[1]
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    CLK_DIV/div_clk.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.927%)  route 0.313ns (58.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  CLK_DIV/div_clk.count_reg[4]/Q
                         net (fo=3, routed)           0.133     1.777    CLK_DIV/count[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.098     1.875 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.180     2.054    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_R)        -0.018     1.497    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.927%)  route 0.313ns (58.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  CLK_DIV/div_clk.count_reg[4]/Q
                         net (fo=3, routed)           0.133     1.777    CLK_DIV/count[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.098     1.875 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.180     2.054    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_R)        -0.018     1.497    CLK_DIV/div_clk.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.927%)  route 0.313ns (58.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  CLK_DIV/div_clk.count_reg[4]/Q
                         net (fo=3, routed)           0.133     1.777    CLK_DIV/count[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.098     1.875 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.180     2.054    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_R)        -0.018     1.497    CLK_DIV/div_clk.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.927%)  route 0.313ns (58.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.596     1.515    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  CLK_DIV/div_clk.count_reg[4]/Q
                         net (fo=3, routed)           0.133     1.777    CLK_DIV/count[4]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.098     1.875 r  CLK_DIV/div_clk.count[4]_i_1/O
                         net (fo=5, routed)           0.180     2.054    CLK_DIV/div_clk.count[4]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.867     2.032    CLK_DIV/CLK
    SLICE_X0Y80          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_R)        -0.018     1.497    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     CLK_DIV/sclki_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CLK_DIV/div_clk.count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 5.018ns (45.824%)  route 5.933ns (54.176%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           5.933     7.400    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.951 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.951    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.811ns  (logic 5.186ns (47.973%)  route 5.624ns (52.027%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.300     4.807    UP_CTR/CPU_RESETN_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.931 r  UP_CTR/LED_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           2.324     7.255    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.811 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.811    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.521ns (45.873%)  route 5.335ns (54.127%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.335     6.302    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     9.856 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.856    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.530ns (46.831%)  route 5.143ns (53.169%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.143     6.125    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.672 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.672    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 5.033ns (67.125%)  route 2.465ns (32.875%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           2.465     3.967    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     7.498 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.498    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 5.035ns (68.244%)  route 2.343ns (31.756%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           2.343     3.825    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.377 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.377    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 5.078ns (70.386%)  route 2.136ns (29.614%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           2.136     3.660    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.214 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.214    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 5.093ns (72.511%)  route 1.931ns (27.489%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           1.931     3.455    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.024 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.024    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 5.080ns (72.436%)  route 1.933ns (27.564%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           1.933     3.443    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.013 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.013    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_CTR/hold_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 4.009ns (60.080%)  route 2.664ns (39.920%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  UP_CTR/hold_reg[2]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UP_CTR/hold_reg[2]/Q
                         net (fo=3, routed)           2.664     3.120    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.672 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.672    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UP_CTR/hold_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UP_CTR/hold_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  UP_CTR/hold_reg[0]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UP_CTR/hold_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    UP_CTR/LED_OBUF[0]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.042     0.365 r  UP_CTR/hold[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    UP_CTR/hold[1]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  UP_CTR/hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_CTR/hold_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UP_CTR/hold_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  UP_CTR/hold_reg[0]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  UP_CTR/hold_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    UP_CTR/LED_OBUF[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  UP_CTR/hold[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    UP_CTR/hold[0]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  UP_CTR/hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_CTR/hold_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UP_CTR/hold_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  UP_CTR/hold_reg[0]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UP_CTR/hold_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    UP_CTR/LED_OBUF[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.043     0.368 r  UP_CTR/hold[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    UP_CTR/hold[3]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  UP_CTR/hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UP_CTR/hold_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UP_CTR/hold_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  UP_CTR/hold_reg[0]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UP_CTR/hold_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    UP_CTR/LED_OBUF[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.370 r  UP_CTR/hold[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    UP_CTR/hold[2]_i_1_n_0
    SLICE_X1Y83          FDCE                                         r  UP_CTR/hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            D_FF/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.265ns (38.714%)  route 0.420ns (61.286%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=3, routed)           0.420     0.685    D_FF/SW_IBUF[1]
    SLICE_X0Y83          FDRE                                         r  D_FF/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            D_FF/qn_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.265ns (35.938%)  route 0.472ns (64.062%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=3, routed)           0.472     0.737    D_FF/SW_IBUF[1]
    SLICE_X0Y82          FDSE                                         r  D_FF/qn_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            D_FF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.260ns (34.086%)  route 0.503ns (65.914%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.503     0.764    D_FF/SW_IBUF[0]
    SLICE_X0Y83          FDRE                                         r  D_FF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            D_FF/qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.305ns (35.465%)  route 0.556ns (64.535%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.556     0.816    D_FF/SW_IBUF[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.045     0.861 r  D_FF/qn_i_1/O
                         net (fo=1, routed)           0.000     0.861    D_FF/qn_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  D_FF/qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            D_FF/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.309ns (28.585%)  route 0.772ns (71.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=3, routed)           0.534     0.799    D_FF/SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.044     0.843 r  D_FF/q_i_1/O
                         net (fo=1, routed)           0.239     1.081    D_FF/q_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  D_FF/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_FF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.393ns (79.414%)  route 0.361ns (20.586%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  D_FF/q_reg/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_FF/q_reg/Q
                         net (fo=1, routed)           0.361     0.502    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.755 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.755    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.011ns (64.788%)  route 2.180ns (35.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.714     5.317    CLK_DIV/CLK
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  CLK_DIV/sclki_reg/Q
                         net (fo=8, routed)           2.180     7.953    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.508 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.508    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.397ns (71.054%)  route 0.569ns (28.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.597     1.516    CLK_DIV/CLK
    SLICE_X0Y81          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  CLK_DIV/sclki_reg/Q
                         net (fo=8, routed)           0.569     2.226    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.482 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.482    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





