
MicroMouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dfc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006fd4  08006fd4  00007fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007014  08007014  0000902c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007014  08007014  00008014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800701c  0800701c  0000902c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800701c  0800701c  0000801c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007020  08007020  00008020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08007024  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000002c  08007050  0000902c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  08007050  00009468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000902c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4fd  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036fc  00000000  00000000  00024559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  00027c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001146  00000000  00000000  000292a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021b6a  00000000  00000000  0002a3ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6f3  00000000  00000000  0004bf58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc504  00000000  00000000  0006764b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143b4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e7c  00000000  00000000  00143b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00149a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006fbc 	.word	0x08006fbc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000030 	.word	0x20000030
 8000214:	08006fbc 	.word	0x08006fbc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b088      	sub	sp, #32
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800054a:	463b      	mov	r3, r7
 800054c:	2220      	movs	r2, #32
 800054e:	2100      	movs	r1, #0
 8000550:	4618      	mov	r0, r3
 8000552:	f006 fd07 	bl	8006f64 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000556:	4b40      	ldr	r3, [pc, #256]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000558:	4a40      	ldr	r2, [pc, #256]	@ (800065c <MX_ADC2_Init+0x118>)
 800055a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 800055c:	4b3e      	ldr	r3, [pc, #248]	@ (8000658 <MX_ADC2_Init+0x114>)
 800055e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000562:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000564:	4b3c      	ldr	r3, [pc, #240]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800056a:	4b3b      	ldr	r3, [pc, #236]	@ (8000658 <MX_ADC2_Init+0x114>)
 800056c:	2200      	movs	r2, #0
 800056e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000570:	4b39      	ldr	r3, [pc, #228]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000572:	2200      	movs	r2, #0
 8000574:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000576:	4b38      	ldr	r3, [pc, #224]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000578:	2201      	movs	r2, #1
 800057a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800057c:	4b36      	ldr	r3, [pc, #216]	@ (8000658 <MX_ADC2_Init+0x114>)
 800057e:	2208      	movs	r2, #8
 8000580:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000582:	4b35      	ldr	r3, [pc, #212]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000584:	2200      	movs	r2, #0
 8000586:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000588:	4b33      	ldr	r3, [pc, #204]	@ (8000658 <MX_ADC2_Init+0x114>)
 800058a:	2201      	movs	r2, #1
 800058c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 4;
 800058e:	4b32      	ldr	r3, [pc, #200]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000590:	2204      	movs	r2, #4
 8000592:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000594:	4b30      	ldr	r3, [pc, #192]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000596:	2200      	movs	r2, #0
 8000598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800059c:	4b2e      	ldr	r3, [pc, #184]	@ (8000658 <MX_ADC2_Init+0x114>)
 800059e:	2200      	movs	r2, #0
 80005a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80005a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005b0:	4b29      	ldr	r3, [pc, #164]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80005b6:	4b28      	ldr	r3, [pc, #160]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80005be:	4826      	ldr	r0, [pc, #152]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005c0:	f001 fc74 	bl	8001eac <HAL_ADC_Init>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80005ca:	f000 fc7d 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005ce:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <MX_ADC2_Init+0x11c>)
 80005d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005d2:	2306      	movs	r3, #6
 80005d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005d6:	2300      	movs	r3, #0
 80005d8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005da:	237f      	movs	r3, #127	@ 0x7f
 80005dc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005de:	2304      	movs	r3, #4
 80005e0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80005e6:	463b      	mov	r3, r7
 80005e8:	4619      	mov	r1, r3
 80005ea:	481b      	ldr	r0, [pc, #108]	@ (8000658 <MX_ADC2_Init+0x114>)
 80005ec:	f002 f8ce 	bl	800278c <HAL_ADC_ConfigChannel>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80005f6:	f000 fc67 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80005fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000664 <MX_ADC2_Init+0x120>)
 80005fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005fe:	230c      	movs	r3, #12
 8000600:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000602:	463b      	mov	r3, r7
 8000604:	4619      	mov	r1, r3
 8000606:	4814      	ldr	r0, [pc, #80]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000608:	f002 f8c0 	bl	800278c <HAL_ADC_ConfigChannel>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000612:	f000 fc59 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000616:	4b14      	ldr	r3, [pc, #80]	@ (8000668 <MX_ADC2_Init+0x124>)
 8000618:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800061a:	2312      	movs	r3, #18
 800061c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800061e:	463b      	mov	r3, r7
 8000620:	4619      	mov	r1, r3
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000624:	f002 f8b2 	bl	800278c <HAL_ADC_ConfigChannel>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 800062e:	f000 fc4b 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000632:	4b0e      	ldr	r3, [pc, #56]	@ (800066c <MX_ADC2_Init+0x128>)
 8000634:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000636:	2318      	movs	r3, #24
 8000638:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	4806      	ldr	r0, [pc, #24]	@ (8000658 <MX_ADC2_Init+0x114>)
 8000640:	f002 f8a4 	bl	800278c <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 800064a:	f000 fc3d 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	3720      	adds	r7, #32
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20000048 	.word	0x20000048
 800065c:	50000100 	.word	0x50000100
 8000660:	08600004 	.word	0x08600004
 8000664:	36902000 	.word	0x36902000
 8000668:	47520000 	.word	0x47520000
 800066c:	10c00010 	.word	0x10c00010

08000670 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b09a      	sub	sp, #104	@ 0x68
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000678:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000688:	f107 0310 	add.w	r3, r7, #16
 800068c:	2244      	movs	r2, #68	@ 0x44
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f006 fc67 	bl	8006f64 <memset>
  if(adcHandle->Instance==ADC2)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a37      	ldr	r2, [pc, #220]	@ (8000778 <HAL_ADC_MspInit+0x108>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d167      	bne.n	8000770 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80006a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006a4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80006a6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80006aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	4618      	mov	r0, r3
 80006b2:	f004 f8d7 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80006bc:	f000 fc04 	bl	8000ec8 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80006c0:	4b2e      	ldr	r3, [pc, #184]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c4:	4a2d      	ldr	r2, [pc, #180]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006cc:	4b2b      	ldr	r3, [pc, #172]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d8:	4b28      	ldr	r3, [pc, #160]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006dc:	4a27      	ldr	r2, [pc, #156]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e4:	4b25      	ldr	r3, [pc, #148]	@ (800077c <HAL_ADC_MspInit+0x10c>)
 80006e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC2_IN2
    PA4     ------> ADC2_IN17
    PA5     ------> ADC2_IN13
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = L_IR_Pin|F_IR_Pin|LF_IR_Pin|R_IR_Pin;
 80006f0:	23b2      	movs	r3, #178	@ 0xb2
 80006f2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006f4:	2303      	movs	r3, #3
 80006f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000700:	4619      	mov	r1, r3
 8000702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000706:	f003 f8cf 	bl	80038a8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 800070a:	4b1d      	ldr	r3, [pc, #116]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 800070c:	4a1d      	ldr	r2, [pc, #116]	@ (8000784 <HAL_ADC_MspInit+0x114>)
 800070e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000710:	4b1b      	ldr	r3, [pc, #108]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000712:	2224      	movs	r2, #36	@ 0x24
 8000714:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000716:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800071c:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000722:	4b17      	ldr	r3, [pc, #92]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000724:	2280      	movs	r2, #128	@ 0x80
 8000726:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000728:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 800072a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800072e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000736:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000738:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 800073a:	2220      	movs	r2, #32
 800073c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800073e:	4b10      	ldr	r3, [pc, #64]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000744:	480e      	ldr	r0, [pc, #56]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000746:	f002 fe3d 	bl	80033c4 <HAL_DMA_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8000750:	f000 fbba 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 8000758:	655a      	str	r2, [r3, #84]	@ 0x54
 800075a:	4a09      	ldr	r2, [pc, #36]	@ (8000780 <HAL_ADC_MspInit+0x110>)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2100      	movs	r1, #0
 8000764:	2012      	movs	r0, #18
 8000766:	f002 fe05 	bl	8003374 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800076a:	2012      	movs	r0, #18
 800076c:	f002 fe1c 	bl	80033a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000770:	bf00      	nop
 8000772:	3768      	adds	r7, #104	@ 0x68
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	50000100 	.word	0x50000100
 800077c:	40021000 	.word	0x40021000
 8000780:	200000b4 	.word	0x200000b4
 8000784:	40020008 	.word	0x40020008

08000788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800078e:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <MX_DMA_Init+0x70>)
 8000790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000792:	4a19      	ldr	r2, [pc, #100]	@ (80007f8 <MX_DMA_Init+0x70>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	6493      	str	r3, [r2, #72]	@ 0x48
 800079a:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_DMA_Init+0x70>)
 800079c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_DMA_Init+0x70>)
 80007a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007aa:	4a13      	ldr	r2, [pc, #76]	@ (80007f8 <MX_DMA_Init+0x70>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80007b2:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <MX_DMA_Init+0x70>)
 80007b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	200b      	movs	r0, #11
 80007c4:	f002 fdd6 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007c8:	200b      	movs	r0, #11
 80007ca:	f002 fded 	bl	80033a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	200e      	movs	r0, #14
 80007d4:	f002 fdce 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80007d8:	200e      	movs	r0, #14
 80007da:	f002 fde5 	bl	80033a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2100      	movs	r1, #0
 80007e2:	200f      	movs	r0, #15
 80007e4:	f002 fdc6 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80007e8:	200f      	movs	r0, #15
 80007ea:	f002 fddd 	bl	80033a8 <HAL_NVIC_EnableIRQ>

}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000

080007fc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 030c 	add.w	r3, r7, #12
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b48      	ldr	r3, [pc, #288]	@ (8000934 <MX_GPIO_Init+0x138>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a47      	ldr	r2, [pc, #284]	@ (8000934 <MX_GPIO_Init+0x138>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b45      	ldr	r3, [pc, #276]	@ (8000934 <MX_GPIO_Init+0x138>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b42      	ldr	r3, [pc, #264]	@ (8000934 <MX_GPIO_Init+0x138>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a41      	ldr	r2, [pc, #260]	@ (8000934 <MX_GPIO_Init+0x138>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b3f      	ldr	r3, [pc, #252]	@ (8000934 <MX_GPIO_Init+0x138>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|DIRR_Pin|DIRL_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f641 0101 	movw	r1, #6145	@ 0x1801
 8000848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084c:	f003 f9c6 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DIRR_Pin DIRL_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DIRR_Pin|DIRL_Pin;
 8000850:	f641 0301 	movw	r3, #6145	@ 0x1801
 8000854:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 030c 	add.w	r3, r7, #12
 8000866:	4619      	mov	r1, r3
 8000868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800086c:	f003 f81c 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RA_Pin AL_Pin */
  GPIO_InitStruct.Pin = RA_Pin|AL_Pin;
 8000870:	2309      	movs	r3, #9
 8000872:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000874:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000878:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	4619      	mov	r1, r3
 8000884:	482c      	ldr	r0, [pc, #176]	@ (8000938 <MX_GPIO_Init+0x13c>)
 8000886:	f003 f80f 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800088a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800088e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800089c:	2307      	movs	r3, #7
 800089e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	4619      	mov	r1, r3
 80008a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008aa:	f002 fffd 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 80008ae:	2310      	movs	r3, #16
 80008b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 030c 	add.w	r3, r7, #12
 80008be:	4619      	mov	r1, r3
 80008c0:	481d      	ldr	r0, [pc, #116]	@ (8000938 <MX_GPIO_Init+0x13c>)
 80008c2:	f002 fff1 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80008c6:	2320      	movs	r3, #32
 80008c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	4619      	mov	r1, r3
 80008da:	4817      	ldr	r0, [pc, #92]	@ (8000938 <MX_GPIO_Init+0x13c>)
 80008dc:	f002 ffe4 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RB_Pin */
  GPIO_InitStruct.Pin = RB_Pin;
 80008e0:	2340      	movs	r3, #64	@ 0x40
 80008e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RB_GPIO_Port, &GPIO_InitStruct);
 80008ee:	f107 030c 	add.w	r3, r7, #12
 80008f2:	4619      	mov	r1, r3
 80008f4:	4810      	ldr	r0, [pc, #64]	@ (8000938 <MX_GPIO_Init+0x13c>)
 80008f6:	f002 ffd7 	bl	80038a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	2006      	movs	r0, #6
 8000900:	f002 fd38 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000904:	2006      	movs	r0, #6
 8000906:	f002 fd4f 	bl	80033a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800090a:	2200      	movs	r2, #0
 800090c:	2100      	movs	r1, #0
 800090e:	2009      	movs	r0, #9
 8000910:	f002 fd30 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000914:	2009      	movs	r0, #9
 8000916:	f002 fd47 	bl	80033a8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800091a:	2200      	movs	r2, #0
 800091c:	2100      	movs	r1, #0
 800091e:	2017      	movs	r0, #23
 8000920:	f002 fd28 	bl	8003374 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000924:	2017      	movs	r0, #23
 8000926:	f002 fd3f 	bl	80033a8 <HAL_NVIC_EnableIRQ>

}
 800092a:	bf00      	nop
 800092c:	3720      	adds	r7, #32
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400

0800093c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000942:	f001 f81b 	bl	800197c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000946:	f000 f903 	bl	8000b50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094a:	f7ff ff57 	bl	80007fc <MX_GPIO_Init>
  MX_DMA_Init();
 800094e:	f7ff ff1b 	bl	8000788 <MX_DMA_Init>
  MX_ADC2_Init();
 8000952:	f7ff fdf7 	bl	8000544 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 8000956:	f000 fe03 	bl	8001560 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800095a:	f000 fbe1 	bl	8001120 <MX_TIM1_Init>
  MX_TIM16_Init();
 800095e:	f000 fcdd 	bl	800131c <MX_TIM16_Init>
  MX_TIM2_Init();
 8000962:	f000 fc8d 	bl	8001280 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000966:	2100      	movs	r1, #0
 8000968:	4868      	ldr	r0, [pc, #416]	@ (8000b0c <main+0x1d0>)
 800096a:	f004 fa8f 	bl	8004e8c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 800096e:	2100      	movs	r1, #0
 8000970:	4867      	ldr	r0, [pc, #412]	@ (8000b10 <main+0x1d4>)
 8000972:	f004 fa8b 	bl	8004e8c <HAL_TIM_PWM_Start>

  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)ir_readings, NUM_IR_SENSORS);
 8000976:	2204      	movs	r2, #4
 8000978:	4966      	ldr	r1, [pc, #408]	@ (8000b14 <main+0x1d8>)
 800097a:	4867      	ldr	r0, [pc, #412]	@ (8000b18 <main+0x1dc>)
 800097c:	f001 fc1a 	bl	80021b4 <HAL_ADC_Start_DMA>
  HAL_Delay(1000);  // Wait 5 seconds before starting control loop
 8000980:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000984:	f001 f830 	bl	80019e8 <HAL_Delay>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000988:	2000      	movs	r0, #0
 800098a:	f000 ff13 	bl	80017b4 <BSP_LED_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800098e:	4b63      	ldr	r3, [pc, #396]	@ (8000b1c <main+0x1e0>)
 8000990:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000994:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000996:	4b61      	ldr	r3, [pc, #388]	@ (8000b1c <main+0x1e0>)
 8000998:	2200      	movs	r2, #0
 800099a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800099c:	4b5f      	ldr	r3, [pc, #380]	@ (8000b1c <main+0x1e0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80009a2:	4b5e      	ldr	r3, [pc, #376]	@ (8000b1c <main+0x1e0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80009a8:	4b5c      	ldr	r3, [pc, #368]	@ (8000b1c <main+0x1e0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80009ae:	495b      	ldr	r1, [pc, #364]	@ (8000b1c <main+0x1e0>)
 80009b0:	2000      	movs	r0, #0
 80009b2:	f000 ff35 	bl	8001820 <BSP_COM_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <main+0x84>
  {
    Error_Handler();
 80009bc:	f000 fa84 	bl	8000ec8 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (button_mode == 1)
 80009c0:	4b57      	ldr	r3, [pc, #348]	@ (8000b20 <main+0x1e4>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d1fa      	bne.n	80009c0 <main+0x84>
	  {
	      if (HAL_GetTick() - last_control_time >= 10)
 80009ca:	f001 f801 	bl	80019d0 <HAL_GetTick>
 80009ce:	4602      	mov	r2, r0
 80009d0:	4b54      	ldr	r3, [pc, #336]	@ (8000b24 <main+0x1e8>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	2b09      	cmp	r3, #9
 80009d8:	d974      	bls.n	8000ac4 <main+0x188>
	      {
	          last_control_time += 10;
 80009da:	4b52      	ldr	r3, [pc, #328]	@ (8000b24 <main+0x1e8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	330a      	adds	r3, #10
 80009e0:	4a50      	ldr	r2, [pc, #320]	@ (8000b24 <main+0x1e8>)
 80009e2:	6013      	str	r3, [r2, #0]

	          float pos_current_R = encoder_ticks_R * kenc;
 80009e4:	4b50      	ldr	r3, [pc, #320]	@ (8000b28 <main+0x1ec>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	ee07 3a90 	vmov	s15, r3
 80009ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009f0:	4b4e      	ldr	r3, [pc, #312]	@ (8000b2c <main+0x1f0>)
 80009f2:	edd3 7a00 	vldr	s15, [r3]
 80009f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009fa:	edc7 7a05 	vstr	s15, [r7, #20]
	          float vel_current_R = (encoder_ticks_R - prev_encoder_ticks_R) * kenc / 0.01f;
 80009fe:	4b4a      	ldr	r3, [pc, #296]	@ (8000b28 <main+0x1ec>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	4b4b      	ldr	r3, [pc, #300]	@ (8000b30 <main+0x1f4>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	ee07 3a90 	vmov	s15, r3
 8000a0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a10:	4b46      	ldr	r3, [pc, #280]	@ (8000b2c <main+0x1f0>)
 8000a12:	edd3 7a00 	vldr	s15, [r3]
 8000a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a1a:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8000b34 <main+0x1f8>
 8000a1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a22:	edc7 7a04 	vstr	s15, [r7, #16]
	          prev_encoder_ticks_R = encoder_ticks_R;
 8000a26:	4b40      	ldr	r3, [pc, #256]	@ (8000b28 <main+0x1ec>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a41      	ldr	r2, [pc, #260]	@ (8000b30 <main+0x1f4>)
 8000a2c:	6013      	str	r3, [r2, #0]
	          float pwm_R = cascaded_control(pos_target_R, pos_current_R, vel_current_R, &vel_integral_R);
 8000a2e:	4b42      	ldr	r3, [pc, #264]	@ (8000b38 <main+0x1fc>)
 8000a30:	edd3 7a00 	vldr	s15, [r3]
 8000a34:	4841      	ldr	r0, [pc, #260]	@ (8000b3c <main+0x200>)
 8000a36:	ed97 1a04 	vldr	s2, [r7, #16]
 8000a3a:	edd7 0a05 	vldr	s1, [r7, #20]
 8000a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000a42:	f000 f8d1 	bl	8000be8 <cascaded_control>
 8000a46:	ed87 0a03 	vstr	s0, [r7, #12]
	          set_motor_pwm_R(pwm_R);
 8000a4a:	ed97 0a03 	vldr	s0, [r7, #12]
 8000a4e:	f000 f9af 	bl	8000db0 <set_motor_pwm_R>

	          float pos_current_L = encoder_ticks_L * kenc;
 8000a52:	4b3b      	ldr	r3, [pc, #236]	@ (8000b40 <main+0x204>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	ee07 3a90 	vmov	s15, r3
 8000a5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a5e:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <main+0x1f0>)
 8000a60:	edd3 7a00 	vldr	s15, [r3]
 8000a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a68:	edc7 7a02 	vstr	s15, [r7, #8]
	          float vel_current_L = (encoder_ticks_L - prev_encoder_ticks_L) * kenc / 0.01f;
 8000a6c:	4b34      	ldr	r3, [pc, #208]	@ (8000b40 <main+0x204>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b34      	ldr	r3, [pc, #208]	@ (8000b44 <main+0x208>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	ee07 3a90 	vmov	s15, r3
 8000a7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b2c <main+0x1f0>)
 8000a80:	edd3 7a00 	vldr	s15, [r3]
 8000a84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a88:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8000b34 <main+0x1f8>
 8000a8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a90:	edc7 7a01 	vstr	s15, [r7, #4]
	          prev_encoder_ticks_L = encoder_ticks_L;
 8000a94:	4b2a      	ldr	r3, [pc, #168]	@ (8000b40 <main+0x204>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a2a      	ldr	r2, [pc, #168]	@ (8000b44 <main+0x208>)
 8000a9a:	6013      	str	r3, [r2, #0]
	          float pwm_L = cascaded_control(-pos_target_L, pos_current_L, vel_current_L, &vel_integral_L);
 8000a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b48 <main+0x20c>)
 8000a9e:	edd3 7a00 	vldr	s15, [r3]
 8000aa2:	eef1 7a67 	vneg.f32	s15, s15
 8000aa6:	4829      	ldr	r0, [pc, #164]	@ (8000b4c <main+0x210>)
 8000aa8:	ed97 1a01 	vldr	s2, [r7, #4]
 8000aac:	edd7 0a02 	vldr	s1, [r7, #8]
 8000ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ab4:	f000 f898 	bl	8000be8 <cascaded_control>
 8000ab8:	ed87 0a00 	vstr	s0, [r7]
	          set_motor_pwm_L(pwm_L);
 8000abc:	ed97 0a00 	vldr	s0, [r7]
 8000ac0:	f000 f9ae 	bl	8000e20 <set_motor_pwm_L>
	      }
	      if (ir_readings[0] > 1500 || ir_readings[2] > 1500 || ir_readings[3] > 1500)
 8000ac4:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <main+0x1d8>)
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	b29b      	uxth	r3, r3
 8000aca:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d80d      	bhi.n	8000aee <main+0x1b2>
 8000ad2:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <main+0x1d8>)
 8000ad4:	889b      	ldrh	r3, [r3, #4]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d806      	bhi.n	8000aee <main+0x1b2>
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <main+0x1d8>)
 8000ae2:	88db      	ldrh	r3, [r3, #6]
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d906      	bls.n	8000afc <main+0x1c0>
	      {
	          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);  // Example
 8000aee:	2201      	movs	r2, #1
 8000af0:	2101      	movs	r1, #1
 8000af2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000af6:	f003 f871 	bl	8003bdc <HAL_GPIO_WritePin>
 8000afa:	e005      	b.n	8000b08 <main+0x1cc>
	      } else {
	          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);  // Example
 8000afc:	2200      	movs	r2, #0
 8000afe:	2101      	movs	r1, #1
 8000b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b04:	f003 f86a 	bl	8003bdc <HAL_GPIO_WritePin>
	  if (button_mode == 1)
 8000b08:	e75a      	b.n	80009c0 <main+0x84>
 8000b0a:	bf00      	nop
 8000b0c:	20000198 	.word	0x20000198
 8000b10:	20000230 	.word	0x20000230
 8000b14:	20000140 	.word	0x20000140
 8000b18:	20000048 	.word	0x20000048
 8000b1c:	20000114 	.word	0x20000114
 8000b20:	20000148 	.word	0x20000148
 8000b24:	2000013c 	.word	0x2000013c
 8000b28:	20000124 	.word	0x20000124
 8000b2c:	2000000c 	.word	0x2000000c
 8000b30:	2000012c 	.word	0x2000012c
 8000b34:	3c23d70a 	.word	0x3c23d70a
 8000b38:	20000010 	.word	0x20000010
 8000b3c:	20000134 	.word	0x20000134
 8000b40:	20000128 	.word	0x20000128
 8000b44:	20000130 	.word	0x20000130
 8000b48:	20000014 	.word	0x20000014
 8000b4c:	20000138 	.word	0x20000138

08000b50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b094      	sub	sp, #80	@ 0x50
 8000b54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b56:	f107 0318 	add.w	r3, r7, #24
 8000b5a:	2238      	movs	r2, #56	@ 0x38
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f006 fa00 	bl	8006f64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]
 8000b70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b72:	2000      	movs	r0, #0
 8000b74:	f003 f862 	bl	8003c3c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b82:	2340      	movs	r3, #64	@ 0x40
 8000b84:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b86:	2302      	movs	r3, #2
 8000b88:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b92:	2355      	movs	r3, #85	@ 0x55
 8000b94:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b96:	2302      	movs	r3, #2
 8000b98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba2:	f107 0318 	add.w	r3, r7, #24
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f003 f8fc 	bl	8003da4 <HAL_RCC_OscConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000bb2:	f000 f989 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb6:	230f      	movs	r3, #15
 8000bb8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2104      	movs	r1, #4
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f003 fbfa 	bl	80043c8 <HAL_RCC_ClockConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000bda:	f000 f975 	bl	8000ec8 <Error_Handler>
  }
}
 8000bde:	bf00      	nop
 8000be0:	3750      	adds	r7, #80	@ 0x50
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <cascaded_control>:

/* USER CODE BEGIN 4 */

float cascaded_control(float pos_target, float pos_current, float vel_current, float *vel_integral)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b089      	sub	sp, #36	@ 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	ed87 0a03 	vstr	s0, [r7, #12]
 8000bf2:	edc7 0a02 	vstr	s1, [r7, #8]
 8000bf6:	ed87 1a01 	vstr	s2, [r7, #4]
 8000bfa:	6038      	str	r0, [r7, #0]
    float vel_ref = kpp * (pos_target - pos_current);
 8000bfc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c00:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c08:	4b36      	ldr	r3, [pc, #216]	@ (8000ce4 <cascaded_control+0xfc>)
 8000c0a:	edd3 7a00 	vldr	s15, [r3]
 8000c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c12:	edc7 7a06 	vstr	s15, [r7, #24]
    float vel_error = vel_ref - vel_current;
 8000c16:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c22:	edc7 7a05 	vstr	s15, [r7, #20]
    *vel_integral += vel_error * 0.01f;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	ed93 7a00 	vldr	s14, [r3]
 8000c2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c30:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8000ce8 <cascaded_control+0x100>
 8000c34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	edc3 7a00 	vstr	s15, [r3]

    float pwm = kvp * vel_error + kvi * (*vel_integral);
 8000c42:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <cascaded_control+0x104>)
 8000c44:	ed93 7a00 	vldr	s14, [r3]
 8000c48:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	edd3 6a00 	vldr	s13, [r3]
 8000c56:	4b26      	ldr	r3, [pc, #152]	@ (8000cf0 <cascaded_control+0x108>)
 8000c58:	edd3 7a00 	vldr	s15, [r3]
 8000c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c64:	edc7 7a07 	vstr	s15, [r7, #28]

    if (pwm > 100.0f) {
 8000c68:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c6c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000cf4 <cascaded_control+0x10c>
 8000c70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c78:	dd10      	ble.n	8000c9c <cascaded_control+0xb4>
        pwm = 100.0f;
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <cascaded_control+0x110>)
 8000c7c:	61fb      	str	r3, [r7, #28]
        *vel_integral -= vel_error * 0.01f;
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	ed93 7a00 	vldr	s14, [r3]
 8000c84:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c88:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000ce8 <cascaded_control+0x100>
 8000c8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	edc3 7a00 	vstr	s15, [r3]
 8000c9a:	e018      	b.n	8000cce <cascaded_control+0xe6>
    } else if (pwm < -100.0f) {
 8000c9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ca0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000cfc <cascaded_control+0x114>
 8000ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cac:	d50f      	bpl.n	8000cce <cascaded_control+0xe6>
        pwm = -100.0f;
 8000cae:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <cascaded_control+0x118>)
 8000cb0:	61fb      	str	r3, [r7, #28]
        *vel_integral -= vel_error * 0.01f;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	ed93 7a00 	vldr	s14, [r3]
 8000cb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cbc:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8000ce8 <cascaded_control+0x100>
 8000cc0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	edc3 7a00 	vstr	s15, [r3]
    }

    return pwm;
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	ee07 3a90 	vmov	s15, r3
}
 8000cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd8:	3724      	adds	r7, #36	@ 0x24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	3c23d70a 	.word	0x3c23d70a
 8000cec:	20000004 	.word	0x20000004
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	42c80000 	.word	0x42c80000
 8000cf8:	42c80000 	.word	0x42c80000
 8000cfc:	c2c80000 	.word	0xc2c80000
 8000d00:	c2c80000 	.word	0xc2c80000

08000d04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_0) {
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d119      	bne.n	8000d48 <HAL_GPIO_EXTI_Callback+0x44>
        uint8_t currA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 8000d14:	2101      	movs	r1, #1
 8000d16:	4822      	ldr	r0, [pc, #136]	@ (8000da0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000d18:	f002 ff48 	bl	8003bac <HAL_GPIO_ReadPin>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	737b      	strb	r3, [r7, #13]
        uint8_t currB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8000d20:	2140      	movs	r1, #64	@ 0x40
 8000d22:	481f      	ldr	r0, [pc, #124]	@ (8000da0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000d24:	f002 ff42 	bl	8003bac <HAL_GPIO_ReadPin>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	733b      	strb	r3, [r7, #12]
        encoder_ticks_R += (currA == currB) ? -1 : +1;
 8000d2c:	7b7a      	ldrb	r2, [r7, #13]
 8000d2e:	7b3b      	ldrb	r3, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d102      	bne.n	8000d3a <HAL_GPIO_EXTI_Callback+0x36>
 8000d34:	f04f 32ff 	mov.w	r2, #4294967295
 8000d38:	e000      	b.n	8000d3c <HAL_GPIO_EXTI_Callback+0x38>
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4413      	add	r3, r2
 8000d42:	4a18      	ldr	r2, [pc, #96]	@ (8000da4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000d44:	6013      	str	r3, [r2, #0]
        encoder_ticks_L += (currA == currB) ? -1 : +1;
    }
    else if (GPIO_Pin == GPIO_PIN_5){
    	button_mode += 1;
    }
}
 8000d46:	e026      	b.n	8000d96 <HAL_GPIO_EXTI_Callback+0x92>
    else if (GPIO_Pin == GPIO_PIN_3) {
 8000d48:	88fb      	ldrh	r3, [r7, #6]
 8000d4a:	2b08      	cmp	r3, #8
 8000d4c:	d119      	bne.n	8000d82 <HAL_GPIO_EXTI_Callback+0x7e>
        uint8_t currA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 8000d4e:	2108      	movs	r1, #8
 8000d50:	4813      	ldr	r0, [pc, #76]	@ (8000da0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000d52:	f002 ff2b 	bl	8003bac <HAL_GPIO_ReadPin>
 8000d56:	4603      	mov	r3, r0
 8000d58:	73fb      	strb	r3, [r7, #15]
        uint8_t currB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	4810      	ldr	r0, [pc, #64]	@ (8000da0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000d5e:	f002 ff25 	bl	8003bac <HAL_GPIO_ReadPin>
 8000d62:	4603      	mov	r3, r0
 8000d64:	73bb      	strb	r3, [r7, #14]
        encoder_ticks_L += (currA == currB) ? -1 : +1;
 8000d66:	7bfa      	ldrb	r2, [r7, #15]
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d102      	bne.n	8000d74 <HAL_GPIO_EXTI_Callback+0x70>
 8000d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d72:	e000      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x72>
 8000d74:	2201      	movs	r2, #1
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000da8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	e009      	b.n	8000d96 <HAL_GPIO_EXTI_Callback+0x92>
    else if (GPIO_Pin == GPIO_PIN_5){
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	2b20      	cmp	r3, #32
 8000d86:	d106      	bne.n	8000d96 <HAL_GPIO_EXTI_Callback+0x92>
    	button_mode += 1;
 8000d88:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <HAL_GPIO_EXTI_Callback+0xa8>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	3301      	adds	r3, #1
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <HAL_GPIO_EXTI_Callback+0xa8>)
 8000d94:	701a      	strb	r2, [r3, #0]
}
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	48000400 	.word	0x48000400
 8000da4:	20000124 	.word	0x20000124
 8000da8:	20000128 	.word	0x20000128
 8000dac:	20000148 	.word	0x20000148

08000db0 <set_motor_pwm_R>:


void set_motor_pwm_R(float cmd)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cmd >= 0) {
 8000dba:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc6:	db07      	blt.n	8000dd8 <set_motor_pwm_R+0x28>
        HAL_GPIO_WritePin(DIRR_GPIO_Port, DIRR_Pin, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd2:	f002 ff03 	bl	8003bdc <HAL_GPIO_WritePin>
 8000dd6:	e00c      	b.n	8000df2 <set_motor_pwm_R+0x42>
    } else {
        HAL_GPIO_WritePin(DIRR_GPIO_Port, DIRR_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de2:	f002 fefb 	bl	8003bdc <HAL_GPIO_WritePin>
        cmd = -cmd;
 8000de6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dea:	eef1 7a67 	vneg.f32	s15, s15
 8000dee:	edc7 7a01 	vstr	s15, [r7, #4]
    }
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)(cmd * 655.35f));
 8000df2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000df6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000e18 <set_motor_pwm_R+0x68>
 8000dfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e02:	ee17 3a90 	vmov	r3, s15
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <set_motor_pwm_R+0x6c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	4423d666 	.word	0x4423d666
 8000e1c:	20000198 	.word	0x20000198

08000e20 <set_motor_pwm_L>:

void set_motor_pwm_L(float cmd)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cmd >= 0) {
 8000e2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e36:	db07      	blt.n	8000e48 <set_motor_pwm_L+0x28>
        HAL_GPIO_WritePin(DIRL_GPIO_Port, DIRL_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e42:	f002 fecb 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e46:	e00c      	b.n	8000e62 <set_motor_pwm_L+0x42>
    } else {
        HAL_GPIO_WritePin(DIRL_GPIO_Port, DIRL_Pin, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e52:	f002 fec3 	bl	8003bdc <HAL_GPIO_WritePin>
        cmd = -cmd;
 8000e56:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e5a:	eef1 7a67 	vneg.f32	s15, s15
 8000e5e:	edc7 7a01 	vstr	s15, [r7, #4]
    }
    __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, (uint16_t)(cmd * 655.35f));
 8000e62:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e66:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000e88 <set_motor_pwm_L+0x68>
 8000e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e72:	ee17 3a90 	vmov	r3, s15
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	4b04      	ldr	r3, [pc, #16]	@ (8000e8c <set_motor_pwm_L+0x6c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	4423d666 	.word	0x4423d666
 8000e8c:	20000230 	.word	0x20000230

08000e90 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC2) {
        // e.g., process ir_readings[]
    }
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d101      	bne.n	8000eba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eb6:	f000 fd79 	bl	80019ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40001000 	.word	0x40001000

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <Error_Handler+0x8>

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0f      	ldr	r3, [pc, #60]	@ (8000f18 <HAL_MspInit+0x44>)
 8000edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ede:	4a0e      	ldr	r2, [pc, #56]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef6:	4a08      	ldr	r2, [pc, #32]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000efc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000efe:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <HAL_MspInit+0x44>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f0a:	f002 ff3b 	bl	8003d84 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	@ 0x30
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000f2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe0 <HAL_InitTick+0xc4>)
 8000f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f30:	4a2b      	ldr	r2, [pc, #172]	@ (8000fe0 <HAL_InitTick+0xc4>)
 8000f32:	f043 0310 	orr.w	r3, r3, #16
 8000f36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f38:	4b29      	ldr	r3, [pc, #164]	@ (8000fe0 <HAL_InitTick+0xc4>)
 8000f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3c:	f003 0310 	and.w	r3, r3, #16
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f44:	f107 020c 	add.w	r2, r7, #12
 8000f48:	f107 0310 	add.w	r3, r7, #16
 8000f4c:	4611      	mov	r1, r2
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f003 fc10 	bl	8004774 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f54:	f003 fbe2 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8000f58:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f5c:	4a21      	ldr	r2, [pc, #132]	@ (8000fe4 <HAL_InitTick+0xc8>)
 8000f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f62:	0c9b      	lsrs	r3, r3, #18
 8000f64:	3b01      	subs	r3, #1
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000f68:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f6a:	4a20      	ldr	r2, [pc, #128]	@ (8000fec <HAL_InitTick+0xd0>)
 8000f6c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f76:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f82:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000f88:	4817      	ldr	r0, [pc, #92]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f8a:	f003 fe5b 	bl	8004c44 <HAL_TIM_Base_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000f94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d11b      	bne.n	8000fd4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000f9c:	4812      	ldr	r0, [pc, #72]	@ (8000fe8 <HAL_InitTick+0xcc>)
 8000f9e:	f003 fea9 	bl	8004cf4 <HAL_TIM_Base_Start_IT>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000fa8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d111      	bne.n	8000fd4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000fb0:	2036      	movs	r0, #54	@ 0x36
 8000fb2:	f002 f9f9 	bl	80033a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d808      	bhi.n	8000fce <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	2036      	movs	r0, #54	@ 0x36
 8000fc2:	f002 f9d7 	bl	8003374 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <HAL_InitTick+0xd4>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	e002      	b.n	8000fd4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3730      	adds	r7, #48	@ 0x30
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	431bde83 	.word	0x431bde83
 8000fe8:	2000014c 	.word	0x2000014c
 8000fec:	40001000 	.word	0x40001000
 8000ff0:	20000024 	.word	0x20000024

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <HardFault_Handler+0x4>

08001004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <MemManage_Handler+0x4>

0800100c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <BusFault_Handler+0x4>

08001014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <UsageFault_Handler+0x4>

0800101c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RA_Pin);
 8001058:	2001      	movs	r0, #1
 800105a:	f002 fdd7 	bl	8003c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}

08001062 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AL_Pin);
 8001066:	2008      	movs	r0, #8
 8001068:	f002 fdd0 	bl	8003c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Channel1_IRQHandler+0x10>)
 8001076:	f002 fac8 	bl	800360a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200000b4 	.word	0x200000b4

08001084 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001088:	4802      	ldr	r0, [pc, #8]	@ (8001094 <DMA1_Channel4_IRQHandler+0x10>)
 800108a:	f002 fabe 	bl	800360a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000310 	.word	0x20000310

08001098 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800109c:	4802      	ldr	r0, [pc, #8]	@ (80010a8 <DMA1_Channel5_IRQHandler+0x10>)
 800109e:	f002 fab4 	bl	800360a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000370 	.word	0x20000370

080010ac <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <ADC1_2_IRQHandler+0x10>)
 80010b2:	f001 f933 	bl	800231c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000048 	.word	0x20000048

080010c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80010c4:	2020      	movs	r0, #32
 80010c6:	f002 fda1 	bl	8003c0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RB_Pin);
 80010ca:	2040      	movs	r0, #64	@ 0x40
 80010cc:	f002 fd9e 	bl	8003c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <TIM2_IRQHandler+0x10>)
 80010da:	f003 ffd7 	bl	800508c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200001e4 	.word	0x200001e4

080010e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <TIM6_DAC_IRQHandler+0x10>)
 80010ee:	f003 ffcd 	bl	800508c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	2000014c 	.word	0x2000014c

080010fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <SystemInit+0x20>)
 8001102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001106:	4a05      	ldr	r2, [pc, #20]	@ (800111c <SystemInit+0x20>)
 8001108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800110c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b09c      	sub	sp, #112	@ 0x70
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001126:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001134:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001140:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
 8001150:	615a      	str	r2, [r3, #20]
 8001152:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	2234      	movs	r2, #52	@ 0x34
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f005 ff02 	bl	8006f64 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001160:	4b45      	ldr	r3, [pc, #276]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001162:	4a46      	ldr	r2, [pc, #280]	@ (800127c <MX_TIM1_Init+0x15c>)
 8001164:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001166:	4b44      	ldr	r3, [pc, #272]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001168:	2200      	movs	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116c:	4b42      	ldr	r3, [pc, #264]	@ (8001278 <MX_TIM1_Init+0x158>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001172:	4b41      	ldr	r3, [pc, #260]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001174:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001178:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800117a:	4b3f      	ldr	r3, [pc, #252]	@ (8001278 <MX_TIM1_Init+0x158>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001180:	4b3d      	ldr	r3, [pc, #244]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001182:	2200      	movs	r2, #0
 8001184:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001186:	4b3c      	ldr	r3, [pc, #240]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800118c:	483a      	ldr	r0, [pc, #232]	@ (8001278 <MX_TIM1_Init+0x158>)
 800118e:	f003 fd59 	bl	8004c44 <HAL_TIM_Base_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001198:	f7ff fe96 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011a2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011a6:	4619      	mov	r1, r3
 80011a8:	4833      	ldr	r0, [pc, #204]	@ (8001278 <MX_TIM1_Init+0x158>)
 80011aa:	f004 f9d3 	bl	8005554 <HAL_TIM_ConfigClockSource>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80011b4:	f7ff fe88 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011b8:	482f      	ldr	r0, [pc, #188]	@ (8001278 <MX_TIM1_Init+0x158>)
 80011ba:	f003 fe05 	bl	8004dc8 <HAL_TIM_PWM_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80011c4:	f7ff fe80 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c8:	2300      	movs	r3, #0
 80011ca:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011cc:	2300      	movs	r3, #0
 80011ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011d8:	4619      	mov	r1, r3
 80011da:	4827      	ldr	r0, [pc, #156]	@ (8001278 <MX_TIM1_Init+0x158>)
 80011dc:	f004 ff30 	bl	8006040 <HAL_TIMEx_MasterConfigSynchronization>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80011e6:	f7ff fe6f 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011ea:	2360      	movs	r3, #96	@ 0x60
 80011ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011f2:	2300      	movs	r3, #0
 80011f4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011f6:	2300      	movs	r3, #0
 80011f8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001202:	2300      	movs	r3, #0
 8001204:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001206:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800120a:	2200      	movs	r2, #0
 800120c:	4619      	mov	r1, r3
 800120e:	481a      	ldr	r0, [pc, #104]	@ (8001278 <MX_TIM1_Init+0x158>)
 8001210:	f004 f88c 	bl	800532c <HAL_TIM_PWM_ConfigChannel>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800121a:	f7ff fe55 	bl	8000ec8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001232:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001236:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001244:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800124e:	2300      	movs	r3, #0
 8001250:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4619      	mov	r1, r3
 800125a:	4807      	ldr	r0, [pc, #28]	@ (8001278 <MX_TIM1_Init+0x158>)
 800125c:	f004 ff72 	bl	8006144 <HAL_TIMEx_ConfigBreakDeadTime>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001266:	f7ff fe2f 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800126a:	4803      	ldr	r0, [pc, #12]	@ (8001278 <MX_TIM1_Init+0x158>)
 800126c:	f000 f91c 	bl	80014a8 <HAL_TIM_MspPostInit>

}
 8001270:	bf00      	nop
 8001272:	3770      	adds	r7, #112	@ 0x70
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000198 	.word	0x20000198
 800127c:	40012c00 	.word	0x40012c00

08001280 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800129e:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80012b2:	4b19      	ldr	r3, [pc, #100]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295
 80012b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c6:	4814      	ldr	r0, [pc, #80]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012c8:	f003 fcbc 	bl	8004c44 <HAL_TIM_Base_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012d2:	f7ff fdf9 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	4619      	mov	r1, r3
 80012e2:	480d      	ldr	r0, [pc, #52]	@ (8001318 <MX_TIM2_Init+0x98>)
 80012e4:	f004 f936 	bl	8005554 <HAL_TIM_ConfigClockSource>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012ee:	f7ff fdeb 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	4619      	mov	r1, r3
 80012fe:	4806      	ldr	r0, [pc, #24]	@ (8001318 <MX_TIM2_Init+0x98>)
 8001300:	f004 fe9e 	bl	8006040 <HAL_TIMEx_MasterConfigSynchronization>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800130a:	f7ff fddd 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	3720      	adds	r7, #32
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200001e4 	.word	0x200001e4

0800131c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b094      	sub	sp, #80	@ 0x50
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001322:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
 8001330:	611a      	str	r2, [r3, #16]
 8001332:	615a      	str	r2, [r3, #20]
 8001334:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001336:	463b      	mov	r3, r7
 8001338:	2234      	movs	r2, #52	@ 0x34
 800133a:	2100      	movs	r1, #0
 800133c:	4618      	mov	r0, r3
 800133e:	f005 fe11 	bl	8006f64 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001342:	4b31      	ldr	r3, [pc, #196]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001344:	4a31      	ldr	r2, [pc, #196]	@ (800140c <MX_TIM16_Init+0xf0>)
 8001346:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001348:	4b2f      	ldr	r3, [pc, #188]	@ (8001408 <MX_TIM16_Init+0xec>)
 800134a:	2200      	movs	r2, #0
 800134c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134e:	4b2e      	ldr	r3, [pc, #184]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001354:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800135a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135c:	4b2a      	ldr	r3, [pc, #168]	@ (8001408 <MX_TIM16_Init+0xec>)
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001362:	4b29      	ldr	r3, [pc, #164]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001364:	2200      	movs	r2, #0
 8001366:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001368:	4b27      	ldr	r3, [pc, #156]	@ (8001408 <MX_TIM16_Init+0xec>)
 800136a:	2200      	movs	r2, #0
 800136c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800136e:	4826      	ldr	r0, [pc, #152]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001370:	f003 fc68 	bl	8004c44 <HAL_TIM_Base_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 800137a:	f7ff fda5 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800137e:	4822      	ldr	r0, [pc, #136]	@ (8001408 <MX_TIM16_Init+0xec>)
 8001380:	f003 fd22 	bl	8004dc8 <HAL_TIM_PWM_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 800138a:	f7ff fd9d 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800138e:	2360      	movs	r3, #96	@ 0x60
 8001390:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001396:	2300      	movs	r3, #0
 8001398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800139a:	2300      	movs	r3, #0
 800139c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80013ae:	2200      	movs	r2, #0
 80013b0:	4619      	mov	r1, r3
 80013b2:	4815      	ldr	r0, [pc, #84]	@ (8001408 <MX_TIM16_Init+0xec>)
 80013b4:	f003 ffba 	bl	800532c <HAL_TIM_PWM_ConfigChannel>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80013be:	f7ff fd83 	bl	8000ec8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80013e4:	463b      	mov	r3, r7
 80013e6:	4619      	mov	r1, r3
 80013e8:	4807      	ldr	r0, [pc, #28]	@ (8001408 <MX_TIM16_Init+0xec>)
 80013ea:	f004 feab 	bl	8006144 <HAL_TIMEx_ConfigBreakDeadTime>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 80013f4:	f7ff fd68 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80013f8:	4803      	ldr	r0, [pc, #12]	@ (8001408 <MX_TIM16_Init+0xec>)
 80013fa:	f000 f855 	bl	80014a8 <HAL_TIM_MspPostInit>

}
 80013fe:	bf00      	nop
 8001400:	3750      	adds	r7, #80	@ 0x50
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000230 	.word	0x20000230
 800140c:	40014400 	.word	0x40014400

08001410 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a1f      	ldr	r2, [pc, #124]	@ (800149c <HAL_TIM_Base_MspInit+0x8c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d10c      	bne.n	800143c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001422:	4b1f      	ldr	r3, [pc, #124]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001426:	4a1e      	ldr	r2, [pc, #120]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001428:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800142c:	6613      	str	r3, [r2, #96]	@ 0x60
 800142e:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800143a:	e02a      	b.n	8001492 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001444:	d114      	bne.n	8001470 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001446:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144a:	4a15      	ldr	r2, [pc, #84]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6593      	str	r3, [r2, #88]	@ 0x58
 8001452:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	201c      	movs	r0, #28
 8001464:	f001 ff86 	bl	8003374 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001468:	201c      	movs	r0, #28
 800146a:	f001 ff9d 	bl	80033a8 <HAL_NVIC_EnableIRQ>
}
 800146e:	e010      	b.n	8001492 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM16)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0b      	ldr	r2, [pc, #44]	@ (80014a4 <HAL_TIM_Base_MspInit+0x94>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d10b      	bne.n	8001492 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800147a:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 800147c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800147e:	4a08      	ldr	r2, [pc, #32]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001480:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001484:	6613      	str	r3, [r2, #96]	@ 0x60
 8001486:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <HAL_TIM_Base_MspInit+0x90>)
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
}
 8001492:	bf00      	nop
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40012c00 	.word	0x40012c00
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40014400 	.word	0x40014400

080014a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a23      	ldr	r2, [pc, #140]	@ (8001554 <HAL_TIM_MspPostInit+0xac>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d11e      	bne.n	8001508 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ca:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a22      	ldr	r2, [pc, #136]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWMR_Pin;
 80014e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80014f4:	2306      	movs	r3, #6
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWMR_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001502:	f002 f9d1 	bl	80038a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8001506:	e021      	b.n	800154c <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM16)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a13      	ldr	r2, [pc, #76]	@ (800155c <HAL_TIM_MspPostInit+0xb4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d11c      	bne.n	800154c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <HAL_TIM_MspPostInit+0xb0>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_L_Pin;
 800152a:	2340      	movs	r3, #64	@ 0x40
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800153a:	2301      	movs	r3, #1
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001548:	f002 f9ae 	bl	80038a8 <HAL_GPIO_Init>
}
 800154c:	bf00      	nop
 800154e:	3728      	adds	r7, #40	@ 0x28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40012c00 	.word	0x40012c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40014400 	.word	0x40014400

08001560 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001564:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001566:	4a23      	ldr	r2, [pc, #140]	@ (80015f4 <MX_USART1_UART_Init+0x94>)
 8001568:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800156a:	4b21      	ldr	r3, [pc, #132]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 800156c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001570:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001572:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800157e:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001584:	4b1a      	ldr	r3, [pc, #104]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001586:	220c      	movs	r2, #12
 8001588:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158a:	4b19      	ldr	r3, [pc, #100]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001596:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800159c:	4b14      	ldr	r3, [pc, #80]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 800159e:	2200      	movs	r2, #0
 80015a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015a8:	4811      	ldr	r0, [pc, #68]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 80015aa:	f004 fe9d 	bl	80062e8 <HAL_UART_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80015b4:	f7ff fc88 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015b8:	2100      	movs	r1, #0
 80015ba:	480d      	ldr	r0, [pc, #52]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 80015bc:	f005 fc08 	bl	8006dd0 <HAL_UARTEx_SetTxFifoThreshold>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015c6:	f7ff fc7f 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ca:	2100      	movs	r1, #0
 80015cc:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 80015ce:	f005 fc3d 	bl	8006e4c <HAL_UARTEx_SetRxFifoThreshold>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80015d8:	f7ff fc76 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80015dc:	4804      	ldr	r0, [pc, #16]	@ (80015f0 <MX_USART1_UART_Init+0x90>)
 80015de:	f005 fbbe 	bl	8006d5e <HAL_UARTEx_DisableFifoMode>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80015e8:	f7ff fc6e 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	2000027c 	.word	0x2000027c
 80015f4:	40013800 	.word	0x40013800

080015f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b09a      	sub	sp, #104	@ 0x68
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	2244      	movs	r2, #68	@ 0x44
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f005 fca3 	bl	8006f64 <memset>
  if(uartHandle->Instance==USART1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a49      	ldr	r2, [pc, #292]	@ (8001748 <HAL_UART_MspInit+0x150>)
 8001624:	4293      	cmp	r3, r2
 8001626:	f040 808b 	bne.w	8001740 <HAL_UART_MspInit+0x148>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800162a:	2301      	movs	r3, #1
 800162c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001632:	f107 0310 	add.w	r3, r7, #16
 8001636:	4618      	mov	r0, r3
 8001638:	f003 f914 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001642:	f7ff fc41 	bl	8000ec8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001646:	4b41      	ldr	r3, [pc, #260]	@ (800174c <HAL_UART_MspInit+0x154>)
 8001648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800164a:	4a40      	ldr	r2, [pc, #256]	@ (800174c <HAL_UART_MspInit+0x154>)
 800164c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001650:	6613      	str	r3, [r2, #96]	@ 0x60
 8001652:	4b3e      	ldr	r3, [pc, #248]	@ (800174c <HAL_UART_MspInit+0x154>)
 8001654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	4b3b      	ldr	r3, [pc, #236]	@ (800174c <HAL_UART_MspInit+0x154>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	4a3a      	ldr	r2, [pc, #232]	@ (800174c <HAL_UART_MspInit+0x154>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166a:	4b38      	ldr	r3, [pc, #224]	@ (800174c <HAL_UART_MspInit+0x154>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001676:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800167a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167c:	2302      	movs	r3, #2
 800167e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001688:	2307      	movs	r3, #7
 800168a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001690:	4619      	mov	r1, r3
 8001692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001696:	f002 f907 	bl	80038a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel4;
 800169a:	4b2d      	ldr	r3, [pc, #180]	@ (8001750 <HAL_UART_MspInit+0x158>)
 800169c:	4a2d      	ldr	r2, [pc, #180]	@ (8001754 <HAL_UART_MspInit+0x15c>)
 800169e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80016a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016a2:	2218      	movs	r2, #24
 80016a4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ac:	4b28      	ldr	r3, [pc, #160]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016b2:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016b4:	2280      	movs	r2, #128	@ 0x80
 80016b6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016b8:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016be:	4b24      	ldr	r3, [pc, #144]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80016c4:	4b22      	ldr	r3, [pc, #136]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016ca:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80016d0:	481f      	ldr	r0, [pc, #124]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016d2:	f001 fe77 	bl	80033c4 <HAL_DMA_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80016dc:	f7ff fbf4 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80016e8:	4a19      	ldr	r2, [pc, #100]	@ (8001750 <HAL_UART_MspInit+0x158>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
 80016ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001758 <HAL_UART_MspInit+0x160>)
 80016f0:	4a1a      	ldr	r2, [pc, #104]	@ (800175c <HAL_UART_MspInit+0x164>)
 80016f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80016f4:	4b18      	ldr	r3, [pc, #96]	@ (8001758 <HAL_UART_MspInit+0x160>)
 80016f6:	2219      	movs	r2, #25
 80016f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016fa:	4b17      	ldr	r3, [pc, #92]	@ (8001758 <HAL_UART_MspInit+0x160>)
 80016fc:	2210      	movs	r2, #16
 80016fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001700:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001706:	4b14      	ldr	r3, [pc, #80]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001708:	2280      	movs	r2, #128	@ 0x80
 800170a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800170c:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_UART_MspInit+0x160>)
 800170e:	2200      	movs	r2, #0
 8001710:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001712:	4b11      	ldr	r3, [pc, #68]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001718:	4b0f      	ldr	r3, [pc, #60]	@ (8001758 <HAL_UART_MspInit+0x160>)
 800171a:	2200      	movs	r2, #0
 800171c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800171e:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001720:	2200      	movs	r2, #0
 8001722:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001724:	480c      	ldr	r0, [pc, #48]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001726:	f001 fe4d 	bl	80033c4 <HAL_DMA_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001730:	f7ff fbca 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a08      	ldr	r2, [pc, #32]	@ (8001758 <HAL_UART_MspInit+0x160>)
 8001738:	67da      	str	r2, [r3, #124]	@ 0x7c
 800173a:	4a07      	ldr	r2, [pc, #28]	@ (8001758 <HAL_UART_MspInit+0x160>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001740:	bf00      	nop
 8001742:	3768      	adds	r7, #104	@ 0x68
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40013800 	.word	0x40013800
 800174c:	40021000 	.word	0x40021000
 8001750:	20000310 	.word	0x20000310
 8001754:	40020044 	.word	0x40020044
 8001758:	20000370 	.word	0x20000370
 800175c:	40020058 	.word	0x40020058

08001760 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001760:	480d      	ldr	r0, [pc, #52]	@ (8001798 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001762:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001764:	f7ff fcca 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001768:	480c      	ldr	r0, [pc, #48]	@ (800179c <LoopForever+0x6>)
  ldr r1, =_edata
 800176a:	490d      	ldr	r1, [pc, #52]	@ (80017a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <LoopForever+0xe>)
  movs r3, #0
 800176e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001770:	e002      	b.n	8001778 <LoopCopyDataInit>

08001772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001776:	3304      	adds	r3, #4

08001778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800177c:	d3f9      	bcc.n	8001772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177e:	4a0a      	ldr	r2, [pc, #40]	@ (80017a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001780:	4c0a      	ldr	r4, [pc, #40]	@ (80017ac <LoopForever+0x16>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001784:	e001      	b.n	800178a <LoopFillZerobss>

08001786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001788:	3204      	adds	r2, #4

0800178a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800178c:	d3fb      	bcc.n	8001786 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800178e:	f005 fbf1 	bl	8006f74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001792:	f7ff f8d3 	bl	800093c <main>

08001796 <LoopForever>:

LoopForever:
    b LoopForever
 8001796:	e7fe      	b.n	8001796 <LoopForever>
  ldr   r0, =_estack
 8001798:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800179c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a0:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80017a4:	08007024 	.word	0x08007024
  ldr r2, =_sbss
 80017a8:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 80017ac:	20000468 	.word	0x20000468

080017b0 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017b0:	e7fe      	b.n	80017b0 <COMP1_2_3_IRQHandler>
	...

080017b4 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <BSP_LED_Init+0x64>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	4a15      	ldr	r2, [pc, #84]	@ (8001818 <BSP_LED_Init+0x64>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ca:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <BSP_LED_Init+0x64>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 80017d6:	2320      	movs	r3, #32
 80017d8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80017da:	2301      	movs	r3, #1
 80017dc:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e2:	2303      	movs	r3, #3
 80017e4:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	4a0c      	ldr	r2, [pc, #48]	@ (800181c <BSP_LED_Init+0x68>)
 80017ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ee:	f107 020c 	add.w	r2, r7, #12
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f002 f857 	bl	80038a8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <BSP_LED_Init+0x68>)
 80017fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001802:	2120      	movs	r1, #32
 8001804:	2200      	movs	r2, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f002 f9e8 	bl	8003bdc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3720      	adds	r7, #32
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000
 800181c:	2000001c 	.word	0x2000001c

08001820 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	6039      	str	r1, [r7, #0]
 800182a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d903      	bls.n	800183e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001836:	f06f 0301 	mvn.w	r3, #1
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	e018      	b.n	8001870 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2294      	movs	r2, #148	@ 0x94
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	4a0d      	ldr	r2, [pc, #52]	@ (800187c <BSP_COM_Init+0x5c>)
 8001848:	4413      	add	r3, r2
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f84a 	bl	80018e4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2294      	movs	r2, #148	@ 0x94
 8001854:	fb02 f303 	mul.w	r3, r2, r3
 8001858:	4a08      	ldr	r2, [pc, #32]	@ (800187c <BSP_COM_Init+0x5c>)
 800185a:	4413      	add	r3, r2
 800185c:	6839      	ldr	r1, [r7, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f80e 	bl	8001880 <MX_LPUART1_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800186a:	f06f 0303 	mvn.w	r3, #3
 800186e:	e000      	b.n	8001872 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001870:	68fb      	ldr	r3, [r7, #12]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200003d0 	.word	0x200003d0

08001880 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <MX_LPUART1_Init+0x60>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	220c      	movs	r2, #12
 800189e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	895b      	ldrh	r3, [r3, #10]
 80018a4:	461a      	mov	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	891b      	ldrh	r3, [r3, #8]
 80018b6:	461a      	mov	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	899b      	ldrh	r3, [r3, #12]
 80018c0:	461a      	mov	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018cc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f004 fd0a 	bl	80062e8 <HAL_UART_Init>
 80018d4:	4603      	mov	r3, r0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000020 	.word	0x20000020

080018e4 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	@ 0x28
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80018ec:	4b22      	ldr	r3, [pc, #136]	@ (8001978 <COM1_MspInit+0x94>)
 80018ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f0:	4a21      	ldr	r2, [pc, #132]	@ (8001978 <COM1_MspInit+0x94>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <COM1_MspInit+0x94>)
 80018fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001904:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <COM1_MspInit+0x94>)
 8001906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001908:	4a1b      	ldr	r2, [pc, #108]	@ (8001978 <COM1_MspInit+0x94>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <COM1_MspInit+0x94>)
 8001912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800191c:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <COM1_MspInit+0x94>)
 800191e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001920:	4a15      	ldr	r2, [pc, #84]	@ (8001978 <COM1_MspInit+0x94>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <COM1_MspInit+0x94>)
 800192a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001934:	2304      	movs	r3, #4
 8001936:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800193c:	2302      	movs	r3, #2
 800193e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001944:	230c      	movs	r3, #12
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	4619      	mov	r1, r3
 800194e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001952:	f001 ffa9 	bl	80038a8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001956:	2308      	movs	r3, #8
 8001958:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800195e:	230c      	movs	r3, #12
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800196c:	f001 ff9c 	bl	80038a8 <HAL_GPIO_Init>
}
 8001970:	bf00      	nop
 8001972:	3728      	adds	r7, #40	@ 0x28
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000

0800197c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001982:	2300      	movs	r3, #0
 8001984:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001986:	2003      	movs	r0, #3
 8001988:	f001 fce9 	bl	800335e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800198c:	200f      	movs	r0, #15
 800198e:	f7ff fac5 	bl	8000f1c <HAL_InitTick>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d002      	beq.n	800199e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	e001      	b.n	80019a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800199e:	f7ff fa99 	bl	8000ed4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019a2:	79fb      	ldrb	r3, [r7, #7]

}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <HAL_IncTick+0x1c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b05      	ldr	r3, [pc, #20]	@ (80019cc <HAL_IncTick+0x20>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4413      	add	r3, r2
 80019ba:	4a03      	ldr	r2, [pc, #12]	@ (80019c8 <HAL_IncTick+0x1c>)
 80019bc:	6013      	str	r3, [r2, #0]
}
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	20000464 	.word	0x20000464
 80019cc:	20000028 	.word	0x20000028

080019d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return uwTick;
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <HAL_GetTick+0x14>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000464 	.word	0x20000464

080019e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f0:	f7ff ffee 	bl	80019d0 <HAL_GetTick>
 80019f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a00:	d004      	beq.n	8001a0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <HAL_Delay+0x40>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	4413      	add	r3, r2
 8001a0a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a0c:	bf00      	nop
 8001a0e:	f7ff ffdf 	bl	80019d0 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d8f7      	bhi.n	8001a0e <HAL_Delay+0x26>
  {
  }
}
 8001a1e:	bf00      	nop
 8001a20:	bf00      	nop
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000028 	.word	0x20000028

08001a2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	609a      	str	r2, [r3, #8]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	431a      	orrs	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
 8001aa0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	3360      	adds	r3, #96	@ 0x60
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b08      	ldr	r3, [pc, #32]	@ (8001ad8 <LL_ADC_SetOffset+0x44>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001acc:	bf00      	nop
 8001ace:	371c      	adds	r7, #28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	03fff000 	.word	0x03fff000

08001adc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3360      	adds	r3, #96	@ 0x60
 8001aea:	461a      	mov	r2, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b087      	sub	sp, #28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	3360      	adds	r3, #96	@ 0x60
 8001b18:	461a      	mov	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b32:	bf00      	nop
 8001b34:	371c      	adds	r7, #28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b087      	sub	sp, #28
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	60f8      	str	r0, [r7, #12]
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	3360      	adds	r3, #96	@ 0x60
 8001b4e:	461a      	mov	r2, r3
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	431a      	orrs	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001b68:	bf00      	nop
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b087      	sub	sp, #28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	3360      	adds	r3, #96	@ 0x60
 8001b84:	461a      	mov	r2, r3
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001b9e:	bf00      	nop
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	695b      	ldr	r3, [r3, #20]
 8001bb8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	615a      	str	r2, [r3, #20]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001be4:	2301      	movs	r3, #1
 8001be6:	e000      	b.n	8001bea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b087      	sub	sp, #28
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	60f8      	str	r0, [r7, #12]
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3330      	adds	r3, #48	@ 0x30
 8001c06:	461a      	mov	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	0a1b      	lsrs	r3, r3, #8
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	f003 030c 	and.w	r3, r3, #12
 8001c12:	4413      	add	r3, r2
 8001c14:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
 8001c20:	211f      	movs	r1, #31
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	43db      	mvns	r3, r3
 8001c28:	401a      	ands	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	0e9b      	lsrs	r3, r3, #26
 8001c2e:	f003 011f 	and.w	r1, r3, #31
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f003 031f 	and.w	r3, r3, #31
 8001c38:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c42:	bf00      	nop
 8001c44:	371c      	adds	r7, #28
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001c62:	2301      	movs	r3, #1
 8001c64:	e000      	b.n	8001c68 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b087      	sub	sp, #28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	3314      	adds	r3, #20
 8001c84:	461a      	mov	r2, r3
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	0e5b      	lsrs	r3, r3, #25
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	4413      	add	r3, r2
 8001c92:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	0d1b      	lsrs	r3, r3, #20
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	2107      	movs	r1, #7
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	43db      	mvns	r3, r3
 8001ca8:	401a      	ands	r2, r3
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	0d1b      	lsrs	r3, r3, #20
 8001cae:	f003 031f 	and.w	r3, r3, #31
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cbe:	bf00      	nop
 8001cc0:	371c      	adds	r7, #28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f003 0318 	and.w	r3, r3, #24
 8001cee:	4908      	ldr	r1, [pc, #32]	@ (8001d10 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001cf0:	40d9      	lsrs	r1, r3
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	400b      	ands	r3, r1
 8001cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d02:	bf00      	nop
 8001d04:	3714      	adds	r7, #20
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	0007ffff 	.word	0x0007ffff

08001d14 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 031f 	and.w	r3, r3, #31
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6093      	str	r3, [r2, #8]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d84:	d101      	bne.n	8001d8a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001da8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001dd4:	d101      	bne.n	8001dda <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001df8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dfc:	f043 0201 	orr.w	r2, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <LL_ADC_IsEnabled+0x18>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <LL_ADC_IsEnabled+0x1a>
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e46:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e4a:	f043 0204 	orr.w	r2, r3, #4
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d101      	bne.n	8001e76 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e72:	2301      	movs	r3, #1
 8001e74:	e000      	b.n	8001e78 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b08      	cmp	r3, #8
 8001e96:	d101      	bne.n	8001e9c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e167      	b.n	8002196 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d109      	bne.n	8001ee8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7fe fbcb 	bl	8000670 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff3f 	bl	8001d70 <LL_ADC_IsDeepPowerDownEnabled>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ff25 	bl	8001d4c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff ff5a 	bl	8001dc0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d115      	bne.n	8001f3e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff ff3e 	bl	8001d98 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80021a0 <HAL_ADC_Init+0x2f4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	099b      	lsrs	r3, r3, #6
 8001f22:	4aa0      	ldr	r2, [pc, #640]	@ (80021a4 <HAL_ADC_Init+0x2f8>)
 8001f24:	fba2 2303 	umull	r2, r3, r2, r3
 8001f28:	099b      	lsrs	r3, r3, #6
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f30:	e002      	b.n	8001f38 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f9      	bne.n	8001f32 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff3c 	bl	8001dc0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10d      	bne.n	8001f6a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f52:	f043 0210 	orr.w	r2, r3, #16
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5e:	f043 0201 	orr.w	r2, r3, #1
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ff75 	bl	8001e5e <LL_ADC_REG_IsConversionOngoing>
 8001f74:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f040 8100 	bne.w	8002184 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f040 80fc 	bne.w	8002184 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f90:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f94:	f043 0202 	orr.w	r2, r3, #2
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff ff35 	bl	8001e10 <LL_ADC_IsEnabled>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d111      	bne.n	8001fd0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001fb0:	f7ff ff2e 	bl	8001e10 <LL_ADC_IsEnabled>
 8001fb4:	4604      	mov	r4, r0
 8001fb6:	487c      	ldr	r0, [pc, #496]	@ (80021a8 <HAL_ADC_Init+0x2fc>)
 8001fb8:	f7ff ff2a 	bl	8001e10 <LL_ADC_IsEnabled>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	4323      	orrs	r3, r4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d105      	bne.n	8001fd0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4878      	ldr	r0, [pc, #480]	@ (80021ac <HAL_ADC_Init+0x300>)
 8001fcc:	f7ff fd2e 	bl	8001a2c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	7f5b      	ldrb	r3, [r3, #29]
 8001fd4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fda:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001fe0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001fe6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d106      	bne.n	800200c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002002:	3b01      	subs	r3, #1
 8002004:	045b      	lsls	r3, r3, #17
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002010:	2b00      	cmp	r3, #0
 8002012:	d009      	beq.n	8002028 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002018:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002020:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4313      	orrs	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	4b60      	ldr	r3, [pc, #384]	@ (80021b0 <HAL_ADC_Init+0x304>)
 8002030:	4013      	ands	r3, r2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	69b9      	ldr	r1, [r7, #24]
 8002038:	430b      	orrs	r3, r1
 800203a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	430a      	orrs	r2, r1
 8002050:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ff14 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 800205c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d16d      	bne.n	8002140 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d16a      	bne.n	8002140 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800206e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002076:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002078:	4313      	orrs	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002086:	f023 0302 	bic.w	r3, r3, #2
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	69b9      	ldr	r1, [r7, #24]
 8002090:	430b      	orrs	r3, r1
 8002092:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d017      	beq.n	80020cc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	691a      	ldr	r2, [r3, #16]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020b4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6911      	ldr	r1, [r2, #16]
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6812      	ldr	r2, [r2, #0]
 80020c4:	430b      	orrs	r3, r1
 80020c6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80020ca:	e013      	b.n	80020f4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691a      	ldr	r2, [r3, #16]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80020da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020f0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d118      	bne.n	8002130 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002108:	f023 0304 	bic.w	r3, r3, #4
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002114:	4311      	orrs	r1, r2
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800211a:	4311      	orrs	r1, r2
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002120:	430a      	orrs	r2, r1
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f042 0201 	orr.w	r2, r2, #1
 800212c:	611a      	str	r2, [r3, #16]
 800212e:	e007      	b.n	8002140 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d10c      	bne.n	8002162 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	f023 010f 	bic.w	r1, r3, #15
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	1e5a      	subs	r2, r3, #1
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002160:	e007      	b.n	8002172 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 020f 	bic.w	r2, r2, #15
 8002170:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002176:	f023 0303 	bic.w	r3, r3, #3
 800217a:	f043 0201 	orr.w	r2, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002182:	e007      	b.n	8002194 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002188:	f043 0210 	orr.w	r2, r3, #16
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002194:	7ffb      	ldrb	r3, [r7, #31]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3724      	adds	r7, #36	@ 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd90      	pop	{r4, r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000018 	.word	0x20000018
 80021a4:	053e2d63 	.word	0x053e2d63
 80021a8:	50000100 	.word	0x50000100
 80021ac:	50000300 	.word	0x50000300
 80021b0:	fff04007 	.word	0xfff04007

080021b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021c0:	4851      	ldr	r0, [pc, #324]	@ (8002308 <HAL_ADC_Start_DMA+0x154>)
 80021c2:	f7ff fda7 	bl	8001d14 <LL_ADC_GetMultimode>
 80021c6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff fe46 	bl	8001e5e <LL_ADC_REG_IsConversionOngoing>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f040 808f 	bne.w	80022f8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <HAL_ADC_Start_DMA+0x34>
 80021e4:	2302      	movs	r3, #2
 80021e6:	e08a      	b.n	80022fe <HAL_ADC_Start_DMA+0x14a>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d005      	beq.n	8002202 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d002      	beq.n	8002202 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	2b09      	cmp	r3, #9
 8002200:	d173      	bne.n	80022ea <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 feb2 	bl	8002f6c <ADC_Enable>
 8002208:	4603      	mov	r3, r0
 800220a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800220c:	7dfb      	ldrb	r3, [r7, #23]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d166      	bne.n	80022e0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002216:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800221a:	f023 0301 	bic.w	r3, r3, #1
 800221e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a38      	ldr	r2, [pc, #224]	@ (800230c <HAL_ADC_Start_DMA+0x158>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d002      	beq.n	8002236 <HAL_ADC_Start_DMA+0x82>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	e001      	b.n	800223a <HAL_ADC_Start_DMA+0x86>
 8002236:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	4293      	cmp	r3, r2
 8002240:	d002      	beq.n	8002248 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d006      	beq.n	800226e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002264:	f023 0206 	bic.w	r2, r3, #6
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	661a      	str	r2, [r3, #96]	@ 0x60
 800226c:	e002      	b.n	8002274 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2200      	movs	r2, #0
 8002272:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002278:	4a25      	ldr	r2, [pc, #148]	@ (8002310 <HAL_ADC_Start_DMA+0x15c>)
 800227a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002280:	4a24      	ldr	r2, [pc, #144]	@ (8002314 <HAL_ADC_Start_DMA+0x160>)
 8002282:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002288:	4a23      	ldr	r2, [pc, #140]	@ (8002318 <HAL_ADC_Start_DMA+0x164>)
 800228a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	221c      	movs	r2, #28
 8002292:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0210 	orr.w	r2, r2, #16
 80022aa:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68da      	ldr	r2, [r3, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f042 0201 	orr.w	r2, r2, #1
 80022ba:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3340      	adds	r3, #64	@ 0x40
 80022c6:	4619      	mov	r1, r3
 80022c8:	68ba      	ldr	r2, [r7, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f001 f922 	bl	8003514 <HAL_DMA_Start_IT>
 80022d0:	4603      	mov	r3, r0
 80022d2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fdac 	bl	8001e36 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80022de:	e00d      	b.n	80022fc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80022e8:	e008      	b.n	80022fc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80022f6:	e001      	b.n	80022fc <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022f8:	2302      	movs	r3, #2
 80022fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80022fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3718      	adds	r7, #24
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	50000300 	.word	0x50000300
 800230c:	50000100 	.word	0x50000100
 8002310:	08003079 	.word	0x08003079
 8002314:	08003151 	.word	0x08003151
 8002318:	0800316d 	.word	0x0800316d

0800231c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	@ 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002324:	2300      	movs	r3, #0
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002338:	4883      	ldr	r0, [pc, #524]	@ (8002548 <HAL_ADC_IRQHandler+0x22c>)
 800233a:	f7ff fceb 	bl	8001d14 <LL_ADC_GetMultimode>
 800233e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d017      	beq.n	800237a <HAL_ADC_IRQHandler+0x5e>
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d012      	beq.n	800237a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	d105      	bne.n	800236c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002364:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f000 ff3f 	bl	80031f0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2202      	movs	r2, #2
 8002378:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d004      	beq.n	800238e <HAL_ADC_IRQHandler+0x72>
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10a      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 8085 	beq.w	80024a4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	f003 0308 	and.w	r3, r3, #8
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d07f      	beq.n	80024a4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fc05 	bl	8001bd0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d064      	beq.n	8002496 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a5e      	ldr	r2, [pc, #376]	@ (800254c <HAL_ADC_IRQHandler+0x230>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d002      	beq.n	80023dc <HAL_ADC_IRQHandler+0xc0>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	e001      	b.n	80023e0 <HAL_ADC_IRQHandler+0xc4>
 80023dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6812      	ldr	r2, [r2, #0]
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d008      	beq.n	80023fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	2b05      	cmp	r3, #5
 80023f2:	d002      	beq.n	80023fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b09      	cmp	r3, #9
 80023f8:	d104      	bne.n	8002404 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	623b      	str	r3, [r7, #32]
 8002402:	e00d      	b.n	8002420 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a50      	ldr	r2, [pc, #320]	@ (800254c <HAL_ADC_IRQHandler+0x230>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d002      	beq.n	8002414 <HAL_ADC_IRQHandler+0xf8>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	e001      	b.n	8002418 <HAL_ADC_IRQHandler+0xfc>
 8002414:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002418:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002420:	6a3b      	ldr	r3, [r7, #32]
 8002422:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d135      	bne.n	8002496 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b08      	cmp	r3, #8
 8002436:	d12e      	bne.n	8002496 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fd0e 	bl	8001e5e <LL_ADC_REG_IsConversionOngoing>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d11a      	bne.n	800247e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 020c 	bic.w	r2, r2, #12
 8002456:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002468:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d112      	bne.n	8002496 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002474:	f043 0201 	orr.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800247c:	e00b      	b.n	8002496 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002482:	f043 0210 	orr.w	r2, r3, #16
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800248e:	f043 0201 	orr.w	r2, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7fe fcfa 	bl	8000e90 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	220c      	movs	r2, #12
 80024a2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	f003 0320 	and.w	r3, r3, #32
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d004      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x19c>
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10b      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 809e 	beq.w	8002600 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f000 8098 	beq.w	8002600 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d105      	bne.n	80024e8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fbae 	bl	8001c4e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80024f2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fb69 	bl	8001bd0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024fe:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a11      	ldr	r2, [pc, #68]	@ (800254c <HAL_ADC_IRQHandler+0x230>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d002      	beq.n	8002510 <HAL_ADC_IRQHandler+0x1f4>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	e001      	b.n	8002514 <HAL_ADC_IRQHandler+0x1f8>
 8002510:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	4293      	cmp	r3, r2
 800251a:	d008      	beq.n	800252e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2b06      	cmp	r3, #6
 8002526:	d002      	beq.n	800252e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	2b07      	cmp	r3, #7
 800252c:	d104      	bne.n	8002538 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	623b      	str	r3, [r7, #32]
 8002536:	e011      	b.n	800255c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a03      	ldr	r2, [pc, #12]	@ (800254c <HAL_ADC_IRQHandler+0x230>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d006      	beq.n	8002550 <HAL_ADC_IRQHandler+0x234>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	e005      	b.n	8002554 <HAL_ADC_IRQHandler+0x238>
 8002548:	50000300 	.word	0x50000300
 800254c:	50000100 	.word	0x50000100
 8002550:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002554:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d047      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d007      	beq.n	800257c <HAL_ADC_IRQHandler+0x260>
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d03f      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002578:	2b00      	cmp	r3, #0
 800257a:	d13a      	bne.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002586:	2b40      	cmp	r3, #64	@ 0x40
 8002588:	d133      	bne.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800258a:	6a3b      	ldr	r3, [r7, #32]
 800258c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d12e      	bne.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fc73 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d11a      	bne.n	80025da <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80025b2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d112      	bne.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d0:	f043 0201 	orr.w	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025d8:	e00b      	b.n	80025f2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025de:	f043 0210 	orr.w	r2, r3, #16
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 fdd4 	bl	80031a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2260      	movs	r2, #96	@ 0x60
 80025fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002606:	2b00      	cmp	r3, #0
 8002608:	d011      	beq.n	800262e <HAL_ADC_IRQHandler+0x312>
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00c      	beq.n	800262e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002618:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f89f 	bl	8002764 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2280      	movs	r2, #128	@ 0x80
 800262c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002634:	2b00      	cmp	r3, #0
 8002636:	d012      	beq.n	800265e <HAL_ADC_IRQHandler+0x342>
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00d      	beq.n	800265e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002646:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fdba 	bl	80031c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002664:	2b00      	cmp	r3, #0
 8002666:	d012      	beq.n	800268e <HAL_ADC_IRQHandler+0x372>
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00d      	beq.n	800268e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002676:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fdac 	bl	80031dc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800268c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b00      	cmp	r3, #0
 8002696:	d036      	beq.n	8002706 <HAL_ADC_IRQHandler+0x3ea>
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d031      	beq.n	8002706 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d102      	bne.n	80026b0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80026aa:	2301      	movs	r3, #1
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ae:	e014      	b.n	80026da <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d008      	beq.n	80026c8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80026b6:	4825      	ldr	r0, [pc, #148]	@ (800274c <HAL_ADC_IRQHandler+0x430>)
 80026b8:	f7ff fb3a 	bl	8001d30 <LL_ADC_GetMultiDMATransfer>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00b      	beq.n	80026da <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80026c2:	2301      	movs	r3, #1
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026c6:	e008      	b.n	80026da <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80026d6:	2301      	movs	r3, #1
 80026d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d10e      	bne.n	80026fe <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026f0:	f043 0202 	orr.w	r2, r3, #2
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 f83d 	bl	8002778 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2210      	movs	r2, #16
 8002704:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800270c:	2b00      	cmp	r3, #0
 800270e:	d018      	beq.n	8002742 <HAL_ADC_IRQHandler+0x426>
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002716:	2b00      	cmp	r3, #0
 8002718:	d013      	beq.n	8002742 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272a:	f043 0208 	orr.w	r2, r3, #8
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800273a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 fd39 	bl	80031b4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	@ 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	50000300 	.word	0x50000300

08002750 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b0b6      	sub	sp, #216	@ 0xd8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x22>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e3c8      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x7b4>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fb4f 	bl	8001e5e <LL_ADC_REG_IsConversionOngoing>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 83ad 	bne.w	8002f22 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	6859      	ldr	r1, [r3, #4]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	f7ff fa0e 	bl	8001bf6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fb3d 	bl	8001e5e <LL_ADC_REG_IsConversionOngoing>
 80027e4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fb49 	bl	8001e84 <LL_ADC_INJ_IsConversionOngoing>
 80027f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f040 81d9 	bne.w	8002bb2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002800:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002804:	2b00      	cmp	r3, #0
 8002806:	f040 81d4 	bne.w	8002bb2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002812:	d10f      	bne.n	8002834 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6818      	ldr	r0, [r3, #0]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2200      	movs	r2, #0
 800281e:	4619      	mov	r1, r3
 8002820:	f7ff fa28 	bl	8001c74 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff f9bc 	bl	8001baa <LL_ADC_SetSamplingTimeCommonConfig>
 8002832:	e00e      	b.n	8002852 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6818      	ldr	r0, [r3, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	6819      	ldr	r1, [r3, #0]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	461a      	mov	r2, r3
 8002842:	f7ff fa17 	bl	8001c74 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff f9ac 	bl	8001baa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	08db      	lsrs	r3, r3, #3
 800285e:	f003 0303 	and.w	r3, r3, #3
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	2b04      	cmp	r3, #4
 8002872:	d022      	beq.n	80028ba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	6919      	ldr	r1, [r3, #16]
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002884:	f7ff f906 	bl	8001a94 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6818      	ldr	r0, [r3, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	6919      	ldr	r1, [r3, #16]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	461a      	mov	r2, r3
 8002896:	f7ff f952 	bl	8001b3e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d102      	bne.n	80028b0 <HAL_ADC_ConfigChannel+0x124>
 80028aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ae:	e000      	b.n	80028b2 <HAL_ADC_ConfigChannel+0x126>
 80028b0:	2300      	movs	r3, #0
 80028b2:	461a      	mov	r2, r3
 80028b4:	f7ff f95e 	bl	8001b74 <LL_ADC_SetOffsetSaturation>
 80028b8:	e17b      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff f90b 	bl	8001adc <LL_ADC_GetOffsetChannel>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10a      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x15a>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f900 	bl	8001adc <LL_ADC_GetOffsetChannel>
 80028dc:	4603      	mov	r3, r0
 80028de:	0e9b      	lsrs	r3, r3, #26
 80028e0:	f003 021f 	and.w	r2, r3, #31
 80028e4:	e01e      	b.n	8002924 <HAL_ADC_ConfigChannel+0x198>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2100      	movs	r1, #0
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff f8f5 	bl	8001adc <LL_ADC_GetOffsetChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002904:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002908:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800290c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002914:	2320      	movs	r3, #32
 8002916:	e004      	b.n	8002922 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002918:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800291c:	fab3 f383 	clz	r3, r3
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292c:	2b00      	cmp	r3, #0
 800292e:	d105      	bne.n	800293c <HAL_ADC_ConfigChannel+0x1b0>
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	0e9b      	lsrs	r3, r3, #26
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	e018      	b.n	800296e <HAL_ADC_ConfigChannel+0x1e2>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002948:	fa93 f3a3 	rbit	r3, r3
 800294c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002950:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002954:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002958:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002960:	2320      	movs	r3, #32
 8002962:	e004      	b.n	800296e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002964:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002968:	fab3 f383 	clz	r3, r3
 800296c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800296e:	429a      	cmp	r2, r3
 8002970:	d106      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff f8c4 	bl	8001b08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2101      	movs	r1, #1
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff f8a8 	bl	8001adc <LL_ADC_GetOffsetChannel>
 800298c:	4603      	mov	r3, r0
 800298e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10a      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x220>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2101      	movs	r1, #1
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff f89d 	bl	8001adc <LL_ADC_GetOffsetChannel>
 80029a2:	4603      	mov	r3, r0
 80029a4:	0e9b      	lsrs	r3, r3, #26
 80029a6:	f003 021f 	and.w	r2, r3, #31
 80029aa:	e01e      	b.n	80029ea <HAL_ADC_ConfigChannel+0x25e>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2101      	movs	r1, #1
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff f892 	bl	8001adc <LL_ADC_GetOffsetChannel>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029c2:	fa93 f3a3 	rbit	r3, r3
 80029c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80029ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80029d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80029da:	2320      	movs	r3, #32
 80029dc:	e004      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80029de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d105      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x276>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	0e9b      	lsrs	r3, r3, #26
 80029fc:	f003 031f 	and.w	r3, r3, #31
 8002a00:	e018      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x2a8>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a0e:	fa93 f3a3 	rbit	r3, r3
 8002a12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002a16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002a1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002a26:	2320      	movs	r3, #32
 8002a28:	e004      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002a2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a2e:	fab3 f383 	clz	r3, r3
 8002a32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d106      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2101      	movs	r1, #1
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff f861 	bl	8001b08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff f845 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10a      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x2e6>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2102      	movs	r1, #2
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff f83a 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	0e9b      	lsrs	r3, r3, #26
 8002a6c:	f003 021f 	and.w	r2, r3, #31
 8002a70:	e01e      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x324>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2102      	movs	r1, #2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff f82f 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a88:	fa93 f3a3 	rbit	r3, r3
 8002a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002a90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002a98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002aa0:	2320      	movs	r3, #32
 8002aa2:	e004      	b.n	8002aae <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002aa4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002aa8:	fab3 f383 	clz	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x33c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	0e9b      	lsrs	r3, r3, #26
 8002ac2:	f003 031f 	and.w	r3, r3, #31
 8002ac6:	e016      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x36a>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002ada:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002adc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002ae0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002ae8:	2320      	movs	r3, #32
 8002aea:	e004      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002aec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002af0:	fab3 f383 	clz	r3, r3
 8002af4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d106      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2200      	movs	r2, #0
 8002b00:	2102      	movs	r1, #2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff f800 	bl	8001b08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2103      	movs	r1, #3
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe ffe4 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10a      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x3a8>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2103      	movs	r1, #3
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fe ffd9 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	0e9b      	lsrs	r3, r3, #26
 8002b2e:	f003 021f 	and.w	r2, r3, #31
 8002b32:	e017      	b.n	8002b64 <HAL_ADC_ConfigChannel+0x3d8>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2103      	movs	r1, #3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe ffce 	bl	8001adc <LL_ADC_GetOffsetChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b46:	fa93 f3a3 	rbit	r3, r3
 8002b4a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002b50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002b56:	2320      	movs	r3, #32
 8002b58:	e003      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002b5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b5c:	fab3 f383 	clz	r3, r3
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d105      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x3f0>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	0e9b      	lsrs	r3, r3, #26
 8002b76:	f003 031f 	and.w	r3, r3, #31
 8002b7a:	e011      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x414>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002b8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002b94:	2320      	movs	r3, #32
 8002b96:	e003      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d106      	bne.n	8002bb2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2103      	movs	r1, #3
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe ffab 	bl	8001b08 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff f92a 	bl	8001e10 <LL_ADC_IsEnabled>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f040 8140 	bne.w	8002e44 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	6819      	ldr	r1, [r3, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	f7ff f87b 	bl	8001ccc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	4a8f      	ldr	r2, [pc, #572]	@ (8002e18 <HAL_ADC_ConfigChannel+0x68c>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	f040 8131 	bne.w	8002e44 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10b      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x47e>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	0e9b      	lsrs	r3, r3, #26
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f003 031f 	and.w	r3, r3, #31
 8002bfe:	2b09      	cmp	r3, #9
 8002c00:	bf94      	ite	ls
 8002c02:	2301      	movls	r3, #1
 8002c04:	2300      	movhi	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	e019      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x4b2>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c12:	fa93 f3a3 	rbit	r3, r3
 8002c16:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002c18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c1a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002c1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002c22:	2320      	movs	r3, #32
 8002c24:	e003      	b.n	8002c2e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002c26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c28:	fab3 f383 	clz	r3, r3
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	f003 031f 	and.w	r3, r3, #31
 8002c34:	2b09      	cmp	r3, #9
 8002c36:	bf94      	ite	ls
 8002c38:	2301      	movls	r3, #1
 8002c3a:	2300      	movhi	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d079      	beq.n	8002d36 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d107      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x4d2>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	0e9b      	lsrs	r3, r3, #26
 8002c54:	3301      	adds	r3, #1
 8002c56:	069b      	lsls	r3, r3, #26
 8002c58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c5c:	e015      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x4fe>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c66:	fa93 f3a3 	rbit	r3, r3
 8002c6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c6e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002c76:	2320      	movs	r3, #32
 8002c78:	e003      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002c7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c7c:	fab3 f383 	clz	r3, r3
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	069b      	lsls	r3, r3, #26
 8002c86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d109      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x51e>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0e9b      	lsrs	r3, r3, #26
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	f003 031f 	and.w	r3, r3, #31
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca8:	e017      	b.n	8002cda <HAL_ADC_ConfigChannel+0x54e>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cb2:	fa93 f3a3 	rbit	r3, r3
 8002cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002cc2:	2320      	movs	r3, #32
 8002cc4:	e003      	b.n	8002cce <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002cc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cc8:	fab3 f383 	clz	r3, r3
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	3301      	adds	r3, #1
 8002cd0:	f003 031f 	and.w	r3, r3, #31
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cda:	ea42 0103 	orr.w	r1, r2, r3
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10a      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x574>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	0e9b      	lsrs	r3, r3, #26
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	f003 021f 	and.w	r2, r3, #31
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	051b      	lsls	r3, r3, #20
 8002cfe:	e018      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x5a6>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d08:	fa93 f3a3 	rbit	r3, r3
 8002d0c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002d18:	2320      	movs	r3, #32
 8002d1a:	e003      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	3301      	adds	r3, #1
 8002d26:	f003 021f 	and.w	r2, r3, #31
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d32:	430b      	orrs	r3, r1
 8002d34:	e081      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d107      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x5c6>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	0e9b      	lsrs	r3, r3, #26
 8002d48:	3301      	adds	r3, #1
 8002d4a:	069b      	lsls	r3, r3, #26
 8002d4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d50:	e015      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x5f2>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5a:	fa93 f3a3 	rbit	r3, r3
 8002d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002d6a:	2320      	movs	r3, #32
 8002d6c:	e003      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d70:	fab3 f383 	clz	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	3301      	adds	r3, #1
 8002d78:	069b      	lsls	r3, r3, #26
 8002d7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d109      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x612>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	0e9b      	lsrs	r3, r3, #26
 8002d90:	3301      	adds	r3, #1
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	2101      	movs	r1, #1
 8002d98:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9c:	e017      	b.n	8002dce <HAL_ADC_ConfigChannel+0x642>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	fa93 f3a3 	rbit	r3, r3
 8002daa:	61fb      	str	r3, [r7, #28]
  return result;
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002db6:	2320      	movs	r3, #32
 8002db8:	e003      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbc:	fab3 f383 	clz	r3, r3
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	f003 031f 	and.w	r3, r3, #31
 8002dc8:	2101      	movs	r1, #1
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	ea42 0103 	orr.w	r1, r2, r3
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10d      	bne.n	8002dfa <HAL_ADC_ConfigChannel+0x66e>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	0e9b      	lsrs	r3, r3, #26
 8002de4:	3301      	adds	r3, #1
 8002de6:	f003 021f 	and.w	r2, r3, #31
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	3b1e      	subs	r3, #30
 8002df2:	051b      	lsls	r3, r3, #20
 8002df4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002df8:	e01e      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x6ac>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	613b      	str	r3, [r7, #16]
  return result;
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d104      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002e12:	2320      	movs	r3, #32
 8002e14:	e006      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x698>
 8002e16:	bf00      	nop
 8002e18:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	3301      	adds	r3, #1
 8002e26:	f003 021f 	and.w	r2, r3, #31
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4413      	add	r3, r2
 8002e30:	3b1e      	subs	r3, #30
 8002e32:	051b      	lsls	r3, r3, #20
 8002e34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e38:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f7fe ff18 	bl	8001c74 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4b3f      	ldr	r3, [pc, #252]	@ (8002f48 <HAL_ADC_ConfigChannel+0x7bc>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d071      	beq.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e50:	483e      	ldr	r0, [pc, #248]	@ (8002f4c <HAL_ADC_ConfigChannel+0x7c0>)
 8002e52:	f7fe fe11 	bl	8001a78 <LL_ADC_GetCommonPathInternalCh>
 8002e56:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a3c      	ldr	r2, [pc, #240]	@ (8002f50 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d004      	beq.n	8002e6e <HAL_ADC_ConfigChannel+0x6e2>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a3a      	ldr	r2, [pc, #232]	@ (8002f54 <HAL_ADC_ConfigChannel+0x7c8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d127      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d121      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e82:	d157      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	482f      	ldr	r0, [pc, #188]	@ (8002f4c <HAL_ADC_ConfigChannel+0x7c0>)
 8002e90:	f7fe fddf 	bl	8001a52 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e94:	4b30      	ldr	r3, [pc, #192]	@ (8002f58 <HAL_ADC_ConfigChannel+0x7cc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	099b      	lsrs	r3, r3, #6
 8002e9a:	4a30      	ldr	r2, [pc, #192]	@ (8002f5c <HAL_ADC_ConfigChannel+0x7d0>)
 8002e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea0:	099b      	lsrs	r3, r3, #6
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	4413      	add	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002eae:	e002      	b.n	8002eb6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f9      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ebc:	e03a      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a27      	ldr	r2, [pc, #156]	@ (8002f60 <HAL_ADC_ConfigChannel+0x7d4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d113      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ec8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ecc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10d      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <HAL_ADC_ConfigChannel+0x7d8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d02a      	beq.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ede:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ee2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4818      	ldr	r0, [pc, #96]	@ (8002f4c <HAL_ADC_ConfigChannel+0x7c0>)
 8002eea:	f7fe fdb2 	bl	8001a52 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eee:	e021      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8002f68 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d11c      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d116      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a16      	ldr	r2, [pc, #88]	@ (8002f64 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d011      	beq.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f18:	4619      	mov	r1, r3
 8002f1a:	480c      	ldr	r0, [pc, #48]	@ (8002f4c <HAL_ADC_ConfigChannel+0x7c0>)
 8002f1c:	f7fe fd99 	bl	8001a52 <LL_ADC_SetCommonPathInternalCh>
 8002f20:	e008      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f26:	f043 0220 	orr.w	r2, r3, #32
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002f3c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	37d8      	adds	r7, #216	@ 0xd8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	80080000 	.word	0x80080000
 8002f4c:	50000300 	.word	0x50000300
 8002f50:	c3210000 	.word	0xc3210000
 8002f54:	90c00010 	.word	0x90c00010
 8002f58:	20000018 	.word	0x20000018
 8002f5c:	053e2d63 	.word	0x053e2d63
 8002f60:	c7520000 	.word	0xc7520000
 8002f64:	50000100 	.word	0x50000100
 8002f68:	cb840000 	.word	0xcb840000

08002f6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe ff47 	bl	8001e10 <LL_ADC_IsEnabled>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d169      	bne.n	800305c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	4b36      	ldr	r3, [pc, #216]	@ (8003068 <ADC_Enable+0xfc>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00d      	beq.n	8002fb2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9a:	f043 0210 	orr.w	r2, r3, #16
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa6:	f043 0201 	orr.w	r2, r3, #1
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e055      	b.n	800305e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fe ff16 	bl	8001de8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fbc:	482b      	ldr	r0, [pc, #172]	@ (800306c <ADC_Enable+0x100>)
 8002fbe:	f7fe fd5b 	bl	8001a78 <LL_ADC_GetCommonPathInternalCh>
 8002fc2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002fc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d013      	beq.n	8002ff4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fcc:	4b28      	ldr	r3, [pc, #160]	@ (8003070 <ADC_Enable+0x104>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	099b      	lsrs	r3, r3, #6
 8002fd2:	4a28      	ldr	r2, [pc, #160]	@ (8003074 <ADC_Enable+0x108>)
 8002fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd8:	099b      	lsrs	r3, r3, #6
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	4613      	mov	r3, r2
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fe6:	e002      	b.n	8002fee <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1f9      	bne.n	8002fe8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ff4:	f7fe fcec 	bl	80019d0 <HAL_GetTick>
 8002ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ffa:	e028      	b.n	800304e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4618      	mov	r0, r3
 8003002:	f7fe ff05 	bl	8001e10 <LL_ADC_IsEnabled>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d104      	bne.n	8003016 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fe fee9 	bl	8001de8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003016:	f7fe fcdb 	bl	80019d0 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d914      	bls.n	800304e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b01      	cmp	r3, #1
 8003030:	d00d      	beq.n	800304e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003036:	f043 0210 	orr.w	r2, r3, #16
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003042:	f043 0201 	orr.w	r2, r3, #1
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e007      	b.n	800305e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d1cf      	bne.n	8002ffc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	8000003f 	.word	0x8000003f
 800306c:	50000300 	.word	0x50000300
 8003070:	20000018 	.word	0x20000018
 8003074:	053e2d63 	.word	0x053e2d63

08003078 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003084:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800308e:	2b00      	cmp	r3, #0
 8003090:	d14b      	bne.n	800312a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003096:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0308 	and.w	r3, r3, #8
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d021      	beq.n	80030f0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fe fd8d 	bl	8001bd0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d032      	beq.n	8003122 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d12b      	bne.n	8003122 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d11f      	bne.n	8003122 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030ee:	e018      	b.n	8003122 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d111      	bne.n	8003122 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003102:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d105      	bne.n	8003122 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311a:	f043 0201 	orr.w	r2, r3, #1
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f7fd feb4 	bl	8000e90 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003128:	e00e      	b.n	8003148 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312e:	f003 0310 	and.w	r3, r3, #16
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f7ff fb1e 	bl	8002778 <HAL_ADC_ErrorCallback>
}
 800313c:	e004      	b.n	8003148 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	4798      	blx	r3
}
 8003148:	bf00      	nop
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f7ff faf6 	bl	8002750 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003164:	bf00      	nop
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003178:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800318a:	f043 0204 	orr.w	r2, r3, #4
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f7ff faf0 	bl	8002778 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003198:	bf00      	nop
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003214:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003220:	4013      	ands	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800322c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003230:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003236:	4a04      	ldr	r2, [pc, #16]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	60d3      	str	r3, [r2, #12]
}
 800323c:	bf00      	nop
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003250:	4b04      	ldr	r3, [pc, #16]	@ (8003264 <__NVIC_GetPriorityGrouping+0x18>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	f003 0307 	and.w	r3, r3, #7
}
 800325a:	4618      	mov	r0, r3
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	2b00      	cmp	r3, #0
 8003278:	db0b      	blt.n	8003292 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	f003 021f 	and.w	r2, r3, #31
 8003280:	4907      	ldr	r1, [pc, #28]	@ (80032a0 <__NVIC_EnableIRQ+0x38>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	2001      	movs	r0, #1
 800328a:	fa00 f202 	lsl.w	r2, r0, r2
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	e000e100 	.word	0xe000e100

080032a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	6039      	str	r1, [r7, #0]
 80032ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	db0a      	blt.n	80032ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	490c      	ldr	r1, [pc, #48]	@ (80032f0 <__NVIC_SetPriority+0x4c>)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	0112      	lsls	r2, r2, #4
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	440b      	add	r3, r1
 80032c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032cc:	e00a      	b.n	80032e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	4908      	ldr	r1, [pc, #32]	@ (80032f4 <__NVIC_SetPriority+0x50>)
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	3b04      	subs	r3, #4
 80032dc:	0112      	lsls	r2, r2, #4
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	440b      	add	r3, r1
 80032e2:	761a      	strb	r2, [r3, #24]
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000e100 	.word	0xe000e100
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b089      	sub	sp, #36	@ 0x24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f1c3 0307 	rsb	r3, r3, #7
 8003312:	2b04      	cmp	r3, #4
 8003314:	bf28      	it	cs
 8003316:	2304      	movcs	r3, #4
 8003318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3304      	adds	r3, #4
 800331e:	2b06      	cmp	r3, #6
 8003320:	d902      	bls.n	8003328 <NVIC_EncodePriority+0x30>
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3b03      	subs	r3, #3
 8003326:	e000      	b.n	800332a <NVIC_EncodePriority+0x32>
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	f04f 32ff 	mov.w	r2, #4294967295
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43da      	mvns	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	401a      	ands	r2, r3
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003340:	f04f 31ff 	mov.w	r1, #4294967295
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	43d9      	mvns	r1, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003350:	4313      	orrs	r3, r2
         );
}
 8003352:	4618      	mov	r0, r3
 8003354:	3724      	adds	r7, #36	@ 0x24
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr

0800335e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff ff4c 	bl	8003204 <__NVIC_SetPriorityGrouping>
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	4603      	mov	r3, r0
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
 8003380:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003382:	f7ff ff63 	bl	800324c <__NVIC_GetPriorityGrouping>
 8003386:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	68b9      	ldr	r1, [r7, #8]
 800338c:	6978      	ldr	r0, [r7, #20]
 800338e:	f7ff ffb3 	bl	80032f8 <NVIC_EncodePriority>
 8003392:	4602      	mov	r2, r0
 8003394:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003398:	4611      	mov	r1, r2
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ff82 	bl	80032a4 <__NVIC_SetPriority>
}
 80033a0:	bf00      	nop
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	4603      	mov	r3, r0
 80033b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff ff56 	bl	8003268 <__NVIC_EnableIRQ>
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e08d      	b.n	80034f2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	4b47      	ldr	r3, [pc, #284]	@ (80034fc <HAL_DMA_Init+0x138>)
 80033de:	429a      	cmp	r2, r3
 80033e0:	d80f      	bhi.n	8003402 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	461a      	mov	r2, r3
 80033e8:	4b45      	ldr	r3, [pc, #276]	@ (8003500 <HAL_DMA_Init+0x13c>)
 80033ea:	4413      	add	r3, r2
 80033ec:	4a45      	ldr	r2, [pc, #276]	@ (8003504 <HAL_DMA_Init+0x140>)
 80033ee:	fba2 2303 	umull	r2, r3, r2, r3
 80033f2:	091b      	lsrs	r3, r3, #4
 80033f4:	009a      	lsls	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a42      	ldr	r2, [pc, #264]	@ (8003508 <HAL_DMA_Init+0x144>)
 80033fe:	641a      	str	r2, [r3, #64]	@ 0x40
 8003400:	e00e      	b.n	8003420 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	461a      	mov	r2, r3
 8003408:	4b40      	ldr	r3, [pc, #256]	@ (800350c <HAL_DMA_Init+0x148>)
 800340a:	4413      	add	r3, r2
 800340c:	4a3d      	ldr	r2, [pc, #244]	@ (8003504 <HAL_DMA_Init+0x140>)
 800340e:	fba2 2303 	umull	r2, r3, r2, r3
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	009a      	lsls	r2, r3, #2
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a3c      	ldr	r2, [pc, #240]	@ (8003510 <HAL_DMA_Init+0x14c>)
 800341e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800343a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003444:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003450:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	4313      	orrs	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f9b6 	bl	80037e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003480:	d102      	bne.n	8003488 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800349c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d010      	beq.n	80034c8 <HAL_DMA_Init+0x104>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d80c      	bhi.n	80034c8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 f9d6 	bl	8003860 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	e008      	b.n	80034da <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40020407 	.word	0x40020407
 8003500:	bffdfff8 	.word	0xbffdfff8
 8003504:	cccccccd 	.word	0xcccccccd
 8003508:	40020000 	.word	0x40020000
 800350c:	bffdfbf8 	.word	0xbffdfbf8
 8003510:	40020400 	.word	0x40020400

08003514 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800352c:	2b01      	cmp	r3, #1
 800352e:	d101      	bne.n	8003534 <HAL_DMA_Start_IT+0x20>
 8003530:	2302      	movs	r3, #2
 8003532:	e066      	b.n	8003602 <HAL_DMA_Start_IT+0xee>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b01      	cmp	r3, #1
 8003546:	d155      	bne.n	80035f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2202      	movs	r2, #2
 800354c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0201 	bic.w	r2, r2, #1
 8003564:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 f8fb 	bl	8003768 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f042 020e 	orr.w	r2, r2, #14
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	e00f      	b.n	80035ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 0204 	bic.w	r2, r2, #4
 800359a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 020a 	orr.w	r2, r2, #10
 80035aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 0201 	orr.w	r2, r2, #1
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	e005      	b.n	8003600 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80035fc:	2302      	movs	r3, #2
 80035fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003600:	7dfb      	ldrb	r3, [r7, #23]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003626:	f003 031f 	and.w	r3, r3, #31
 800362a:	2204      	movs	r2, #4
 800362c:	409a      	lsls	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4013      	ands	r3, r2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d026      	beq.n	8003684 <HAL_DMA_IRQHandler+0x7a>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d021      	beq.n	8003684 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d107      	bne.n	800365e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0204 	bic.w	r2, r2, #4
 800365c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	f003 021f 	and.w	r2, r3, #31
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	2104      	movs	r1, #4
 800366c:	fa01 f202 	lsl.w	r2, r1, r2
 8003670:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003676:	2b00      	cmp	r3, #0
 8003678:	d071      	beq.n	800375e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003682:	e06c      	b.n	800375e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003688:	f003 031f 	and.w	r3, r3, #31
 800368c:	2202      	movs	r2, #2
 800368e:	409a      	lsls	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d02e      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d029      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10b      	bne.n	80036c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 020a 	bic.w	r2, r2, #10
 80036be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036cc:	f003 021f 	and.w	r2, r3, #31
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d4:	2102      	movs	r1, #2
 80036d6:	fa01 f202 	lsl.w	r2, r1, r2
 80036da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d038      	beq.n	800375e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80036f4:	e033      	b.n	800375e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	2208      	movs	r2, #8
 8003700:	409a      	lsls	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4013      	ands	r3, r2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d02a      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d025      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 020e 	bic.w	r2, r2, #14
 8003722:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003728:	f003 021f 	and.w	r2, r3, #31
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	2101      	movs	r1, #1
 8003732:	fa01 f202 	lsl.w	r2, r1, r2
 8003736:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003752:	2b00      	cmp	r3, #0
 8003754:	d004      	beq.n	8003760 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800375e:	bf00      	nop
 8003760:	bf00      	nop
}
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800377e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003784:	2b00      	cmp	r3, #0
 8003786:	d004      	beq.n	8003792 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003790:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003796:	f003 021f 	and.w	r2, r3, #31
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2101      	movs	r1, #1
 80037a0:	fa01 f202 	lsl.w	r2, r1, r2
 80037a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2b10      	cmp	r3, #16
 80037b4:	d108      	bne.n	80037c8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037c6:	e007      	b.n	80037d8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	60da      	str	r2, [r3, #12]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	4b16      	ldr	r3, [pc, #88]	@ (800384c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d802      	bhi.n	80037fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80037f8:	4b15      	ldr	r3, [pc, #84]	@ (8003850 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	e001      	b.n	8003802 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80037fe:	4b15      	ldr	r3, [pc, #84]	@ (8003854 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003800:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	b2db      	uxtb	r3, r3
 800380c:	3b08      	subs	r3, #8
 800380e:	4a12      	ldr	r2, [pc, #72]	@ (8003858 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003810:	fba2 2303 	umull	r2, r3, r2, r3
 8003814:	091b      	lsrs	r3, r3, #4
 8003816:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381c:	089b      	lsrs	r3, r3, #2
 800381e:	009a      	lsls	r2, r3, #2
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	4413      	add	r3, r2
 8003824:	461a      	mov	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a0b      	ldr	r2, [pc, #44]	@ (800385c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800382e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f003 031f 	and.w	r3, r3, #31
 8003836:	2201      	movs	r2, #1
 8003838:	409a      	lsls	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800383e:	bf00      	nop
 8003840:	371c      	adds	r7, #28
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40020407 	.word	0x40020407
 8003850:	40020800 	.word	0x40020800
 8003854:	40020820 	.word	0x40020820
 8003858:	cccccccd 	.word	0xcccccccd
 800385c:	40020880 	.word	0x40020880

08003860 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003874:	4413      	add	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	461a      	mov	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a08      	ldr	r2, [pc, #32]	@ (80038a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003882:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	3b01      	subs	r3, #1
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	2201      	movs	r2, #1
 800388e:	409a      	lsls	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	1000823f 	.word	0x1000823f
 80038a4:	40020940 	.word	0x40020940

080038a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038b6:	e15a      	b.n	8003b6e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	2101      	movs	r1, #1
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	fa01 f303 	lsl.w	r3, r1, r3
 80038c4:	4013      	ands	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 814c 	beq.w	8003b68 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d005      	beq.n	80038e8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d130      	bne.n	800394a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	2203      	movs	r2, #3
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800391e:	2201      	movs	r2, #1
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4013      	ands	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	091b      	lsrs	r3, r3, #4
 8003934:	f003 0201 	and.w	r2, r3, #1
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b03      	cmp	r3, #3
 8003954:	d017      	beq.n	8003986 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	2203      	movs	r2, #3
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f003 0303 	and.w	r3, r3, #3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d123      	bne.n	80039da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	08da      	lsrs	r2, r3, #3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3208      	adds	r2, #8
 800399a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800399e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	220f      	movs	r2, #15
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	08da      	lsrs	r2, r3, #3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3208      	adds	r2, #8
 80039d4:	6939      	ldr	r1, [r7, #16]
 80039d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	2203      	movs	r2, #3
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0203 	and.w	r2, r3, #3
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 80a6 	beq.w	8003b68 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1c:	4b5b      	ldr	r3, [pc, #364]	@ (8003b8c <HAL_GPIO_Init+0x2e4>)
 8003a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a20:	4a5a      	ldr	r2, [pc, #360]	@ (8003b8c <HAL_GPIO_Init+0x2e4>)
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a28:	4b58      	ldr	r3, [pc, #352]	@ (8003b8c <HAL_GPIO_Init+0x2e4>)
 8003a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a34:	4a56      	ldr	r2, [pc, #344]	@ (8003b90 <HAL_GPIO_Init+0x2e8>)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	089b      	lsrs	r3, r3, #2
 8003a3a:	3302      	adds	r3, #2
 8003a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f003 0303 	and.w	r3, r3, #3
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	220f      	movs	r2, #15
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43db      	mvns	r3, r3
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4013      	ands	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a5e:	d01f      	beq.n	8003aa0 <HAL_GPIO_Init+0x1f8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a4c      	ldr	r2, [pc, #304]	@ (8003b94 <HAL_GPIO_Init+0x2ec>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d019      	beq.n	8003a9c <HAL_GPIO_Init+0x1f4>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a4b      	ldr	r2, [pc, #300]	@ (8003b98 <HAL_GPIO_Init+0x2f0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d013      	beq.n	8003a98 <HAL_GPIO_Init+0x1f0>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a4a      	ldr	r2, [pc, #296]	@ (8003b9c <HAL_GPIO_Init+0x2f4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00d      	beq.n	8003a94 <HAL_GPIO_Init+0x1ec>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a49      	ldr	r2, [pc, #292]	@ (8003ba0 <HAL_GPIO_Init+0x2f8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <HAL_GPIO_Init+0x1e8>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a48      	ldr	r2, [pc, #288]	@ (8003ba4 <HAL_GPIO_Init+0x2fc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d101      	bne.n	8003a8c <HAL_GPIO_Init+0x1e4>
 8003a88:	2305      	movs	r3, #5
 8003a8a:	e00a      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003a8c:	2306      	movs	r3, #6
 8003a8e:	e008      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003a90:	2304      	movs	r3, #4
 8003a92:	e006      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003a94:	2303      	movs	r3, #3
 8003a96:	e004      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e002      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_GPIO_Init+0x1fa>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	f002 0203 	and.w	r2, r2, #3
 8003aa8:	0092      	lsls	r2, r2, #2
 8003aaa:	4093      	lsls	r3, r2
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ab2:	4937      	ldr	r1, [pc, #220]	@ (8003b90 <HAL_GPIO_Init+0x2e8>)
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	089b      	lsrs	r3, r3, #2
 8003ab8:	3302      	adds	r3, #2
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ac0:	4b39      	ldr	r3, [pc, #228]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	4013      	ands	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ae4:	4a30      	ldr	r2, [pc, #192]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003aea:	4b2f      	ldr	r3, [pc, #188]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	43db      	mvns	r3, r3
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b0e:	4a26      	ldr	r2, [pc, #152]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003b14:	4b24      	ldr	r3, [pc, #144]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	4013      	ands	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b38:	4a1b      	ldr	r2, [pc, #108]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	43db      	mvns	r3, r3
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b62:	4a11      	ldr	r2, [pc, #68]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	fa22 f303 	lsr.w	r3, r2, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f47f ae9d 	bne.w	80038b8 <HAL_GPIO_Init+0x10>
  }
}
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	371c      	adds	r7, #28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	40010000 	.word	0x40010000
 8003b94:	48000400 	.word	0x48000400
 8003b98:	48000800 	.word	0x48000800
 8003b9c:	48000c00 	.word	0x48000c00
 8003ba0:	48001000 	.word	0x48001000
 8003ba4:	48001400 	.word	0x48001400
 8003ba8:	40010400 	.word	0x40010400

08003bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691a      	ldr	r2, [r3, #16]
 8003bbc:	887b      	ldrh	r3, [r7, #2]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
 8003bc8:	e001      	b.n	8003bce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	807b      	strh	r3, [r7, #2]
 8003be8:	4613      	mov	r3, r2
 8003bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bec:	787b      	ldrb	r3, [r7, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bf8:	e002      	b.n	8003c00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bfa:	887a      	ldrh	r2, [r7, #2]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c16:	4b08      	ldr	r3, [pc, #32]	@ (8003c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c18:	695a      	ldr	r2, [r3, #20]
 8003c1a:	88fb      	ldrh	r3, [r7, #6]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d006      	beq.n	8003c30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c22:	4a05      	ldr	r2, [pc, #20]	@ (8003c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c24:	88fb      	ldrh	r3, [r7, #6]
 8003c26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd f86a 	bl	8000d04 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c30:	bf00      	nop
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40010400 	.word	0x40010400

08003c3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d141      	bne.n	8003cce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c56:	d131      	bne.n	8003cbc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c58:	4b47      	ldr	r3, [pc, #284]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c5e:	4a46      	ldr	r2, [pc, #280]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c68:	4b43      	ldr	r3, [pc, #268]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c70:	4a41      	ldr	r2, [pc, #260]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c76:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c78:	4b40      	ldr	r3, [pc, #256]	@ (8003d7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2232      	movs	r2, #50	@ 0x32
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	4a3f      	ldr	r2, [pc, #252]	@ (8003d80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c84:	fba2 2303 	umull	r2, r3, r2, r3
 8003c88:	0c9b      	lsrs	r3, r3, #18
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c8e:	e002      	b.n	8003c96 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	3b01      	subs	r3, #1
 8003c94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c96:	4b38      	ldr	r3, [pc, #224]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ca2:	d102      	bne.n	8003caa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f2      	bne.n	8003c90 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003caa:	4b33      	ldr	r3, [pc, #204]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cb6:	d158      	bne.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e057      	b.n	8003d6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ccc:	e04d      	b.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd4:	d141      	bne.n	8003d5a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cd6:	4b28      	ldr	r3, [pc, #160]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce2:	d131      	bne.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ce4:	4b24      	ldr	r3, [pc, #144]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cea:	4a23      	ldr	r2, [pc, #140]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cf4:	4b20      	ldr	r3, [pc, #128]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d04:	4b1d      	ldr	r3, [pc, #116]	@ (8003d7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2232      	movs	r2, #50	@ 0x32
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	0c9b      	lsrs	r3, r3, #18
 8003d16:	3301      	adds	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d1a:	e002      	b.n	8003d22 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d22:	4b15      	ldr	r3, [pc, #84]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2e:	d102      	bne.n	8003d36 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f2      	bne.n	8003d1c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d36:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d42:	d112      	bne.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e011      	b.n	8003d6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d48:	4b0b      	ldr	r3, [pc, #44]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d58:	e007      	b.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d5a:	4b07      	ldr	r3, [pc, #28]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d62:	4a05      	ldr	r2, [pc, #20]	@ (8003d78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d68:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	40007000 	.word	0x40007000
 8003d7c:	20000018 	.word	0x20000018
 8003d80:	431bde83 	.word	0x431bde83

08003d84 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d88:	4b05      	ldr	r3, [pc, #20]	@ (8003da0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	4a04      	ldr	r2, [pc, #16]	@ (8003da0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d92:	6093      	str	r3, [r2, #8]
}
 8003d94:	bf00      	nop
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40007000 	.word	0x40007000

08003da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e2fe      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d075      	beq.n	8003eae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dc2:	4b97      	ldr	r3, [pc, #604]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 030c 	and.w	r3, r3, #12
 8003dca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dcc:	4b94      	ldr	r3, [pc, #592]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2b0c      	cmp	r3, #12
 8003dda:	d102      	bne.n	8003de2 <HAL_RCC_OscConfig+0x3e>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d002      	beq.n	8003de8 <HAL_RCC_OscConfig+0x44>
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d10b      	bne.n	8003e00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de8:	4b8d      	ldr	r3, [pc, #564]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d05b      	beq.n	8003eac <HAL_RCC_OscConfig+0x108>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d157      	bne.n	8003eac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e2d9      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e08:	d106      	bne.n	8003e18 <HAL_RCC_OscConfig+0x74>
 8003e0a:	4b85      	ldr	r3, [pc, #532]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a84      	ldr	r2, [pc, #528]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e01d      	b.n	8003e54 <HAL_RCC_OscConfig+0xb0>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e20:	d10c      	bne.n	8003e3c <HAL_RCC_OscConfig+0x98>
 8003e22:	4b7f      	ldr	r3, [pc, #508]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a7e      	ldr	r2, [pc, #504]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	4b7c      	ldr	r3, [pc, #496]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a7b      	ldr	r2, [pc, #492]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	e00b      	b.n	8003e54 <HAL_RCC_OscConfig+0xb0>
 8003e3c:	4b78      	ldr	r3, [pc, #480]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a77      	ldr	r2, [pc, #476]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	4b75      	ldr	r3, [pc, #468]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a74      	ldr	r2, [pc, #464]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d013      	beq.n	8003e84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5c:	f7fd fdb8 	bl	80019d0 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e64:	f7fd fdb4 	bl	80019d0 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b64      	cmp	r3, #100	@ 0x64
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e29e      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e76:	4b6a      	ldr	r3, [pc, #424]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d0f0      	beq.n	8003e64 <HAL_RCC_OscConfig+0xc0>
 8003e82:	e014      	b.n	8003eae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e84:	f7fd fda4 	bl	80019d0 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e8c:	f7fd fda0 	bl	80019d0 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b64      	cmp	r3, #100	@ 0x64
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e28a      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e9e:	4b60      	ldr	r3, [pc, #384]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0xe8>
 8003eaa:	e000      	b.n	8003eae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d075      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eba:	4b59      	ldr	r3, [pc, #356]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 030c 	and.w	r3, r3, #12
 8003ec2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ec4:	4b56      	ldr	r3, [pc, #344]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	f003 0303 	and.w	r3, r3, #3
 8003ecc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d102      	bne.n	8003eda <HAL_RCC_OscConfig+0x136>
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d002      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x13c>
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d11f      	bne.n	8003f20 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x154>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e25d      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef8:	4b49      	ldr	r3, [pc, #292]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	061b      	lsls	r3, r3, #24
 8003f06:	4946      	ldr	r1, [pc, #280]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f0c:	4b45      	ldr	r3, [pc, #276]	@ (8004024 <HAL_RCC_OscConfig+0x280>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fd f803 	bl	8000f1c <HAL_InitTick>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d043      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e249      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d023      	beq.n	8003f70 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f28:	4b3d      	ldr	r3, [pc, #244]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a3c      	ldr	r2, [pc, #240]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f34:	f7fd fd4c 	bl	80019d0 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f3c:	f7fd fd48 	bl	80019d0 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e232      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f4e:	4b34      	ldr	r3, [pc, #208]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d0f0      	beq.n	8003f3c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5a:	4b31      	ldr	r3, [pc, #196]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	061b      	lsls	r3, r3, #24
 8003f68:	492d      	ldr	r1, [pc, #180]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	604b      	str	r3, [r1, #4]
 8003f6e:	e01a      	b.n	8003fa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f70:	4b2b      	ldr	r3, [pc, #172]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a2a      	ldr	r2, [pc, #168]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7c:	f7fd fd28 	bl	80019d0 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f84:	f7fd fd24 	bl	80019d0 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e20e      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f96:	4b22      	ldr	r3, [pc, #136]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1f0      	bne.n	8003f84 <HAL_RCC_OscConfig+0x1e0>
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fa4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0308 	and.w	r3, r3, #8
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d041      	beq.n	8004036 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d01c      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fba:	4b19      	ldr	r3, [pc, #100]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fc0:	4a17      	ldr	r2, [pc, #92]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fca:	f7fd fd01 	bl	80019d0 <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd2:	f7fd fcfd 	bl	80019d0 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e1e7      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0ef      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x22e>
 8003ff2:	e020      	b.n	8004036 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ffa:	4a09      	ldr	r2, [pc, #36]	@ (8004020 <HAL_RCC_OscConfig+0x27c>)
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fd fce4 	bl	80019d0 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800400a:	e00d      	b.n	8004028 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800400c:	f7fd fce0 	bl	80019d0 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d906      	bls.n	8004028 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e1ca      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000
 8004024:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004028:	4b8c      	ldr	r3, [pc, #560]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800402a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1ea      	bne.n	800400c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0304 	and.w	r3, r3, #4
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 80a6 	beq.w	8004190 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004044:	2300      	movs	r3, #0
 8004046:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004048:	4b84      	ldr	r3, [pc, #528]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_RCC_OscConfig+0x2b4>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <HAL_RCC_OscConfig+0x2b6>
 8004058:	2300      	movs	r3, #0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00d      	beq.n	800407a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405e:	4b7f      	ldr	r3, [pc, #508]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004062:	4a7e      	ldr	r2, [pc, #504]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004068:	6593      	str	r3, [r2, #88]	@ 0x58
 800406a:	4b7c      	ldr	r3, [pc, #496]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800406c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004076:	2301      	movs	r3, #1
 8004078:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800407a:	4b79      	ldr	r3, [pc, #484]	@ (8004260 <HAL_RCC_OscConfig+0x4bc>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004082:	2b00      	cmp	r3, #0
 8004084:	d118      	bne.n	80040b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004086:	4b76      	ldr	r3, [pc, #472]	@ (8004260 <HAL_RCC_OscConfig+0x4bc>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a75      	ldr	r2, [pc, #468]	@ (8004260 <HAL_RCC_OscConfig+0x4bc>)
 800408c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004090:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004092:	f7fd fc9d 	bl	80019d0 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800409a:	f7fd fc99 	bl	80019d0 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e183      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004260 <HAL_RCC_OscConfig+0x4bc>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0f0      	beq.n	800409a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d108      	bne.n	80040d2 <HAL_RCC_OscConfig+0x32e>
 80040c0:	4b66      	ldr	r3, [pc, #408]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	4a65      	ldr	r2, [pc, #404]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040c8:	f043 0301 	orr.w	r3, r3, #1
 80040cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040d0:	e024      	b.n	800411c <HAL_RCC_OscConfig+0x378>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b05      	cmp	r3, #5
 80040d8:	d110      	bne.n	80040fc <HAL_RCC_OscConfig+0x358>
 80040da:	4b60      	ldr	r3, [pc, #384]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e0:	4a5e      	ldr	r2, [pc, #376]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040e2:	f043 0304 	orr.w	r3, r3, #4
 80040e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040ea:	4b5c      	ldr	r3, [pc, #368]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f0:	4a5a      	ldr	r2, [pc, #360]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040f2:	f043 0301 	orr.w	r3, r3, #1
 80040f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040fa:	e00f      	b.n	800411c <HAL_RCC_OscConfig+0x378>
 80040fc:	4b57      	ldr	r3, [pc, #348]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004102:	4a56      	ldr	r2, [pc, #344]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004104:	f023 0301 	bic.w	r3, r3, #1
 8004108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800410c:	4b53      	ldr	r3, [pc, #332]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800410e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004112:	4a52      	ldr	r2, [pc, #328]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004114:	f023 0304 	bic.w	r3, r3, #4
 8004118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d016      	beq.n	8004152 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004124:	f7fd fc54 	bl	80019d0 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800412a:	e00a      	b.n	8004142 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800412c:	f7fd fc50 	bl	80019d0 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800413a:	4293      	cmp	r3, r2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e138      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004142:	4b46      	ldr	r3, [pc, #280]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0ed      	beq.n	800412c <HAL_RCC_OscConfig+0x388>
 8004150:	e015      	b.n	800417e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004152:	f7fd fc3d 	bl	80019d0 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004158:	e00a      	b.n	8004170 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800415a:	f7fd fc39 	bl	80019d0 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004168:	4293      	cmp	r3, r2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e121      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004170:	4b3a      	ldr	r3, [pc, #232]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1ed      	bne.n	800415a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800417e:	7ffb      	ldrb	r3, [r7, #31]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d105      	bne.n	8004190 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004184:	4b35      	ldr	r3, [pc, #212]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004188:	4a34      	ldr	r2, [pc, #208]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800418a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800418e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b00      	cmp	r3, #0
 800419a:	d03c      	beq.n	8004216 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01c      	beq.n	80041de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041a4:	4b2d      	ldr	r3, [pc, #180]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80041a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041aa:	4a2c      	ldr	r2, [pc, #176]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b4:	f7fd fc0c 	bl	80019d0 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041bc:	f7fd fc08 	bl	80019d0 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e0f2      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041ce:	4b23      	ldr	r3, [pc, #140]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80041d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ef      	beq.n	80041bc <HAL_RCC_OscConfig+0x418>
 80041dc:	e01b      	b.n	8004216 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041de:	4b1f      	ldr	r3, [pc, #124]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80041e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041e4:	4a1d      	ldr	r2, [pc, #116]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 80041e6:	f023 0301 	bic.w	r3, r3, #1
 80041ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ee:	f7fd fbef 	bl	80019d0 <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041f4:	e008      	b.n	8004208 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041f6:	f7fd fbeb 	bl	80019d0 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e0d5      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004208:	4b14      	ldr	r3, [pc, #80]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800420a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1ef      	bne.n	80041f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80c9 	beq.w	80043b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004220:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 030c 	and.w	r3, r3, #12
 8004228:	2b0c      	cmp	r3, #12
 800422a:	f000 8083 	beq.w	8004334 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d15e      	bne.n	80042f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004236:	4b09      	ldr	r3, [pc, #36]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a08      	ldr	r2, [pc, #32]	@ (800425c <HAL_RCC_OscConfig+0x4b8>)
 800423c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004240:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004242:	f7fd fbc5 	bl	80019d0 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004248:	e00c      	b.n	8004264 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800424a:	f7fd fbc1 	bl	80019d0 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d905      	bls.n	8004264 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0ab      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004264:	4b55      	ldr	r3, [pc, #340]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1ec      	bne.n	800424a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004270:	4b52      	ldr	r3, [pc, #328]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	4b52      	ldr	r3, [pc, #328]	@ (80043c0 <HAL_RCC_OscConfig+0x61c>)
 8004276:	4013      	ands	r3, r2
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6a11      	ldr	r1, [r2, #32]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004280:	3a01      	subs	r2, #1
 8004282:	0112      	lsls	r2, r2, #4
 8004284:	4311      	orrs	r1, r2
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800428a:	0212      	lsls	r2, r2, #8
 800428c:	4311      	orrs	r1, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004292:	0852      	lsrs	r2, r2, #1
 8004294:	3a01      	subs	r2, #1
 8004296:	0552      	lsls	r2, r2, #21
 8004298:	4311      	orrs	r1, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800429e:	0852      	lsrs	r2, r2, #1
 80042a0:	3a01      	subs	r2, #1
 80042a2:	0652      	lsls	r2, r2, #25
 80042a4:	4311      	orrs	r1, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80042aa:	06d2      	lsls	r2, r2, #27
 80042ac:	430a      	orrs	r2, r1
 80042ae:	4943      	ldr	r1, [pc, #268]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042b4:	4b41      	ldr	r3, [pc, #260]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a40      	ldr	r2, [pc, #256]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042c0:	4b3e      	ldr	r3, [pc, #248]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4a3d      	ldr	r2, [pc, #244]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fd fb80 	bl	80019d0 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d4:	f7fd fb7c 	bl	80019d0 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e066      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e6:	4b35      	ldr	r3, [pc, #212]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0f0      	beq.n	80042d4 <HAL_RCC_OscConfig+0x530>
 80042f2:	e05e      	b.n	80043b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f4:	4b31      	ldr	r3, [pc, #196]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a30      	ldr	r2, [pc, #192]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 80042fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7fd fb66 	bl	80019d0 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004308:	f7fd fb62 	bl	80019d0 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e04c      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800431a:	4b28      	ldr	r3, [pc, #160]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f0      	bne.n	8004308 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004326:	4b25      	ldr	r3, [pc, #148]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	4924      	ldr	r1, [pc, #144]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 800432c:	4b25      	ldr	r3, [pc, #148]	@ (80043c4 <HAL_RCC_OscConfig+0x620>)
 800432e:	4013      	ands	r3, r2
 8004330:	60cb      	str	r3, [r1, #12]
 8004332:	e03e      	b.n	80043b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d101      	bne.n	8004340 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e039      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004340:	4b1e      	ldr	r3, [pc, #120]	@ (80043bc <HAL_RCC_OscConfig+0x618>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f003 0203 	and.w	r2, r3, #3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	429a      	cmp	r2, r3
 8004352:	d12c      	bne.n	80043ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	3b01      	subs	r3, #1
 8004360:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004362:	429a      	cmp	r2, r3
 8004364:	d123      	bne.n	80043ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004370:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004372:	429a      	cmp	r2, r3
 8004374:	d11b      	bne.n	80043ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004380:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004382:	429a      	cmp	r2, r3
 8004384:	d113      	bne.n	80043ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004390:	085b      	lsrs	r3, r3, #1
 8004392:	3b01      	subs	r3, #1
 8004394:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004396:	429a      	cmp	r2, r3
 8004398:	d109      	bne.n	80043ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a4:	085b      	lsrs	r3, r3, #1
 80043a6:	3b01      	subs	r3, #1
 80043a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d001      	beq.n	80043b2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3720      	adds	r7, #32
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40021000 	.word	0x40021000
 80043c0:	019f800c 	.word	0x019f800c
 80043c4:	feeefffc 	.word	0xfeeefffc

080043c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e11e      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043e0:	4b91      	ldr	r3, [pc, #580]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d910      	bls.n	8004410 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ee:	4b8e      	ldr	r3, [pc, #568]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f023 020f 	bic.w	r2, r3, #15
 80043f6:	498c      	ldr	r1, [pc, #560]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fe:	4b8a      	ldr	r3, [pc, #552]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d001      	beq.n	8004410 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e106      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	2b00      	cmp	r3, #0
 800441a:	d073      	beq.n	8004504 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	2b03      	cmp	r3, #3
 8004422:	d129      	bne.n	8004478 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004424:	4b81      	ldr	r3, [pc, #516]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0f4      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004434:	f000 f9d0 	bl	80047d8 <RCC_GetSysClockFreqFromPLLSource>
 8004438:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	4a7c      	ldr	r2, [pc, #496]	@ (8004630 <HAL_RCC_ClockConfig+0x268>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d93f      	bls.n	80044c2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004442:	4b7a      	ldr	r3, [pc, #488]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004456:	2b00      	cmp	r3, #0
 8004458:	d033      	beq.n	80044c2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800445e:	2b00      	cmp	r3, #0
 8004460:	d12f      	bne.n	80044c2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004462:	4b72      	ldr	r3, [pc, #456]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800446a:	4a70      	ldr	r2, [pc, #448]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 800446c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004470:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004472:	2380      	movs	r3, #128	@ 0x80
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	e024      	b.n	80044c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d107      	bne.n	8004490 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004480:	4b6a      	ldr	r3, [pc, #424]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d109      	bne.n	80044a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0c6      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004490:	4b66      	ldr	r3, [pc, #408]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0be      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80044a0:	f000 f8ce 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	4a61      	ldr	r2, [pc, #388]	@ (8004630 <HAL_RCC_ClockConfig+0x268>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d909      	bls.n	80044c2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044ae:	4b5f      	ldr	r3, [pc, #380]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044b6:	4a5d      	ldr	r2, [pc, #372]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80044b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80044be:	2380      	movs	r3, #128	@ 0x80
 80044c0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044c2:	4b5a      	ldr	r3, [pc, #360]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f023 0203 	bic.w	r2, r3, #3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	4957      	ldr	r1, [pc, #348]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d4:	f7fd fa7c 	bl	80019d0 <HAL_GetTick>
 80044d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044da:	e00a      	b.n	80044f2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044dc:	f7fd fa78 	bl	80019d0 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e095      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f2:	4b4e      	ldr	r3, [pc, #312]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 020c 	and.w	r2, r3, #12
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	429a      	cmp	r2, r3
 8004502:	d1eb      	bne.n	80044dc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d023      	beq.n	8004558 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	2b00      	cmp	r3, #0
 800451a:	d005      	beq.n	8004528 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800451c:	4b43      	ldr	r3, [pc, #268]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	4a42      	ldr	r2, [pc, #264]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004522:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004526:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0308 	and.w	r3, r3, #8
 8004530:	2b00      	cmp	r3, #0
 8004532:	d007      	beq.n	8004544 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004534:	4b3d      	ldr	r3, [pc, #244]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800453c:	4a3b      	ldr	r2, [pc, #236]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 800453e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004542:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004544:	4b39      	ldr	r3, [pc, #228]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	4936      	ldr	r1, [pc, #216]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004552:	4313      	orrs	r3, r2
 8004554:	608b      	str	r3, [r1, #8]
 8004556:	e008      	b.n	800456a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	2b80      	cmp	r3, #128	@ 0x80
 800455c:	d105      	bne.n	800456a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800455e:	4b33      	ldr	r3, [pc, #204]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	4a32      	ldr	r2, [pc, #200]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 8004564:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004568:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800456a:	4b2f      	ldr	r3, [pc, #188]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d21d      	bcs.n	80045b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004578:	4b2b      	ldr	r3, [pc, #172]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f023 020f 	bic.w	r2, r3, #15
 8004580:	4929      	ldr	r1, [pc, #164]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	4313      	orrs	r3, r2
 8004586:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004588:	f7fd fa22 	bl	80019d0 <HAL_GetTick>
 800458c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800458e:	e00a      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004590:	f7fd fa1e 	bl	80019d0 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800459e:	4293      	cmp	r3, r2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e03b      	b.n	800461e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045a6:	4b20      	ldr	r3, [pc, #128]	@ (8004628 <HAL_RCC_ClockConfig+0x260>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d1ed      	bne.n	8004590 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d008      	beq.n	80045d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045c0:	4b1a      	ldr	r3, [pc, #104]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	4917      	ldr	r1, [pc, #92]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0308 	and.w	r3, r3, #8
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045de:	4b13      	ldr	r3, [pc, #76]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	490f      	ldr	r1, [pc, #60]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045f2:	f000 f825 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80045f6:	4602      	mov	r2, r0
 80045f8:	4b0c      	ldr	r3, [pc, #48]	@ (800462c <HAL_RCC_ClockConfig+0x264>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	091b      	lsrs	r3, r3, #4
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	490c      	ldr	r1, [pc, #48]	@ (8004634 <HAL_RCC_ClockConfig+0x26c>)
 8004604:	5ccb      	ldrb	r3, [r1, r3]
 8004606:	f003 031f 	and.w	r3, r3, #31
 800460a:	fa22 f303 	lsr.w	r3, r2, r3
 800460e:	4a0a      	ldr	r2, [pc, #40]	@ (8004638 <HAL_RCC_ClockConfig+0x270>)
 8004610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004612:	4b0a      	ldr	r3, [pc, #40]	@ (800463c <HAL_RCC_ClockConfig+0x274>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f7fc fc80 	bl	8000f1c <HAL_InitTick>
 800461c:	4603      	mov	r3, r0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40022000 	.word	0x40022000
 800462c:	40021000 	.word	0x40021000
 8004630:	04c4b400 	.word	0x04c4b400
 8004634:	08006fd4 	.word	0x08006fd4
 8004638:	20000018 	.word	0x20000018
 800463c:	20000024 	.word	0x20000024

08004640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004640:	b480      	push	{r7}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004646:	4b2c      	ldr	r3, [pc, #176]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f003 030c 	and.w	r3, r3, #12
 800464e:	2b04      	cmp	r3, #4
 8004650:	d102      	bne.n	8004658 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004652:	4b2a      	ldr	r3, [pc, #168]	@ (80046fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004654:	613b      	str	r3, [r7, #16]
 8004656:	e047      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004658:	4b27      	ldr	r3, [pc, #156]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 030c 	and.w	r3, r3, #12
 8004660:	2b08      	cmp	r3, #8
 8004662:	d102      	bne.n	800466a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004664:	4b26      	ldr	r3, [pc, #152]	@ (8004700 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004666:	613b      	str	r3, [r7, #16]
 8004668:	e03e      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800466a:	4b23      	ldr	r3, [pc, #140]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f003 030c 	and.w	r3, r3, #12
 8004672:	2b0c      	cmp	r3, #12
 8004674:	d136      	bne.n	80046e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004676:	4b20      	ldr	r3, [pc, #128]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004680:	4b1d      	ldr	r3, [pc, #116]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	091b      	lsrs	r3, r3, #4
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	3301      	adds	r3, #1
 800468c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b03      	cmp	r3, #3
 8004692:	d10c      	bne.n	80046ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004694:	4a1a      	ldr	r2, [pc, #104]	@ (8004700 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	4a16      	ldr	r2, [pc, #88]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800469e:	68d2      	ldr	r2, [r2, #12]
 80046a0:	0a12      	lsrs	r2, r2, #8
 80046a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	617b      	str	r3, [r7, #20]
      break;
 80046ac:	e00c      	b.n	80046c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046ae:	4a13      	ldr	r2, [pc, #76]	@ (80046fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b6:	4a10      	ldr	r2, [pc, #64]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046b8:	68d2      	ldr	r2, [r2, #12]
 80046ba:	0a12      	lsrs	r2, r2, #8
 80046bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046c0:	fb02 f303 	mul.w	r3, r2, r3
 80046c4:	617b      	str	r3, [r7, #20]
      break;
 80046c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046c8:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	0e5b      	lsrs	r3, r3, #25
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	3301      	adds	r3, #1
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	e001      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80046e8:	693b      	ldr	r3, [r7, #16]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	371c      	adds	r7, #28
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	40021000 	.word	0x40021000
 80046fc:	00f42400 	.word	0x00f42400
 8004700:	007a1200 	.word	0x007a1200

08004704 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004708:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <HAL_RCC_GetHCLKFreq+0x14>)
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000018 	.word	0x20000018

0800471c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004720:	f7ff fff0 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004724:	4602      	mov	r2, r0
 8004726:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	4904      	ldr	r1, [pc, #16]	@ (8004744 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004732:	5ccb      	ldrb	r3, [r1, r3]
 8004734:	f003 031f 	and.w	r3, r3, #31
 8004738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800473c:	4618      	mov	r0, r3
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40021000 	.word	0x40021000
 8004744:	08006fe4 	.word	0x08006fe4

08004748 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800474c:	f7ff ffda 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004750:	4602      	mov	r2, r0
 8004752:	4b06      	ldr	r3, [pc, #24]	@ (800476c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	0adb      	lsrs	r3, r3, #11
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	4904      	ldr	r1, [pc, #16]	@ (8004770 <HAL_RCC_GetPCLK2Freq+0x28>)
 800475e:	5ccb      	ldrb	r3, [r1, r3]
 8004760:	f003 031f 	and.w	r3, r3, #31
 8004764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004768:	4618      	mov	r0, r3
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40021000 	.word	0x40021000
 8004770:	08006fe4 	.word	0x08006fe4

08004774 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	220f      	movs	r2, #15
 8004782:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004784:	4b12      	ldr	r3, [pc, #72]	@ (80047d0 <HAL_RCC_GetClockConfig+0x5c>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 0203 	and.w	r2, r3, #3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004790:	4b0f      	ldr	r3, [pc, #60]	@ (80047d0 <HAL_RCC_GetClockConfig+0x5c>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800479c:	4b0c      	ldr	r3, [pc, #48]	@ (80047d0 <HAL_RCC_GetClockConfig+0x5c>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80047a8:	4b09      	ldr	r3, [pc, #36]	@ (80047d0 <HAL_RCC_GetClockConfig+0x5c>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	08db      	lsrs	r3, r3, #3
 80047ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80047b6:	4b07      	ldr	r3, [pc, #28]	@ (80047d4 <HAL_RCC_GetClockConfig+0x60>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 020f 	and.w	r2, r3, #15
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	601a      	str	r2, [r3, #0]
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40022000 	.word	0x40022000

080047d8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047de:	4b1e      	ldr	r3, [pc, #120]	@ (8004858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0303 	and.w	r3, r3, #3
 80047e6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	3301      	adds	r3, #1
 80047f4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d10c      	bne.n	8004816 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047fc:	4a17      	ldr	r2, [pc, #92]	@ (800485c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	4a14      	ldr	r2, [pc, #80]	@ (8004858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004806:	68d2      	ldr	r2, [r2, #12]
 8004808:	0a12      	lsrs	r2, r2, #8
 800480a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800480e:	fb02 f303 	mul.w	r3, r2, r3
 8004812:	617b      	str	r3, [r7, #20]
    break;
 8004814:	e00c      	b.n	8004830 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004816:	4a12      	ldr	r2, [pc, #72]	@ (8004860 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	fbb2 f3f3 	udiv	r3, r2, r3
 800481e:	4a0e      	ldr	r2, [pc, #56]	@ (8004858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004820:	68d2      	ldr	r2, [r2, #12]
 8004822:	0a12      	lsrs	r2, r2, #8
 8004824:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004828:	fb02 f303 	mul.w	r3, r2, r3
 800482c:	617b      	str	r3, [r7, #20]
    break;
 800482e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004830:	4b09      	ldr	r3, [pc, #36]	@ (8004858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	0e5b      	lsrs	r3, r3, #25
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	3301      	adds	r3, #1
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800484a:	687b      	ldr	r3, [r7, #4]
}
 800484c:	4618      	mov	r0, r3
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	40021000 	.word	0x40021000
 800485c:	007a1200 	.word	0x007a1200
 8004860:	00f42400 	.word	0x00f42400

08004864 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800486c:	2300      	movs	r3, #0
 800486e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004870:	2300      	movs	r3, #0
 8004872:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 8098 	beq.w	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004882:	2300      	movs	r3, #0
 8004884:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004886:	4b43      	ldr	r3, [pc, #268]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800488a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10d      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004892:	4b40      	ldr	r3, [pc, #256]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004896:	4a3f      	ldr	r2, [pc, #252]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800489c:	6593      	str	r3, [r2, #88]	@ 0x58
 800489e:	4b3d      	ldr	r3, [pc, #244]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a6:	60bb      	str	r3, [r7, #8]
 80048a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048aa:	2301      	movs	r3, #1
 80048ac:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a39      	ldr	r2, [pc, #228]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048ba:	f7fd f889 	bl	80019d0 <HAL_GetTick>
 80048be:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048c0:	e009      	b.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048c2:	f7fd f885 	bl	80019d0 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d902      	bls.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	74fb      	strb	r3, [r7, #19]
        break;
 80048d4:	e005      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048d6:	4b30      	ldr	r3, [pc, #192]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0ef      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80048e2:	7cfb      	ldrb	r3, [r7, #19]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d159      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048f2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d01e      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	429a      	cmp	r2, r3
 8004902:	d019      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004904:	4b23      	ldr	r3, [pc, #140]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800490e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004910:	4b20      	ldr	r3, [pc, #128]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004916:	4a1f      	ldr	r2, [pc, #124]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800491c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004920:	4b1c      	ldr	r3, [pc, #112]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004926:	4a1b      	ldr	r2, [pc, #108]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004930:	4a18      	ldr	r2, [pc, #96]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d016      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004942:	f7fd f845 	bl	80019d0 <HAL_GetTick>
 8004946:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004948:	e00b      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494a:	f7fd f841 	bl	80019d0 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004958:	4293      	cmp	r3, r2
 800495a:	d902      	bls.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	74fb      	strb	r3, [r7, #19]
            break;
 8004960:	e006      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004962:	4b0c      	ldr	r3, [pc, #48]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0ec      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10b      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004976:	4b07      	ldr	r3, [pc, #28]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	4903      	ldr	r1, [pc, #12]	@ (8004994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800498c:	e008      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800498e:	7cfb      	ldrb	r3, [r7, #19]
 8004990:	74bb      	strb	r3, [r7, #18]
 8004992:	e005      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004994:	40021000 	.word	0x40021000
 8004998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800499c:	7cfb      	ldrb	r3, [r7, #19]
 800499e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049a0:	7c7b      	ldrb	r3, [r7, #17]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d105      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a6:	4ba6      	ldr	r3, [pc, #664]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049aa:	4aa5      	ldr	r2, [pc, #660]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049be:	4ba0      	ldr	r3, [pc, #640]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c4:	f023 0203 	bic.w	r2, r3, #3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	499c      	ldr	r1, [pc, #624]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049e0:	4b97      	ldr	r3, [pc, #604]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e6:	f023 020c 	bic.w	r2, r3, #12
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	4994      	ldr	r1, [pc, #592]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a02:	4b8f      	ldr	r3, [pc, #572]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a08:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	498b      	ldr	r1, [pc, #556]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a24:	4b86      	ldr	r3, [pc, #536]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	4983      	ldr	r1, [pc, #524]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a46:	4b7e      	ldr	r3, [pc, #504]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	497a      	ldr	r1, [pc, #488]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a68:	4b75      	ldr	r3, [pc, #468]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	4972      	ldr	r1, [pc, #456]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a90:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	4969      	ldr	r1, [pc, #420]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004aac:	4b64      	ldr	r3, [pc, #400]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	4961      	ldr	r1, [pc, #388]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ace:	4b5c      	ldr	r3, [pc, #368]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	4958      	ldr	r1, [pc, #352]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d015      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004af0:	4b53      	ldr	r3, [pc, #332]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afe:	4950      	ldr	r1, [pc, #320]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b0e:	d105      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b10:	4b4b      	ldr	r3, [pc, #300]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a4a      	ldr	r2, [pc, #296]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b1a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d015      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b28:	4b45      	ldr	r3, [pc, #276]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b36:	4942      	ldr	r1, [pc, #264]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b46:	d105      	bne.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b48:	4b3d      	ldr	r3, [pc, #244]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	4a3c      	ldr	r2, [pc, #240]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b52:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d015      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b60:	4b37      	ldr	r3, [pc, #220]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b66:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	4934      	ldr	r1, [pc, #208]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b7e:	d105      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b80:	4b2f      	ldr	r3, [pc, #188]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	4a2e      	ldr	r2, [pc, #184]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b8a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d015      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b98:	4b29      	ldr	r3, [pc, #164]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ba6:	4926      	ldr	r1, [pc, #152]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bb6:	d105      	bne.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb8:	4b21      	ldr	r3, [pc, #132]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	4a20      	ldr	r2, [pc, #128]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bc2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d015      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bde:	4918      	ldr	r1, [pc, #96]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bee:	d105      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bf0:	4b13      	ldr	r3, [pc, #76]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	4a12      	ldr	r2, [pc, #72]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bfa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d015      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c08:	4b0d      	ldr	r3, [pc, #52]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c16:	490a      	ldr	r1, [pc, #40]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c26:	d105      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c28:	4b05      	ldr	r3, [pc, #20]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	4a04      	ldr	r2, [pc, #16]	@ (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c34:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40021000 	.word	0x40021000

08004c44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e049      	b.n	8004cea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d106      	bne.n	8004c70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7fc fbd0 	bl	8001410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	3304      	adds	r3, #4
 8004c80:	4619      	mov	r1, r3
 8004c82:	4610      	mov	r0, r2
 8004c84:	f000 fd88 	bl	8005798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d001      	beq.n	8004d0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e04a      	b.n	8004da2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f042 0201 	orr.w	r2, r2, #1
 8004d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a21      	ldr	r2, [pc, #132]	@ (8004db0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d018      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x6c>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d36:	d013      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x6c>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004db4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00e      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x6c>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a1c      	ldr	r2, [pc, #112]	@ (8004db8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d009      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x6c>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a1a      	ldr	r2, [pc, #104]	@ (8004dbc <HAL_TIM_Base_Start_IT+0xc8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d004      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x6c>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a19      	ldr	r2, [pc, #100]	@ (8004dc0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d115      	bne.n	8004d8c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	4b17      	ldr	r3, [pc, #92]	@ (8004dc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2b06      	cmp	r3, #6
 8004d70:	d015      	beq.n	8004d9e <HAL_TIM_Base_Start_IT+0xaa>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d78:	d011      	beq.n	8004d9e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0201 	orr.w	r2, r2, #1
 8004d88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8a:	e008      	b.n	8004d9e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0201 	orr.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e000      	b.n	8004da0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d9e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	40012c00 	.word	0x40012c00
 8004db4:	40000400 	.word	0x40000400
 8004db8:	40000800 	.word	0x40000800
 8004dbc:	40013400 	.word	0x40013400
 8004dc0:	40014000 	.word	0x40014000
 8004dc4:	00010007 	.word	0x00010007

08004dc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e049      	b.n	8004e6e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f841 	bl	8004e76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3304      	adds	r3, #4
 8004e04:	4619      	mov	r1, r3
 8004e06:	4610      	mov	r0, r2
 8004e08:	f000 fcc6 	bl	8005798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b083      	sub	sp, #12
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d109      	bne.n	8004eb0 <HAL_TIM_PWM_Start+0x24>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	bf14      	ite	ne
 8004ea8:	2301      	movne	r3, #1
 8004eaa:	2300      	moveq	r3, #0
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	e03c      	b.n	8004f2a <HAL_TIM_PWM_Start+0x9e>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b04      	cmp	r3, #4
 8004eb4:	d109      	bne.n	8004eca <HAL_TIM_PWM_Start+0x3e>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	bf14      	ite	ne
 8004ec2:	2301      	movne	r3, #1
 8004ec4:	2300      	moveq	r3, #0
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	e02f      	b.n	8004f2a <HAL_TIM_PWM_Start+0x9e>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d109      	bne.n	8004ee4 <HAL_TIM_PWM_Start+0x58>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	bf14      	ite	ne
 8004edc:	2301      	movne	r3, #1
 8004ede:	2300      	moveq	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	e022      	b.n	8004f2a <HAL_TIM_PWM_Start+0x9e>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b0c      	cmp	r3, #12
 8004ee8:	d109      	bne.n	8004efe <HAL_TIM_PWM_Start+0x72>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	bf14      	ite	ne
 8004ef6:	2301      	movne	r3, #1
 8004ef8:	2300      	moveq	r3, #0
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	e015      	b.n	8004f2a <HAL_TIM_PWM_Start+0x9e>
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	2b10      	cmp	r3, #16
 8004f02:	d109      	bne.n	8004f18 <HAL_TIM_PWM_Start+0x8c>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	bf14      	ite	ne
 8004f10:	2301      	movne	r3, #1
 8004f12:	2300      	moveq	r3, #0
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	e008      	b.n	8004f2a <HAL_TIM_PWM_Start+0x9e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	bf14      	ite	ne
 8004f24:	2301      	movne	r3, #1
 8004f26:	2300      	moveq	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e097      	b.n	8005062 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d104      	bne.n	8004f42 <HAL_TIM_PWM_Start+0xb6>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f40:	e023      	b.n	8004f8a <HAL_TIM_PWM_Start+0xfe>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d104      	bne.n	8004f52 <HAL_TIM_PWM_Start+0xc6>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f50:	e01b      	b.n	8004f8a <HAL_TIM_PWM_Start+0xfe>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d104      	bne.n	8004f62 <HAL_TIM_PWM_Start+0xd6>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f60:	e013      	b.n	8004f8a <HAL_TIM_PWM_Start+0xfe>
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b0c      	cmp	r3, #12
 8004f66:	d104      	bne.n	8004f72 <HAL_TIM_PWM_Start+0xe6>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f70:	e00b      	b.n	8004f8a <HAL_TIM_PWM_Start+0xfe>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b10      	cmp	r3, #16
 8004f76:	d104      	bne.n	8004f82 <HAL_TIM_PWM_Start+0xf6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f80:	e003      	b.n	8004f8a <HAL_TIM_PWM_Start+0xfe>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	6839      	ldr	r1, [r7, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f001 f82e 	bl	8005ff4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a33      	ldr	r2, [pc, #204]	@ (800506c <HAL_TIM_PWM_Start+0x1e0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <HAL_TIM_PWM_Start+0x13e>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a32      	ldr	r2, [pc, #200]	@ (8005070 <HAL_TIM_PWM_Start+0x1e4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00e      	beq.n	8004fca <HAL_TIM_PWM_Start+0x13e>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a30      	ldr	r2, [pc, #192]	@ (8005074 <HAL_TIM_PWM_Start+0x1e8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d009      	beq.n	8004fca <HAL_TIM_PWM_Start+0x13e>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a2f      	ldr	r2, [pc, #188]	@ (8005078 <HAL_TIM_PWM_Start+0x1ec>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_PWM_Start+0x13e>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a2d      	ldr	r2, [pc, #180]	@ (800507c <HAL_TIM_PWM_Start+0x1f0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d101      	bne.n	8004fce <HAL_TIM_PWM_Start+0x142>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e000      	b.n	8004fd0 <HAL_TIM_PWM_Start+0x144>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d007      	beq.n	8004fe4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fe2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a20      	ldr	r2, [pc, #128]	@ (800506c <HAL_TIM_PWM_Start+0x1e0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d018      	beq.n	8005020 <HAL_TIM_PWM_Start+0x194>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff6:	d013      	beq.n	8005020 <HAL_TIM_PWM_Start+0x194>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a20      	ldr	r2, [pc, #128]	@ (8005080 <HAL_TIM_PWM_Start+0x1f4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00e      	beq.n	8005020 <HAL_TIM_PWM_Start+0x194>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a1f      	ldr	r2, [pc, #124]	@ (8005084 <HAL_TIM_PWM_Start+0x1f8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d009      	beq.n	8005020 <HAL_TIM_PWM_Start+0x194>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a17      	ldr	r2, [pc, #92]	@ (8005070 <HAL_TIM_PWM_Start+0x1e4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d004      	beq.n	8005020 <HAL_TIM_PWM_Start+0x194>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a16      	ldr	r2, [pc, #88]	@ (8005074 <HAL_TIM_PWM_Start+0x1e8>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d115      	bne.n	800504c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	4b18      	ldr	r3, [pc, #96]	@ (8005088 <HAL_TIM_PWM_Start+0x1fc>)
 8005028:	4013      	ands	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b06      	cmp	r3, #6
 8005030:	d015      	beq.n	800505e <HAL_TIM_PWM_Start+0x1d2>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005038:	d011      	beq.n	800505e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0201 	orr.w	r2, r2, #1
 8005048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800504a:	e008      	b.n	800505e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	e000      	b.n	8005060 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40012c00 	.word	0x40012c00
 8005070:	40013400 	.word	0x40013400
 8005074:	40014000 	.word	0x40014000
 8005078:	40014400 	.word	0x40014400
 800507c:	40014800 	.word	0x40014800
 8005080:	40000400 	.word	0x40000400
 8005084:	40000800 	.word	0x40000800
 8005088:	00010007 	.word	0x00010007

0800508c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d020      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d01b      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f06f 0202 	mvn.w	r2, #2
 80050c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fb40 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 80050dc:	e005      	b.n	80050ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fb32 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fb43 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d020      	beq.n	800513c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01b      	beq.n	800513c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f06f 0204 	mvn.w	r2, #4
 800510c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2202      	movs	r2, #2
 8005112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fb1a 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005128:	e005      	b.n	8005136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fb0c 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fb1d 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 0308 	and.w	r3, r3, #8
 8005142:	2b00      	cmp	r3, #0
 8005144:	d020      	beq.n	8005188 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d01b      	beq.n	8005188 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0208 	mvn.w	r2, #8
 8005158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2204      	movs	r2, #4
 800515e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 faf4 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005174:	e005      	b.n	8005182 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fae6 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 faf7 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f003 0310 	and.w	r3, r3, #16
 800518e:	2b00      	cmp	r3, #0
 8005190:	d020      	beq.n	80051d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f003 0310 	and.w	r3, r3, #16
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01b      	beq.n	80051d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0210 	mvn.w	r2, #16
 80051a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2208      	movs	r2, #8
 80051aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 face 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 80051c0:	e005      	b.n	80051ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 fac0 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fad1 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00c      	beq.n	80051f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d007      	beq.n	80051f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f06f 0201 	mvn.w	r2, #1
 80051f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7fb fe56 	bl	8000ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d104      	bne.n	800520c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00c      	beq.n	8005226 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005212:	2b00      	cmp	r3, #0
 8005214:	d007      	beq.n	8005226 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800521e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f001 f825 	bl	8006270 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00c      	beq.n	800524a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005236:	2b00      	cmp	r3, #0
 8005238:	d007      	beq.n	800524a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f001 f81d 	bl	8006284 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00c      	beq.n	800526e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800525a:	2b00      	cmp	r3, #0
 800525c:	d007      	beq.n	800526e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 fa8b 	bl	8005784 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f003 0320 	and.w	r3, r3, #32
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00c      	beq.n	8005292 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f003 0320 	and.w	r3, r3, #32
 800527e:	2b00      	cmp	r3, #0
 8005280:	d007      	beq.n	8005292 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f06f 0220 	mvn.w	r2, #32
 800528a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 ffe5 	bl	800625c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00c      	beq.n	80052b6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80052ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 fff1 	bl	8006298 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00c      	beq.n	80052da <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80052d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 ffe9 	bl	80062ac <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00c      	beq.n	80052fe <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d007      	beq.n	80052fe <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80052f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f000 ffe1 	bl	80062c0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00c      	beq.n	8005322 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d007      	beq.n	8005322 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800531a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 ffd9 	bl	80062d4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005322:	bf00      	nop
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
	...

0800532c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005342:	2b01      	cmp	r3, #1
 8005344:	d101      	bne.n	800534a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005346:	2302      	movs	r3, #2
 8005348:	e0ff      	b.n	800554a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b14      	cmp	r3, #20
 8005356:	f200 80f0 	bhi.w	800553a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800535a:	a201      	add	r2, pc, #4	@ (adr r2, 8005360 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	080053b5 	.word	0x080053b5
 8005364:	0800553b 	.word	0x0800553b
 8005368:	0800553b 	.word	0x0800553b
 800536c:	0800553b 	.word	0x0800553b
 8005370:	080053f5 	.word	0x080053f5
 8005374:	0800553b 	.word	0x0800553b
 8005378:	0800553b 	.word	0x0800553b
 800537c:	0800553b 	.word	0x0800553b
 8005380:	08005437 	.word	0x08005437
 8005384:	0800553b 	.word	0x0800553b
 8005388:	0800553b 	.word	0x0800553b
 800538c:	0800553b 	.word	0x0800553b
 8005390:	08005477 	.word	0x08005477
 8005394:	0800553b 	.word	0x0800553b
 8005398:	0800553b 	.word	0x0800553b
 800539c:	0800553b 	.word	0x0800553b
 80053a0:	080054b9 	.word	0x080054b9
 80053a4:	0800553b 	.word	0x0800553b
 80053a8:	0800553b 	.word	0x0800553b
 80053ac:	0800553b 	.word	0x0800553b
 80053b0:	080054f9 	.word	0x080054f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68b9      	ldr	r1, [r7, #8]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 fa88 	bl	80058d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699a      	ldr	r2, [r3, #24]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0208 	orr.w	r2, r2, #8
 80053ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699a      	ldr	r2, [r3, #24]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0204 	bic.w	r2, r2, #4
 80053de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6999      	ldr	r1, [r3, #24]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	691a      	ldr	r2, [r3, #16]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	619a      	str	r2, [r3, #24]
      break;
 80053f2:	e0a5      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68b9      	ldr	r1, [r7, #8]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f000 faf8 	bl	80059f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	699a      	ldr	r2, [r3, #24]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800540e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800541e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6999      	ldr	r1, [r3, #24]
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	021a      	lsls	r2, r3, #8
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	619a      	str	r2, [r3, #24]
      break;
 8005434:	e084      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68b9      	ldr	r1, [r7, #8]
 800543c:	4618      	mov	r0, r3
 800543e:	f000 fb61 	bl	8005b04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	69da      	ldr	r2, [r3, #28]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f042 0208 	orr.w	r2, r2, #8
 8005450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69da      	ldr	r2, [r3, #28]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0204 	bic.w	r2, r2, #4
 8005460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	69d9      	ldr	r1, [r3, #28]
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	61da      	str	r2, [r3, #28]
      break;
 8005474:	e064      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68b9      	ldr	r1, [r7, #8]
 800547c:	4618      	mov	r0, r3
 800547e:	f000 fbc9 	bl	8005c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	69da      	ldr	r2, [r3, #28]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005490:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69da      	ldr	r2, [r3, #28]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	69d9      	ldr	r1, [r3, #28]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	021a      	lsls	r2, r3, #8
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	61da      	str	r2, [r3, #28]
      break;
 80054b6:	e043      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68b9      	ldr	r1, [r7, #8]
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 fc32 	bl	8005d28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0208 	orr.w	r2, r2, #8
 80054d2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 0204 	bic.w	r2, r2, #4
 80054e2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	691a      	ldr	r2, [r3, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80054f6:	e023      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fc76 	bl	8005df0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005512:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005522:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	021a      	lsls	r2, r3, #8
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005538:	e002      	b.n	8005540 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	75fb      	strb	r3, [r7, #23]
      break;
 800553e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005548:	7dfb      	ldrb	r3, [r7, #23]
}
 800554a:	4618      	mov	r0, r3
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop

08005554 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <HAL_TIM_ConfigClockSource+0x1c>
 800556c:	2302      	movs	r3, #2
 800556e:	e0de      	b.n	800572e <HAL_TIM_ConfigClockSource+0x1da>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2202      	movs	r2, #2
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800558e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800559a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a63      	ldr	r2, [pc, #396]	@ (8005738 <HAL_TIM_ConfigClockSource+0x1e4>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	f000 80a9 	beq.w	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 80055b0:	4a61      	ldr	r2, [pc, #388]	@ (8005738 <HAL_TIM_ConfigClockSource+0x1e4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	f200 80ae 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 80055b8:	4a60      	ldr	r2, [pc, #384]	@ (800573c <HAL_TIM_ConfigClockSource+0x1e8>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	f000 80a1 	beq.w	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 80055c0:	4a5e      	ldr	r2, [pc, #376]	@ (800573c <HAL_TIM_ConfigClockSource+0x1e8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	f200 80a6 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 80055c8:	4a5d      	ldr	r2, [pc, #372]	@ (8005740 <HAL_TIM_ConfigClockSource+0x1ec>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	f000 8099 	beq.w	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 80055d0:	4a5b      	ldr	r2, [pc, #364]	@ (8005740 <HAL_TIM_ConfigClockSource+0x1ec>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	f200 809e 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 80055d8:	4a5a      	ldr	r2, [pc, #360]	@ (8005744 <HAL_TIM_ConfigClockSource+0x1f0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	f000 8091 	beq.w	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 80055e0:	4a58      	ldr	r2, [pc, #352]	@ (8005744 <HAL_TIM_ConfigClockSource+0x1f0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	f200 8096 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 80055e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80055ec:	f000 8089 	beq.w	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 80055f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80055f4:	f200 808e 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 80055f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055fc:	d03e      	beq.n	800567c <HAL_TIM_ConfigClockSource+0x128>
 80055fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005602:	f200 8087 	bhi.w	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 8005606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560a:	f000 8086 	beq.w	800571a <HAL_TIM_ConfigClockSource+0x1c6>
 800560e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005612:	d87f      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 8005614:	2b70      	cmp	r3, #112	@ 0x70
 8005616:	d01a      	beq.n	800564e <HAL_TIM_ConfigClockSource+0xfa>
 8005618:	2b70      	cmp	r3, #112	@ 0x70
 800561a:	d87b      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 800561c:	2b60      	cmp	r3, #96	@ 0x60
 800561e:	d050      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x16e>
 8005620:	2b60      	cmp	r3, #96	@ 0x60
 8005622:	d877      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 8005624:	2b50      	cmp	r3, #80	@ 0x50
 8005626:	d03c      	beq.n	80056a2 <HAL_TIM_ConfigClockSource+0x14e>
 8005628:	2b50      	cmp	r3, #80	@ 0x50
 800562a:	d873      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 800562c:	2b40      	cmp	r3, #64	@ 0x40
 800562e:	d058      	beq.n	80056e2 <HAL_TIM_ConfigClockSource+0x18e>
 8005630:	2b40      	cmp	r3, #64	@ 0x40
 8005632:	d86f      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 8005634:	2b30      	cmp	r3, #48	@ 0x30
 8005636:	d064      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 8005638:	2b30      	cmp	r3, #48	@ 0x30
 800563a:	d86b      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 800563c:	2b20      	cmp	r3, #32
 800563e:	d060      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 8005640:	2b20      	cmp	r3, #32
 8005642:	d867      	bhi.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
 8005644:	2b00      	cmp	r3, #0
 8005646:	d05c      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 8005648:	2b10      	cmp	r3, #16
 800564a:	d05a      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x1ae>
 800564c:	e062      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800565e:	f000 fca9 	bl	8005fb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005670:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	609a      	str	r2, [r3, #8]
      break;
 800567a:	e04f      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800568c:	f000 fc92 	bl	8005fb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689a      	ldr	r2, [r3, #8]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800569e:	609a      	str	r2, [r3, #8]
      break;
 80056a0:	e03c      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ae:	461a      	mov	r2, r3
 80056b0:	f000 fc04 	bl	8005ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2150      	movs	r1, #80	@ 0x50
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fc5d 	bl	8005f7a <TIM_ITRx_SetConfig>
      break;
 80056c0:	e02c      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056ce:	461a      	mov	r2, r3
 80056d0:	f000 fc23 	bl	8005f1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2160      	movs	r1, #96	@ 0x60
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fc4d 	bl	8005f7a <TIM_ITRx_SetConfig>
      break;
 80056e0:	e01c      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ee:	461a      	mov	r2, r3
 80056f0:	f000 fbe4 	bl	8005ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2140      	movs	r1, #64	@ 0x40
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fc3d 	bl	8005f7a <TIM_ITRx_SetConfig>
      break;
 8005700:	e00c      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4619      	mov	r1, r3
 800570c:	4610      	mov	r0, r2
 800570e:	f000 fc34 	bl	8005f7a <TIM_ITRx_SetConfig>
      break;
 8005712:	e003      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	73fb      	strb	r3, [r7, #15]
      break;
 8005718:	e000      	b.n	800571c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800571a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800572c:	7bfb      	ldrb	r3, [r7, #15]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	00100070 	.word	0x00100070
 800573c:	00100040 	.word	0x00100040
 8005740:	00100030 	.word	0x00100030
 8005744:	00100020 	.word	0x00100020

08005748 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a42      	ldr	r2, [pc, #264]	@ (80058b4 <TIM_Base_SetConfig+0x11c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d00f      	beq.n	80057d0 <TIM_Base_SetConfig+0x38>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b6:	d00b      	beq.n	80057d0 <TIM_Base_SetConfig+0x38>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a3f      	ldr	r2, [pc, #252]	@ (80058b8 <TIM_Base_SetConfig+0x120>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d007      	beq.n	80057d0 <TIM_Base_SetConfig+0x38>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a3e      	ldr	r2, [pc, #248]	@ (80058bc <TIM_Base_SetConfig+0x124>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_Base_SetConfig+0x38>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a3d      	ldr	r2, [pc, #244]	@ (80058c0 <TIM_Base_SetConfig+0x128>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d108      	bne.n	80057e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a33      	ldr	r2, [pc, #204]	@ (80058b4 <TIM_Base_SetConfig+0x11c>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d01b      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f0:	d017      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a30      	ldr	r2, [pc, #192]	@ (80058b8 <TIM_Base_SetConfig+0x120>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a2f      	ldr	r2, [pc, #188]	@ (80058bc <TIM_Base_SetConfig+0x124>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d00f      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a2e      	ldr	r2, [pc, #184]	@ (80058c0 <TIM_Base_SetConfig+0x128>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00b      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a2d      	ldr	r2, [pc, #180]	@ (80058c4 <TIM_Base_SetConfig+0x12c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d007      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a2c      	ldr	r2, [pc, #176]	@ (80058c8 <TIM_Base_SetConfig+0x130>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d003      	beq.n	8005822 <TIM_Base_SetConfig+0x8a>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a2b      	ldr	r2, [pc, #172]	@ (80058cc <TIM_Base_SetConfig+0x134>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d108      	bne.n	8005834 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	4313      	orrs	r3, r2
 8005832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	4313      	orrs	r3, r2
 8005840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a16      	ldr	r2, [pc, #88]	@ (80058b4 <TIM_Base_SetConfig+0x11c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d00f      	beq.n	8005880 <TIM_Base_SetConfig+0xe8>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a17      	ldr	r2, [pc, #92]	@ (80058c0 <TIM_Base_SetConfig+0x128>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00b      	beq.n	8005880 <TIM_Base_SetConfig+0xe8>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a16      	ldr	r2, [pc, #88]	@ (80058c4 <TIM_Base_SetConfig+0x12c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d007      	beq.n	8005880 <TIM_Base_SetConfig+0xe8>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a15      	ldr	r2, [pc, #84]	@ (80058c8 <TIM_Base_SetConfig+0x130>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d003      	beq.n	8005880 <TIM_Base_SetConfig+0xe8>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a14      	ldr	r2, [pc, #80]	@ (80058cc <TIM_Base_SetConfig+0x134>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d103      	bne.n	8005888 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	691a      	ldr	r2, [r3, #16]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b01      	cmp	r3, #1
 8005898:	d105      	bne.n	80058a6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f023 0201 	bic.w	r2, r3, #1
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	611a      	str	r2, [r3, #16]
  }
}
 80058a6:	bf00      	nop
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40012c00 	.word	0x40012c00
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40013400 	.word	0x40013400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800

080058d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	f023 0201 	bic.w	r2, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0303 	bic.w	r3, r3, #3
 800590a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f023 0302 	bic.w	r3, r3, #2
 800591c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a2c      	ldr	r2, [pc, #176]	@ (80059dc <TIM_OC1_SetConfig+0x10c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00f      	beq.n	8005950 <TIM_OC1_SetConfig+0x80>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a2b      	ldr	r2, [pc, #172]	@ (80059e0 <TIM_OC1_SetConfig+0x110>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00b      	beq.n	8005950 <TIM_OC1_SetConfig+0x80>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a2a      	ldr	r2, [pc, #168]	@ (80059e4 <TIM_OC1_SetConfig+0x114>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d007      	beq.n	8005950 <TIM_OC1_SetConfig+0x80>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a29      	ldr	r2, [pc, #164]	@ (80059e8 <TIM_OC1_SetConfig+0x118>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_OC1_SetConfig+0x80>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a28      	ldr	r2, [pc, #160]	@ (80059ec <TIM_OC1_SetConfig+0x11c>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10c      	bne.n	800596a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f023 0308 	bic.w	r3, r3, #8
 8005956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	4313      	orrs	r3, r2
 8005960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f023 0304 	bic.w	r3, r3, #4
 8005968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a1b      	ldr	r2, [pc, #108]	@ (80059dc <TIM_OC1_SetConfig+0x10c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00f      	beq.n	8005992 <TIM_OC1_SetConfig+0xc2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a1a      	ldr	r2, [pc, #104]	@ (80059e0 <TIM_OC1_SetConfig+0x110>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00b      	beq.n	8005992 <TIM_OC1_SetConfig+0xc2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a19      	ldr	r2, [pc, #100]	@ (80059e4 <TIM_OC1_SetConfig+0x114>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <TIM_OC1_SetConfig+0xc2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a18      	ldr	r2, [pc, #96]	@ (80059e8 <TIM_OC1_SetConfig+0x118>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d003      	beq.n	8005992 <TIM_OC1_SetConfig+0xc2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a17      	ldr	r2, [pc, #92]	@ (80059ec <TIM_OC1_SetConfig+0x11c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d111      	bne.n	80059b6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685a      	ldr	r2, [r3, #4]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	621a      	str	r2, [r3, #32]
}
 80059d0:	bf00      	nop
 80059d2:	371c      	adds	r7, #28
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	40012c00 	.word	0x40012c00
 80059e0:	40013400 	.word	0x40013400
 80059e4:	40014000 	.word	0x40014000
 80059e8:	40014400 	.word	0x40014400
 80059ec:	40014800 	.word	0x40014800

080059f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	f023 0210 	bic.w	r2, r3, #16
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	021b      	lsls	r3, r3, #8
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f023 0320 	bic.w	r3, r3, #32
 8005a3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	011b      	lsls	r3, r3, #4
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a28      	ldr	r2, [pc, #160]	@ (8005af0 <TIM_OC2_SetConfig+0x100>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_OC2_SetConfig+0x6c>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a27      	ldr	r2, [pc, #156]	@ (8005af4 <TIM_OC2_SetConfig+0x104>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d10d      	bne.n	8005a78 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8005af0 <TIM_OC2_SetConfig+0x100>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d00f      	beq.n	8005aa0 <TIM_OC2_SetConfig+0xb0>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a1c      	ldr	r2, [pc, #112]	@ (8005af4 <TIM_OC2_SetConfig+0x104>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d00b      	beq.n	8005aa0 <TIM_OC2_SetConfig+0xb0>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8005af8 <TIM_OC2_SetConfig+0x108>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d007      	beq.n	8005aa0 <TIM_OC2_SetConfig+0xb0>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <TIM_OC2_SetConfig+0x10c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d003      	beq.n	8005aa0 <TIM_OC2_SetConfig+0xb0>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a19      	ldr	r2, [pc, #100]	@ (8005b00 <TIM_OC2_SetConfig+0x110>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d113      	bne.n	8005ac8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40013400 	.word	0x40013400
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800

08005b04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0303 	bic.w	r3, r3, #3
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	021b      	lsls	r3, r3, #8
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a27      	ldr	r2, [pc, #156]	@ (8005c00 <TIM_OC3_SetConfig+0xfc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d003      	beq.n	8005b6e <TIM_OC3_SetConfig+0x6a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a26      	ldr	r2, [pc, #152]	@ (8005c04 <TIM_OC3_SetConfig+0x100>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d10d      	bne.n	8005b8a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	021b      	lsls	r3, r3, #8
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005c00 <TIM_OC3_SetConfig+0xfc>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d00f      	beq.n	8005bb2 <TIM_OC3_SetConfig+0xae>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a1b      	ldr	r2, [pc, #108]	@ (8005c04 <TIM_OC3_SetConfig+0x100>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00b      	beq.n	8005bb2 <TIM_OC3_SetConfig+0xae>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <TIM_OC3_SetConfig+0x104>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d007      	beq.n	8005bb2 <TIM_OC3_SetConfig+0xae>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a19      	ldr	r2, [pc, #100]	@ (8005c0c <TIM_OC3_SetConfig+0x108>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d003      	beq.n	8005bb2 <TIM_OC3_SetConfig+0xae>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a18      	ldr	r2, [pc, #96]	@ (8005c10 <TIM_OC3_SetConfig+0x10c>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d113      	bne.n	8005bda <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	011b      	lsls	r3, r3, #4
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	011b      	lsls	r3, r3, #4
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	621a      	str	r2, [r3, #32]
}
 8005bf4:	bf00      	nop
 8005bf6:	371c      	adds	r7, #28
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	40012c00 	.word	0x40012c00
 8005c04:	40013400 	.word	0x40013400
 8005c08:	40014000 	.word	0x40014000
 8005c0c:	40014400 	.word	0x40014400
 8005c10:	40014800 	.word	0x40014800

08005c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	031b      	lsls	r3, r3, #12
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a28      	ldr	r2, [pc, #160]	@ (8005d14 <TIM_OC4_SetConfig+0x100>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d003      	beq.n	8005c80 <TIM_OC4_SetConfig+0x6c>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a27      	ldr	r2, [pc, #156]	@ (8005d18 <TIM_OC4_SetConfig+0x104>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d10d      	bne.n	8005c9c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	031b      	lsls	r3, r3, #12
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005d14 <TIM_OC4_SetConfig+0x100>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d00f      	beq.n	8005cc4 <TIM_OC4_SetConfig+0xb0>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d18 <TIM_OC4_SetConfig+0x104>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d00b      	beq.n	8005cc4 <TIM_OC4_SetConfig+0xb0>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a1b      	ldr	r2, [pc, #108]	@ (8005d1c <TIM_OC4_SetConfig+0x108>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d007      	beq.n	8005cc4 <TIM_OC4_SetConfig+0xb0>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8005d20 <TIM_OC4_SetConfig+0x10c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d003      	beq.n	8005cc4 <TIM_OC4_SetConfig+0xb0>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a19      	ldr	r2, [pc, #100]	@ (8005d24 <TIM_OC4_SetConfig+0x110>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d113      	bne.n	8005cec <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005cd2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	019b      	lsls	r3, r3, #6
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	019b      	lsls	r3, r3, #6
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685a      	ldr	r2, [r3, #4]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	621a      	str	r2, [r3, #32]
}
 8005d06:	bf00      	nop
 8005d08:	371c      	adds	r7, #28
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40012c00 	.word	0x40012c00
 8005d18:	40013400 	.word	0x40013400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	40014400 	.word	0x40014400
 8005d24:	40014800 	.word	0x40014800

08005d28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005d6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	041b      	lsls	r3, r3, #16
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a17      	ldr	r2, [pc, #92]	@ (8005ddc <TIM_OC5_SetConfig+0xb4>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d00f      	beq.n	8005da2 <TIM_OC5_SetConfig+0x7a>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a16      	ldr	r2, [pc, #88]	@ (8005de0 <TIM_OC5_SetConfig+0xb8>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00b      	beq.n	8005da2 <TIM_OC5_SetConfig+0x7a>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a15      	ldr	r2, [pc, #84]	@ (8005de4 <TIM_OC5_SetConfig+0xbc>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d007      	beq.n	8005da2 <TIM_OC5_SetConfig+0x7a>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a14      	ldr	r2, [pc, #80]	@ (8005de8 <TIM_OC5_SetConfig+0xc0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d003      	beq.n	8005da2 <TIM_OC5_SetConfig+0x7a>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a13      	ldr	r2, [pc, #76]	@ (8005dec <TIM_OC5_SetConfig+0xc4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d109      	bne.n	8005db6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005da8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	021b      	lsls	r3, r3, #8
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	621a      	str	r2, [r3, #32]
}
 8005dd0:	bf00      	nop
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40013400 	.word	0x40013400
 8005de4:	40014000 	.word	0x40014000
 8005de8:	40014400 	.word	0x40014400
 8005dec:	40014800 	.word	0x40014800

08005df0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	021b      	lsls	r3, r3, #8
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	051b      	lsls	r3, r3, #20
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a18      	ldr	r2, [pc, #96]	@ (8005ea8 <TIM_OC6_SetConfig+0xb8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d00f      	beq.n	8005e6c <TIM_OC6_SetConfig+0x7c>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a17      	ldr	r2, [pc, #92]	@ (8005eac <TIM_OC6_SetConfig+0xbc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d00b      	beq.n	8005e6c <TIM_OC6_SetConfig+0x7c>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a16      	ldr	r2, [pc, #88]	@ (8005eb0 <TIM_OC6_SetConfig+0xc0>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d007      	beq.n	8005e6c <TIM_OC6_SetConfig+0x7c>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a15      	ldr	r2, [pc, #84]	@ (8005eb4 <TIM_OC6_SetConfig+0xc4>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d003      	beq.n	8005e6c <TIM_OC6_SetConfig+0x7c>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a14      	ldr	r2, [pc, #80]	@ (8005eb8 <TIM_OC6_SetConfig+0xc8>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d109      	bne.n	8005e80 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	029b      	lsls	r3, r3, #10
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	621a      	str	r2, [r3, #32]
}
 8005e9a:	bf00      	nop
 8005e9c:	371c      	adds	r7, #28
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40013400 	.word	0x40013400
 8005eb0:	40014000 	.word	0x40014000
 8005eb4:	40014400 	.word	0x40014400
 8005eb8:	40014800 	.word	0x40014800

08005ebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	f023 0201 	bic.w	r2, r3, #1
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	011b      	lsls	r3, r3, #4
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f023 030a 	bic.w	r3, r3, #10
 8005ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	621a      	str	r2, [r3, #32]
}
 8005f0e:	bf00      	nop
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b087      	sub	sp, #28
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	60f8      	str	r0, [r7, #12]
 8005f22:	60b9      	str	r1, [r7, #8]
 8005f24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	f023 0210 	bic.w	r2, r3, #16
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	031b      	lsls	r3, r3, #12
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	621a      	str	r2, [r3, #32]
}
 8005f6e:	bf00      	nop
 8005f70:	371c      	adds	r7, #28
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b085      	sub	sp, #20
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
 8005f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005f90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	f043 0307 	orr.w	r3, r3, #7
 8005fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	609a      	str	r2, [r3, #8]
}
 8005fa8:	bf00      	nop
 8005faa:	3714      	adds	r7, #20
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
 8005fc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	021a      	lsls	r2, r3, #8
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	609a      	str	r2, [r3, #8]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f003 031f 	and.w	r3, r3, #31
 8006006:	2201      	movs	r2, #1
 8006008:	fa02 f303 	lsl.w	r3, r2, r3
 800600c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1a      	ldr	r2, [r3, #32]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	43db      	mvns	r3, r3
 8006016:	401a      	ands	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1a      	ldr	r2, [r3, #32]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f003 031f 	and.w	r3, r3, #31
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	fa01 f303 	lsl.w	r3, r1, r3
 800602c:	431a      	orrs	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	621a      	str	r2, [r3, #32]
}
 8006032:	bf00      	nop
 8006034:	371c      	adds	r7, #28
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
	...

08006040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006054:	2302      	movs	r3, #2
 8006056:	e065      	b.n	8006124 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a2c      	ldr	r2, [pc, #176]	@ (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d004      	beq.n	800608c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a2b      	ldr	r2, [pc, #172]	@ (8006134 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d108      	bne.n	800609e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006092:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	4313      	orrs	r3, r2
 800609c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80060a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d018      	beq.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ce:	d013      	beq.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a18      	ldr	r2, [pc, #96]	@ (8006138 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d00e      	beq.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a17      	ldr	r2, [pc, #92]	@ (800613c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d009      	beq.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a12      	ldr	r2, [pc, #72]	@ (8006134 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d004      	beq.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a13      	ldr	r2, [pc, #76]	@ (8006140 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d10c      	bne.n	8006112 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	4313      	orrs	r3, r2
 8006108:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	40012c00 	.word	0x40012c00
 8006134:	40013400 	.word	0x40013400
 8006138:	40000400 	.word	0x40000400
 800613c:	40000800 	.word	0x40000800
 8006140:	40014000 	.word	0x40014000

08006144 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800615c:	2302      	movs	r3, #2
 800615e:	e073      	b.n	8006248 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	4313      	orrs	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4313      	orrs	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	041b      	lsls	r3, r3, #16
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	69db      	ldr	r3, [r3, #28]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a19      	ldr	r2, [pc, #100]	@ (8006254 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d004      	beq.n	80061fc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a18      	ldr	r2, [pc, #96]	@ (8006258 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d11c      	bne.n	8006236 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006206:	051b      	lsls	r3, r3, #20
 8006208:	4313      	orrs	r3, r2
 800620a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006224:	4313      	orrs	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	40012c00 	.word	0x40012c00
 8006258:	40013400 	.word	0x40013400

0800625c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d101      	bne.n	80062fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e042      	b.n	8006380 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006300:	2b00      	cmp	r3, #0
 8006302:	d106      	bne.n	8006312 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7fb f973 	bl	80015f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2224      	movs	r2, #36	@ 0x24
 8006316:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f022 0201 	bic.w	r2, r2, #1
 8006328:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 faf4 	bl	8006920 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f825 	bl	8006388 <UART_SetConfig>
 800633e:	4603      	mov	r3, r0
 8006340:	2b01      	cmp	r3, #1
 8006342:	d101      	bne.n	8006348 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e01b      	b.n	8006380 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006356:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689a      	ldr	r2, [r3, #8]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006366:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f042 0201 	orr.w	r2, r2, #1
 8006376:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fb73 	bl	8006a64 <UART_CheckIdleState>
 800637e:	4603      	mov	r3, r0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800638c:	b08c      	sub	sp, #48	@ 0x30
 800638e:	af00      	add	r7, sp, #0
 8006390:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006392:	2300      	movs	r3, #0
 8006394:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	689a      	ldr	r2, [r3, #8]
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	431a      	orrs	r2, r3
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	431a      	orrs	r2, r3
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	4bab      	ldr	r3, [pc, #684]	@ (8006664 <UART_SetConfig+0x2dc>)
 80063b8:	4013      	ands	r3, r2
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	6812      	ldr	r2, [r2, #0]
 80063be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063c0:	430b      	orrs	r3, r1
 80063c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4aa0      	ldr	r2, [pc, #640]	@ (8006668 <UART_SetConfig+0x2e0>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d004      	beq.n	80063f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063f0:	4313      	orrs	r3, r2
 80063f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80063fe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	6812      	ldr	r2, [r2, #0]
 8006406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006408:	430b      	orrs	r3, r1
 800640a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006412:	f023 010f 	bic.w	r1, r3, #15
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a91      	ldr	r2, [pc, #580]	@ (800666c <UART_SetConfig+0x2e4>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d125      	bne.n	8006478 <UART_SetConfig+0xf0>
 800642c:	4b90      	ldr	r3, [pc, #576]	@ (8006670 <UART_SetConfig+0x2e8>)
 800642e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b03      	cmp	r3, #3
 8006438:	d81a      	bhi.n	8006470 <UART_SetConfig+0xe8>
 800643a:	a201      	add	r2, pc, #4	@ (adr r2, 8006440 <UART_SetConfig+0xb8>)
 800643c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006440:	08006451 	.word	0x08006451
 8006444:	08006461 	.word	0x08006461
 8006448:	08006459 	.word	0x08006459
 800644c:	08006469 	.word	0x08006469
 8006450:	2301      	movs	r3, #1
 8006452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006456:	e0d6      	b.n	8006606 <UART_SetConfig+0x27e>
 8006458:	2302      	movs	r3, #2
 800645a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800645e:	e0d2      	b.n	8006606 <UART_SetConfig+0x27e>
 8006460:	2304      	movs	r3, #4
 8006462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006466:	e0ce      	b.n	8006606 <UART_SetConfig+0x27e>
 8006468:	2308      	movs	r3, #8
 800646a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800646e:	e0ca      	b.n	8006606 <UART_SetConfig+0x27e>
 8006470:	2310      	movs	r3, #16
 8006472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006476:	e0c6      	b.n	8006606 <UART_SetConfig+0x27e>
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a7d      	ldr	r2, [pc, #500]	@ (8006674 <UART_SetConfig+0x2ec>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d138      	bne.n	80064f4 <UART_SetConfig+0x16c>
 8006482:	4b7b      	ldr	r3, [pc, #492]	@ (8006670 <UART_SetConfig+0x2e8>)
 8006484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006488:	f003 030c 	and.w	r3, r3, #12
 800648c:	2b0c      	cmp	r3, #12
 800648e:	d82d      	bhi.n	80064ec <UART_SetConfig+0x164>
 8006490:	a201      	add	r2, pc, #4	@ (adr r2, 8006498 <UART_SetConfig+0x110>)
 8006492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006496:	bf00      	nop
 8006498:	080064cd 	.word	0x080064cd
 800649c:	080064ed 	.word	0x080064ed
 80064a0:	080064ed 	.word	0x080064ed
 80064a4:	080064ed 	.word	0x080064ed
 80064a8:	080064dd 	.word	0x080064dd
 80064ac:	080064ed 	.word	0x080064ed
 80064b0:	080064ed 	.word	0x080064ed
 80064b4:	080064ed 	.word	0x080064ed
 80064b8:	080064d5 	.word	0x080064d5
 80064bc:	080064ed 	.word	0x080064ed
 80064c0:	080064ed 	.word	0x080064ed
 80064c4:	080064ed 	.word	0x080064ed
 80064c8:	080064e5 	.word	0x080064e5
 80064cc:	2300      	movs	r3, #0
 80064ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064d2:	e098      	b.n	8006606 <UART_SetConfig+0x27e>
 80064d4:	2302      	movs	r3, #2
 80064d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064da:	e094      	b.n	8006606 <UART_SetConfig+0x27e>
 80064dc:	2304      	movs	r3, #4
 80064de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064e2:	e090      	b.n	8006606 <UART_SetConfig+0x27e>
 80064e4:	2308      	movs	r3, #8
 80064e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ea:	e08c      	b.n	8006606 <UART_SetConfig+0x27e>
 80064ec:	2310      	movs	r3, #16
 80064ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064f2:	e088      	b.n	8006606 <UART_SetConfig+0x27e>
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a5f      	ldr	r2, [pc, #380]	@ (8006678 <UART_SetConfig+0x2f0>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d125      	bne.n	800654a <UART_SetConfig+0x1c2>
 80064fe:	4b5c      	ldr	r3, [pc, #368]	@ (8006670 <UART_SetConfig+0x2e8>)
 8006500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006504:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006508:	2b30      	cmp	r3, #48	@ 0x30
 800650a:	d016      	beq.n	800653a <UART_SetConfig+0x1b2>
 800650c:	2b30      	cmp	r3, #48	@ 0x30
 800650e:	d818      	bhi.n	8006542 <UART_SetConfig+0x1ba>
 8006510:	2b20      	cmp	r3, #32
 8006512:	d00a      	beq.n	800652a <UART_SetConfig+0x1a2>
 8006514:	2b20      	cmp	r3, #32
 8006516:	d814      	bhi.n	8006542 <UART_SetConfig+0x1ba>
 8006518:	2b00      	cmp	r3, #0
 800651a:	d002      	beq.n	8006522 <UART_SetConfig+0x19a>
 800651c:	2b10      	cmp	r3, #16
 800651e:	d008      	beq.n	8006532 <UART_SetConfig+0x1aa>
 8006520:	e00f      	b.n	8006542 <UART_SetConfig+0x1ba>
 8006522:	2300      	movs	r3, #0
 8006524:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006528:	e06d      	b.n	8006606 <UART_SetConfig+0x27e>
 800652a:	2302      	movs	r3, #2
 800652c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006530:	e069      	b.n	8006606 <UART_SetConfig+0x27e>
 8006532:	2304      	movs	r3, #4
 8006534:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006538:	e065      	b.n	8006606 <UART_SetConfig+0x27e>
 800653a:	2308      	movs	r3, #8
 800653c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006540:	e061      	b.n	8006606 <UART_SetConfig+0x27e>
 8006542:	2310      	movs	r3, #16
 8006544:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006548:	e05d      	b.n	8006606 <UART_SetConfig+0x27e>
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a4b      	ldr	r2, [pc, #300]	@ (800667c <UART_SetConfig+0x2f4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d125      	bne.n	80065a0 <UART_SetConfig+0x218>
 8006554:	4b46      	ldr	r3, [pc, #280]	@ (8006670 <UART_SetConfig+0x2e8>)
 8006556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800655a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800655e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006560:	d016      	beq.n	8006590 <UART_SetConfig+0x208>
 8006562:	2bc0      	cmp	r3, #192	@ 0xc0
 8006564:	d818      	bhi.n	8006598 <UART_SetConfig+0x210>
 8006566:	2b80      	cmp	r3, #128	@ 0x80
 8006568:	d00a      	beq.n	8006580 <UART_SetConfig+0x1f8>
 800656a:	2b80      	cmp	r3, #128	@ 0x80
 800656c:	d814      	bhi.n	8006598 <UART_SetConfig+0x210>
 800656e:	2b00      	cmp	r3, #0
 8006570:	d002      	beq.n	8006578 <UART_SetConfig+0x1f0>
 8006572:	2b40      	cmp	r3, #64	@ 0x40
 8006574:	d008      	beq.n	8006588 <UART_SetConfig+0x200>
 8006576:	e00f      	b.n	8006598 <UART_SetConfig+0x210>
 8006578:	2300      	movs	r3, #0
 800657a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800657e:	e042      	b.n	8006606 <UART_SetConfig+0x27e>
 8006580:	2302      	movs	r3, #2
 8006582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006586:	e03e      	b.n	8006606 <UART_SetConfig+0x27e>
 8006588:	2304      	movs	r3, #4
 800658a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800658e:	e03a      	b.n	8006606 <UART_SetConfig+0x27e>
 8006590:	2308      	movs	r3, #8
 8006592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006596:	e036      	b.n	8006606 <UART_SetConfig+0x27e>
 8006598:	2310      	movs	r3, #16
 800659a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800659e:	e032      	b.n	8006606 <UART_SetConfig+0x27e>
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a30      	ldr	r2, [pc, #192]	@ (8006668 <UART_SetConfig+0x2e0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d12a      	bne.n	8006600 <UART_SetConfig+0x278>
 80065aa:	4b31      	ldr	r3, [pc, #196]	@ (8006670 <UART_SetConfig+0x2e8>)
 80065ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80065b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065b8:	d01a      	beq.n	80065f0 <UART_SetConfig+0x268>
 80065ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065be:	d81b      	bhi.n	80065f8 <UART_SetConfig+0x270>
 80065c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065c4:	d00c      	beq.n	80065e0 <UART_SetConfig+0x258>
 80065c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065ca:	d815      	bhi.n	80065f8 <UART_SetConfig+0x270>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <UART_SetConfig+0x250>
 80065d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065d4:	d008      	beq.n	80065e8 <UART_SetConfig+0x260>
 80065d6:	e00f      	b.n	80065f8 <UART_SetConfig+0x270>
 80065d8:	2300      	movs	r3, #0
 80065da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065de:	e012      	b.n	8006606 <UART_SetConfig+0x27e>
 80065e0:	2302      	movs	r3, #2
 80065e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065e6:	e00e      	b.n	8006606 <UART_SetConfig+0x27e>
 80065e8:	2304      	movs	r3, #4
 80065ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ee:	e00a      	b.n	8006606 <UART_SetConfig+0x27e>
 80065f0:	2308      	movs	r3, #8
 80065f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065f6:	e006      	b.n	8006606 <UART_SetConfig+0x27e>
 80065f8:	2310      	movs	r3, #16
 80065fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065fe:	e002      	b.n	8006606 <UART_SetConfig+0x27e>
 8006600:	2310      	movs	r3, #16
 8006602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a17      	ldr	r2, [pc, #92]	@ (8006668 <UART_SetConfig+0x2e0>)
 800660c:	4293      	cmp	r3, r2
 800660e:	f040 80a8 	bne.w	8006762 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006612:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006616:	2b08      	cmp	r3, #8
 8006618:	d834      	bhi.n	8006684 <UART_SetConfig+0x2fc>
 800661a:	a201      	add	r2, pc, #4	@ (adr r2, 8006620 <UART_SetConfig+0x298>)
 800661c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006620:	08006645 	.word	0x08006645
 8006624:	08006685 	.word	0x08006685
 8006628:	0800664d 	.word	0x0800664d
 800662c:	08006685 	.word	0x08006685
 8006630:	08006653 	.word	0x08006653
 8006634:	08006685 	.word	0x08006685
 8006638:	08006685 	.word	0x08006685
 800663c:	08006685 	.word	0x08006685
 8006640:	0800665b 	.word	0x0800665b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006644:	f7fe f86a 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8006648:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800664a:	e021      	b.n	8006690 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800664c:	4b0c      	ldr	r3, [pc, #48]	@ (8006680 <UART_SetConfig+0x2f8>)
 800664e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006650:	e01e      	b.n	8006690 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006652:	f7fd fff5 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8006656:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006658:	e01a      	b.n	8006690 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800665a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800665e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006660:	e016      	b.n	8006690 <UART_SetConfig+0x308>
 8006662:	bf00      	nop
 8006664:	cfff69f3 	.word	0xcfff69f3
 8006668:	40008000 	.word	0x40008000
 800666c:	40013800 	.word	0x40013800
 8006670:	40021000 	.word	0x40021000
 8006674:	40004400 	.word	0x40004400
 8006678:	40004800 	.word	0x40004800
 800667c:	40004c00 	.word	0x40004c00
 8006680:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006684:	2300      	movs	r3, #0
 8006686:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800668e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 812a 	beq.w	80068ec <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	4a9e      	ldr	r2, [pc, #632]	@ (8006918 <UART_SetConfig+0x590>)
 800669e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066a2:	461a      	mov	r2, r3
 80066a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80066aa:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	4613      	mov	r3, r2
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	4413      	add	r3, r2
 80066b6:	69ba      	ldr	r2, [r7, #24]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d305      	bcc.n	80066c8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d903      	bls.n	80066d0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066ce:	e10d      	b.n	80068ec <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	2200      	movs	r2, #0
 80066d4:	60bb      	str	r3, [r7, #8]
 80066d6:	60fa      	str	r2, [r7, #12]
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006918 <UART_SetConfig+0x590>)
 80066de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	2200      	movs	r2, #0
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	607a      	str	r2, [r7, #4]
 80066ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80066f2:	f7f9 fd91 	bl	8000218 <__aeabi_uldivmod>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	4610      	mov	r0, r2
 80066fc:	4619      	mov	r1, r3
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	f04f 0300 	mov.w	r3, #0
 8006706:	020b      	lsls	r3, r1, #8
 8006708:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800670c:	0202      	lsls	r2, r0, #8
 800670e:	6979      	ldr	r1, [r7, #20]
 8006710:	6849      	ldr	r1, [r1, #4]
 8006712:	0849      	lsrs	r1, r1, #1
 8006714:	2000      	movs	r0, #0
 8006716:	460c      	mov	r4, r1
 8006718:	4605      	mov	r5, r0
 800671a:	eb12 0804 	adds.w	r8, r2, r4
 800671e:	eb43 0905 	adc.w	r9, r3, r5
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	469a      	mov	sl, r3
 800672a:	4693      	mov	fp, r2
 800672c:	4652      	mov	r2, sl
 800672e:	465b      	mov	r3, fp
 8006730:	4640      	mov	r0, r8
 8006732:	4649      	mov	r1, r9
 8006734:	f7f9 fd70 	bl	8000218 <__aeabi_uldivmod>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	4613      	mov	r3, r2
 800673e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006746:	d308      	bcc.n	800675a <UART_SetConfig+0x3d2>
 8006748:	6a3b      	ldr	r3, [r7, #32]
 800674a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800674e:	d204      	bcs.n	800675a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6a3a      	ldr	r2, [r7, #32]
 8006756:	60da      	str	r2, [r3, #12]
 8006758:	e0c8      	b.n	80068ec <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006760:	e0c4      	b.n	80068ec <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800676a:	d167      	bne.n	800683c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800676c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006770:	2b08      	cmp	r3, #8
 8006772:	d828      	bhi.n	80067c6 <UART_SetConfig+0x43e>
 8006774:	a201      	add	r2, pc, #4	@ (adr r2, 800677c <UART_SetConfig+0x3f4>)
 8006776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677a:	bf00      	nop
 800677c:	080067a1 	.word	0x080067a1
 8006780:	080067a9 	.word	0x080067a9
 8006784:	080067b1 	.word	0x080067b1
 8006788:	080067c7 	.word	0x080067c7
 800678c:	080067b7 	.word	0x080067b7
 8006790:	080067c7 	.word	0x080067c7
 8006794:	080067c7 	.word	0x080067c7
 8006798:	080067c7 	.word	0x080067c7
 800679c:	080067bf 	.word	0x080067bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067a0:	f7fd ffbc 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 80067a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067a6:	e014      	b.n	80067d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067a8:	f7fd ffce 	bl	8004748 <HAL_RCC_GetPCLK2Freq>
 80067ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067ae:	e010      	b.n	80067d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067b0:	4b5a      	ldr	r3, [pc, #360]	@ (800691c <UART_SetConfig+0x594>)
 80067b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067b4:	e00d      	b.n	80067d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067b6:	f7fd ff43 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80067ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067bc:	e009      	b.n	80067d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067c4:	e005      	b.n	80067d2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80067c6:	2300      	movs	r3, #0
 80067c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80067d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 8089 	beq.w	80068ec <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067de:	4a4e      	ldr	r2, [pc, #312]	@ (8006918 <UART_SetConfig+0x590>)
 80067e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067e4:	461a      	mov	r2, r3
 80067e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80067ec:	005a      	lsls	r2, r3, #1
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	085b      	lsrs	r3, r3, #1
 80067f4:	441a      	add	r2, r3
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	2b0f      	cmp	r3, #15
 8006804:	d916      	bls.n	8006834 <UART_SetConfig+0x4ac>
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800680c:	d212      	bcs.n	8006834 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	b29b      	uxth	r3, r3
 8006812:	f023 030f 	bic.w	r3, r3, #15
 8006816:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	085b      	lsrs	r3, r3, #1
 800681c:	b29b      	uxth	r3, r3
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	b29a      	uxth	r2, r3
 8006824:	8bfb      	ldrh	r3, [r7, #30]
 8006826:	4313      	orrs	r3, r2
 8006828:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	8bfa      	ldrh	r2, [r7, #30]
 8006830:	60da      	str	r2, [r3, #12]
 8006832:	e05b      	b.n	80068ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800683a:	e057      	b.n	80068ec <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800683c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006840:	2b08      	cmp	r3, #8
 8006842:	d828      	bhi.n	8006896 <UART_SetConfig+0x50e>
 8006844:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <UART_SetConfig+0x4c4>)
 8006846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684a:	bf00      	nop
 800684c:	08006871 	.word	0x08006871
 8006850:	08006879 	.word	0x08006879
 8006854:	08006881 	.word	0x08006881
 8006858:	08006897 	.word	0x08006897
 800685c:	08006887 	.word	0x08006887
 8006860:	08006897 	.word	0x08006897
 8006864:	08006897 	.word	0x08006897
 8006868:	08006897 	.word	0x08006897
 800686c:	0800688f 	.word	0x0800688f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006870:	f7fd ff54 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8006874:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006876:	e014      	b.n	80068a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006878:	f7fd ff66 	bl	8004748 <HAL_RCC_GetPCLK2Freq>
 800687c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800687e:	e010      	b.n	80068a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006880:	4b26      	ldr	r3, [pc, #152]	@ (800691c <UART_SetConfig+0x594>)
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006884:	e00d      	b.n	80068a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006886:	f7fd fedb 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 800688a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800688c:	e009      	b.n	80068a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800688e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006892:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006894:	e005      	b.n	80068a2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80068a0:	bf00      	nop
    }

    if (pclk != 0U)
 80068a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d021      	beq.n	80068ec <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	4a1a      	ldr	r2, [pc, #104]	@ (8006918 <UART_SetConfig+0x590>)
 80068ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068b2:	461a      	mov	r2, r3
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	441a      	add	r2, r3
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	2b0f      	cmp	r3, #15
 80068d0:	d909      	bls.n	80068e6 <UART_SetConfig+0x55e>
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d8:	d205      	bcs.n	80068e6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	b29a      	uxth	r2, r3
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	60da      	str	r2, [r3, #12]
 80068e4:	e002      	b.n	80068ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	2200      	movs	r2, #0
 8006900:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	2200      	movs	r2, #0
 8006906:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006908:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800690c:	4618      	mov	r0, r3
 800690e:	3730      	adds	r7, #48	@ 0x30
 8006910:	46bd      	mov	sp, r7
 8006912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006916:	bf00      	nop
 8006918:	08006fec 	.word	0x08006fec
 800691c:	00f42400 	.word	0x00f42400

08006920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f003 0308 	and.w	r3, r3, #8
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00a      	beq.n	800694a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694e:	f003 0301 	and.w	r3, r3, #1
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00a      	beq.n	800698e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	430a      	orrs	r2, r1
 80069ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b4:	f003 0310 	and.w	r3, r3, #16
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00a      	beq.n	80069d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d6:	f003 0320 	and.w	r3, r3, #32
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00a      	beq.n	80069f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	430a      	orrs	r2, r1
 80069f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d01a      	beq.n	8006a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a1e:	d10a      	bne.n	8006a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	430a      	orrs	r2, r1
 8006a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00a      	beq.n	8006a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	605a      	str	r2, [r3, #4]
  }
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b098      	sub	sp, #96	@ 0x60
 8006a68:	af02      	add	r7, sp, #8
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a74:	f7fa ffac 	bl	80019d0 <HAL_GetTick>
 8006a78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0308 	and.w	r3, r3, #8
 8006a84:	2b08      	cmp	r3, #8
 8006a86:	d12f      	bne.n	8006ae8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a8c:	9300      	str	r3, [sp, #0]
 8006a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a90:	2200      	movs	r2, #0
 8006a92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 f88e 	bl	8006bb8 <UART_WaitOnFlagUntilTimeout>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d022      	beq.n	8006ae8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ab6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ac2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ac6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e6      	bne.n	8006aa2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e063      	b.n	8006bb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0304 	and.w	r3, r3, #4
 8006af2:	2b04      	cmp	r3, #4
 8006af4:	d149      	bne.n	8006b8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006af6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006afe:	2200      	movs	r2, #0
 8006b00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 f857 	bl	8006bb8 <UART_WaitOnFlagUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d03c      	beq.n	8006b8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	e853 3f00 	ldrex	r3, [r3]
 8006b1c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1e6      	bne.n	8006b10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	3308      	adds	r3, #8
 8006b48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	e853 3f00 	ldrex	r3, [r3]
 8006b50:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f023 0301 	bic.w	r3, r3, #1
 8006b58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3308      	adds	r3, #8
 8006b60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b62:	61fa      	str	r2, [r7, #28]
 8006b64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b66:	69b9      	ldr	r1, [r7, #24]
 8006b68:	69fa      	ldr	r2, [r7, #28]
 8006b6a:	e841 2300 	strex	r3, r2, [r1]
 8006b6e:	617b      	str	r3, [r7, #20]
   return(result);
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1e5      	bne.n	8006b42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2220      	movs	r2, #32
 8006b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e012      	b.n	8006bb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3758      	adds	r7, #88	@ 0x58
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	603b      	str	r3, [r7, #0]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc8:	e04f      	b.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd0:	d04b      	beq.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd2:	f7fa fefd 	bl	80019d0 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d302      	bcc.n	8006be8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e04e      	b.n	8006c8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d037      	beq.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	2b80      	cmp	r3, #128	@ 0x80
 8006bfe:	d034      	beq.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b40      	cmp	r3, #64	@ 0x40
 8006c04:	d031      	beq.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	69db      	ldr	r3, [r3, #28]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b08      	cmp	r3, #8
 8006c12:	d110      	bne.n	8006c36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2208      	movs	r2, #8
 8006c1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f838 	bl	8006c92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2208      	movs	r2, #8
 8006c26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e029      	b.n	8006c8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c44:	d111      	bne.n	8006c6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 f81e 	bl	8006c92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e00f      	b.n	8006c8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	69da      	ldr	r2, [r3, #28]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	4013      	ands	r3, r2
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	bf0c      	ite	eq
 8006c7a:	2301      	moveq	r3, #1
 8006c7c:	2300      	movne	r3, #0
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	461a      	mov	r2, r3
 8006c82:	79fb      	ldrb	r3, [r7, #7]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d0a0      	beq.n	8006bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b095      	sub	sp, #84	@ 0x54
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca2:	e853 3f00 	ldrex	r3, [r3]
 8006ca6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006caa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cc0:	e841 2300 	strex	r3, r2, [r1]
 8006cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1e6      	bne.n	8006c9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3308      	adds	r3, #8
 8006cd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ce2:	f023 0301 	bic.w	r3, r3, #1
 8006ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3308      	adds	r3, #8
 8006cee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cf8:	e841 2300 	strex	r3, r2, [r1]
 8006cfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e3      	bne.n	8006ccc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d118      	bne.n	8006d3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	e853 3f00 	ldrex	r3, [r3]
 8006d18:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	f023 0310 	bic.w	r3, r3, #16
 8006d20:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d2a:	61bb      	str	r3, [r7, #24]
 8006d2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	6979      	ldr	r1, [r7, #20]
 8006d30:	69ba      	ldr	r2, [r7, #24]
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	613b      	str	r3, [r7, #16]
   return(result);
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e6      	bne.n	8006d0c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006d52:	bf00      	nop
 8006d54:	3754      	adds	r7, #84	@ 0x54
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr

08006d5e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d5e:	b480      	push	{r7}
 8006d60:	b085      	sub	sp, #20
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d101      	bne.n	8006d74 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d70:	2302      	movs	r3, #2
 8006d72:	e027      	b.n	8006dc4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2224      	movs	r2, #36	@ 0x24
 8006d80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 0201 	bic.w	r2, r2, #1
 8006d9a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006da2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2220      	movs	r2, #32
 8006db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3714      	adds	r7, #20
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006de4:	2302      	movs	r3, #2
 8006de6:	e02d      	b.n	8006e44 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2224      	movs	r2, #36	@ 0x24
 8006df4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0201 	bic.w	r2, r2, #1
 8006e0e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 f84f 	bl	8006ec8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d101      	bne.n	8006e64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e02d      	b.n	8006ec0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2224      	movs	r2, #36	@ 0x24
 8006e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0201 	bic.w	r2, r2, #1
 8006e8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	683a      	ldr	r2, [r7, #0]
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f811 	bl	8006ec8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3710      	adds	r7, #16
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d108      	bne.n	8006eea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ee8:	e031      	b.n	8006f4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006eea:	2308      	movs	r3, #8
 8006eec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006eee:	2308      	movs	r3, #8
 8006ef0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	0e5b      	lsrs	r3, r3, #25
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	f003 0307 	and.w	r3, r3, #7
 8006f00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	0f5b      	lsrs	r3, r3, #29
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	f003 0307 	and.w	r3, r3, #7
 8006f10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f12:	7bbb      	ldrb	r3, [r7, #14]
 8006f14:	7b3a      	ldrb	r2, [r7, #12]
 8006f16:	4911      	ldr	r1, [pc, #68]	@ (8006f5c <UARTEx_SetNbDataToProcess+0x94>)
 8006f18:	5c8a      	ldrb	r2, [r1, r2]
 8006f1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f1e:	7b3a      	ldrb	r2, [r7, #12]
 8006f20:	490f      	ldr	r1, [pc, #60]	@ (8006f60 <UARTEx_SetNbDataToProcess+0x98>)
 8006f22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f24:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f30:	7bfb      	ldrb	r3, [r7, #15]
 8006f32:	7b7a      	ldrb	r2, [r7, #13]
 8006f34:	4909      	ldr	r1, [pc, #36]	@ (8006f5c <UARTEx_SetNbDataToProcess+0x94>)
 8006f36:	5c8a      	ldrb	r2, [r1, r2]
 8006f38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f3c:	7b7a      	ldrb	r2, [r7, #13]
 8006f3e:	4908      	ldr	r1, [pc, #32]	@ (8006f60 <UARTEx_SetNbDataToProcess+0x98>)
 8006f40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f42:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006f4e:	bf00      	nop
 8006f50:	3714      	adds	r7, #20
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	08007004 	.word	0x08007004
 8006f60:	0800700c 	.word	0x0800700c

08006f64 <memset>:
 8006f64:	4402      	add	r2, r0
 8006f66:	4603      	mov	r3, r0
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d100      	bne.n	8006f6e <memset+0xa>
 8006f6c:	4770      	bx	lr
 8006f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f72:	e7f9      	b.n	8006f68 <memset+0x4>

08006f74 <__libc_init_array>:
 8006f74:	b570      	push	{r4, r5, r6, lr}
 8006f76:	4d0d      	ldr	r5, [pc, #52]	@ (8006fac <__libc_init_array+0x38>)
 8006f78:	4c0d      	ldr	r4, [pc, #52]	@ (8006fb0 <__libc_init_array+0x3c>)
 8006f7a:	1b64      	subs	r4, r4, r5
 8006f7c:	10a4      	asrs	r4, r4, #2
 8006f7e:	2600      	movs	r6, #0
 8006f80:	42a6      	cmp	r6, r4
 8006f82:	d109      	bne.n	8006f98 <__libc_init_array+0x24>
 8006f84:	4d0b      	ldr	r5, [pc, #44]	@ (8006fb4 <__libc_init_array+0x40>)
 8006f86:	4c0c      	ldr	r4, [pc, #48]	@ (8006fb8 <__libc_init_array+0x44>)
 8006f88:	f000 f818 	bl	8006fbc <_init>
 8006f8c:	1b64      	subs	r4, r4, r5
 8006f8e:	10a4      	asrs	r4, r4, #2
 8006f90:	2600      	movs	r6, #0
 8006f92:	42a6      	cmp	r6, r4
 8006f94:	d105      	bne.n	8006fa2 <__libc_init_array+0x2e>
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
 8006f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f9c:	4798      	blx	r3
 8006f9e:	3601      	adds	r6, #1
 8006fa0:	e7ee      	b.n	8006f80 <__libc_init_array+0xc>
 8006fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fa6:	4798      	blx	r3
 8006fa8:	3601      	adds	r6, #1
 8006faa:	e7f2      	b.n	8006f92 <__libc_init_array+0x1e>
 8006fac:	0800701c 	.word	0x0800701c
 8006fb0:	0800701c 	.word	0x0800701c
 8006fb4:	0800701c 	.word	0x0800701c
 8006fb8:	08007020 	.word	0x08007020

08006fbc <_init>:
 8006fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fbe:	bf00      	nop
 8006fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fc2:	bc08      	pop	{r3}
 8006fc4:	469e      	mov	lr, r3
 8006fc6:	4770      	bx	lr

08006fc8 <_fini>:
 8006fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fca:	bf00      	nop
 8006fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fce:	bc08      	pop	{r3}
 8006fd0:	469e      	mov	lr, r3
 8006fd2:	4770      	bx	lr
