###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-t1.engineering.sfu.ca)
#  Generated on:      Sat Mar 23 14:31:41 2019
#  Design:            rgb2gray
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
###############################################################
Path 1: MET Hold Check with Pin gray_reg[0]/CK 
Endpoint:   gray_reg[0]/D   (v) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[0]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.412
  Slack Time                    0.406
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[0] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[0] | CK ^ -> QN ^ | DFFR_X1   | 0.048 | n52        |            |  3.942 | 0.219 |   0.219 | 
     | U15          |              | OAI222_X1 | 0.048 | n52        |       SPEF |  3.942 | 0.000 |   0.219 | 
     | U15          | A2 ^ -> ZN v | OAI222_X1 | 0.024 | min[0]     |            |  1.740 | 0.054 |   0.273 | 
     | add_66/U87   |              | NAND2_X1  | 0.024 | min[0]     |       SPEF |  1.740 | 0.000 |   0.273 | 
     | add_66/U87   | A1 v -> ZN ^ | NAND2_X1  | 0.059 | add_66/n45 |            |  5.562 | 0.082 |   0.355 | 
     | add_66/U86   |              | XOR2_X1   | 0.059 | add_66/n45 |       SPEF |  5.562 | 0.000 |   0.355 | 
     | add_66/U86   | B ^ -> Z v   | XOR2_X1   | 0.021 | sum[1]     |            |  2.307 | 0.057 |   0.412 | 
     | gray_reg[0]  |              | DFFR_X1   | 0.021 | sum[1]     |       SPEF |  2.307 | 0.000 |   0.412 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin gray_reg[3]/CK 
Endpoint:   gray_reg[3]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[4]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.539
  Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[4] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[4] | CK ^ -> QN ^ | DFFR_X1   | 0.051 | n40        |            |  4.385 | 0.223 |   0.223 | 
     | U38          |              | OAI222_X1 | 0.051 | n40        |       SPEF |  4.385 | 0.000 |   0.223 | 
     | U38          | A2 ^ -> ZN v | OAI222_X1 | 0.034 | min[4]     |            |  4.217 | 0.068 |   0.292 | 
     | add_66/U93   |              | NAND2_X1  | 0.034 | min[4]     |       SPEF |  4.217 | 0.000 |   0.292 | 
     | add_66/U93   | A1 v -> ZN ^ | NAND2_X1  | 0.059 | add_66/n32 |            |  5.580 | 0.088 |   0.380 | 
     | add_66/U71   |              | NAND2_X1  | 0.059 | add_66/n32 |       SPEF |  5.580 | 0.000 |   0.380 | 
     | add_66/U71   | A2 ^ -> ZN v | NAND2_X1  | 0.019 | add_66/n5  |            |  2.486 | 0.055 |   0.434 | 
     | add_66/U110  |              | XOR2_X1   | 0.019 | add_66/n5  |       SPEF |  2.486 | 0.000 |   0.434 | 
     | add_66/U110  | B v -> Z ^   | XOR2_X1   | 0.064 | sum[4]     |            |  1.241 | 0.105 |   0.539 | 
     | gray_reg[3]  |              | DFFR_X1   | 0.064 | sum[4]     |       SPEF |  1.241 | 0.000 |   0.539 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin gray_reg[4]/CK 
Endpoint:   gray_reg[4]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[5]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.030
  Arrival Time                  0.525
  Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[5] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[5] | CK ^ -> QN ^ | DFFR_X1   | 0.050 | n37        |            |  4.186 | 0.221 |   0.222 | 
     | U10          |              | OAI222_X1 | 0.050 | n37        |       SPEF |  4.186 | 0.000 |   0.222 | 
     | U10          | A2 ^ -> ZN v | OAI222_X1 | 0.034 | min[5]     |            |  4.403 | 0.069 |   0.290 | 
     | add_66/U107  |              | NAND2_X1  | 0.034 | min[5]     |       SPEF |  4.403 | 0.000 |   0.290 | 
     | add_66/U107  | A1 v -> ZN ^ | NAND2_X1  | 0.045 | add_66/n29 |            |  3.807 | 0.073 |   0.363 | 
     | add_66/U29   |              | NAND2_X1  | 0.045 | add_66/n29 |       SPEF |  3.807 | 0.000 |   0.363 | 
     | add_66/U29   | A2 ^ -> ZN v | NAND2_X1  | 0.019 | add_66/n4  |            |  2.665 | 0.050 |   0.413 | 
     | add_66/U95   |              | XNOR2_X1  | 0.019 | add_66/n4  |       SPEF |  2.665 | 0.000 |   0.413 | 
     | add_66/U95   | B v -> ZN ^  | XNOR2_X1  | 0.040 | sum[5]     |            |  1.505 | 0.112 |   0.525 | 
     | gray_reg[4]  |              | DFFR_X1   | 0.040 | sum[5]     |       SPEF |  1.505 | 0.000 |   0.525 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin gray_reg[2]/CK 
Endpoint:   gray_reg[2]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.029
+ Phase Shift                   0.000
= Required Time                 0.029
  Arrival Time                  0.527
  Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[2] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[2] | CK ^ -> QN ^ | DFFR_X1   | 0.049 | n46        |            |  4.070 | 0.221 |   0.221 | 
     | U24          |              | OAI222_X1 | 0.049 | n46        |       SPEF |  4.070 | 0.000 |   0.221 | 
     | U24          | A2 ^ -> ZN v | OAI222_X1 | 0.035 | max[2]     |            |  5.082 | 0.071 |   0.292 | 
     | add_66/U100  |              | NAND2_X1  | 0.035 | max[2]     |       SPEF |  5.082 | 0.000 |   0.292 | 
     | add_66/U100  | A1 v -> ZN ^ | NAND2_X1  | 0.058 | add_66/n40 |            |  5.489 | 0.088 |   0.379 | 
     | add_66/U98   |              | OAI21_X1  | 0.058 | add_66/n40 |       SPEF |  5.489 | 0.000 |   0.379 | 
     | add_66/U98   | A ^ -> ZN v  | OAI21_X1  | 0.018 | add_66/n38 |            |  2.226 | 0.055 |   0.435 | 
     | add_66/U75   |              | XNOR2_X1  | 0.018 | add_66/n38 |       SPEF |  2.226 | 0.000 |   0.435 | 
     | add_66/U75   | A v -> ZN ^  | XNOR2_X1  | 0.039 | sum[3]     |            |  1.417 | 0.092 |   0.527 | 
     | gray_reg[2]  |              | DFFR_X1   | 0.039 | sum[3]     |       SPEF |  1.417 | 0.000 |   0.527 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin gray_reg[1]/CK 
Endpoint:   gray_reg[1]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.545
  Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[2] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[2] | CK ^ -> QN ^ | DFFR_X1   | 0.049 | n46        |            |  4.070 | 0.221 |   0.221 | 
     | U24          |              | OAI222_X1 | 0.049 | n46        |       SPEF |  4.070 | 0.000 |   0.221 | 
     | U24          | A2 ^ -> ZN v | OAI222_X1 | 0.035 | max[2]     |            |  5.082 | 0.071 |   0.292 | 
     | add_66/U100  |              | NAND2_X1  | 0.035 | max[2]     |       SPEF |  5.082 | 0.000 |   0.292 | 
     | add_66/U100  | A1 v -> ZN ^ | NAND2_X1  | 0.058 | add_66/n40 |            |  5.489 | 0.088 |   0.379 | 
     | add_66/U76   |              | NAND2_X1  | 0.058 | add_66/n40 |       SPEF |  5.489 | 0.000 |   0.379 | 
     | add_66/U76   | A2 ^ -> ZN v | NAND2_X1  | 0.019 | add_66/n7  |            |  2.511 | 0.055 |   0.434 | 
     | add_66/U79   |              | XOR2_X1   | 0.019 | add_66/n7  |       SPEF |  2.511 | 0.000 |   0.434 | 
     | add_66/U79   | B v -> Z ^   | XOR2_X1   | 0.068 | sum[2]     |            |  1.514 | 0.111 |   0.545 | 
     | gray_reg[1]  |              | DFFR_X1   | 0.068 | sum[2]     |       SPEF |  1.514 | 0.000 |   0.545 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin gray_reg[6]/CK 
Endpoint:   gray_reg[6]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: r_int_reg[7]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.030
  Arrival Time                  0.529
  Slack Time                    0.499
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | r_int_reg[7] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | r_int_reg[7] | CK ^ -> QN ^ | DFFR_X1   | 0.045 | n33        |            |  3.445 | 0.215 |   0.215 | 
     | U3           |              | OAI222_X1 | 0.045 | n33        |       SPEF |  3.445 | 0.000 |   0.215 | 
     | U3           | C2 ^ -> ZN v | OAI222_X1 | 0.031 | min[7]     |            |  3.494 | 0.079 |   0.294 | 
     | add_66/U12   |              | NAND2_X1  | 0.031 | min[7]     |       SPEF |  3.494 | 0.000 |   0.294 | 
     | add_66/U12   | A1 v -> ZN ^ | NAND2_X1  | 0.044 | add_66/n15 |            |  3.684 | 0.070 |   0.364 | 
     | add_66/U9    |              | NAND2_X1  | 0.044 | add_66/n15 |       SPEF |  3.684 | 0.000 |   0.364 | 
     | add_66/U9    | A2 ^ -> ZN v | NAND2_X1  | 0.021 | add_66/n2  |            |  3.014 | 0.052 |   0.416 | 
     | add_66/U108  |              | XNOR2_X1  | 0.021 | add_66/n2  |       SPEF |  3.014 | 0.000 |   0.416 | 
     | add_66/U108  | B v -> ZN ^  | XNOR2_X1  | 0.040 | sum[7]     |            |  1.485 | 0.113 |   0.529 | 
     | gray_reg[6]  |              | DFFR_X1   | 0.040 | sum[7]     |       SPEF |  1.485 | 0.000 |   0.529 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin gray_reg[5]/CK 
Endpoint:   gray_reg[5]/D   (^) checked with  leading edge of 'CLK'
Beginpoint: g_int_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.029
+ Phase Shift                   0.000
= Required Time                 0.029
  Arrival Time                  0.546
  Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | g_int_reg[6] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | g_int_reg[6] | CK ^ -> QN ^ | DFFR_X1   | 0.054 | n34        |            |  4.655 | 0.226 |   0.226 | 
     | U9           |              | OAI222_X1 | 0.054 | n34        |       SPEF |  4.655 | 0.000 |   0.226 | 
     | U9           | A2 ^ -> ZN v | OAI222_X1 | 0.034 | min[6]     |            |  4.384 | 0.070 |   0.296 | 
     | add_66/U69   |              | NAND2_X1  | 0.034 | min[6]     |       SPEF |  4.384 | 0.000 |   0.296 | 
     | add_66/U69   | A1 v -> ZN ^ | NAND2_X1  | 0.058 | add_66/n22 |            |  5.383 | 0.086 |   0.383 | 
     | add_66/U19   |              | NAND2_X1  | 0.058 | add_66/n22 |       SPEF |  5.383 | 0.000 |   0.383 | 
     | add_66/U19   | A2 ^ -> ZN v | NAND2_X1  | 0.021 | add_66/n3  |            |  2.441 | 0.054 |   0.437 | 
     | add_66/U97   |              | XNOR2_X1  | 0.021 | add_66/n3  |       SPEF |  2.441 | 0.000 |   0.437 | 
     | add_66/U97   | B v -> ZN ^  | XNOR2_X1  | 0.039 | sum[6]     |            |  1.310 | 0.109 |   0.546 | 
     | gray_reg[5]  |              | DFFR_X1   | 0.039 | sum[6]     |       SPEF |  1.310 | 0.000 |   0.546 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin gray_reg[7]/CK 
Endpoint:   gray_reg[7]/D   (v) checked with  leading edge of 'CLK'
Beginpoint: r_int_reg[7]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: rgb_av
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.574
  Slack Time                    0.568
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load  | Delay | Arrival | 
     |              |              |           |       |            | Annotation |        |       |  Time   | 
     |--------------+--------------+-----------+-------+------------+------------+--------+-------+---------| 
     | r_int_reg[7] | CK ^         |           | 0.000 | clk        |            | 40.835 |       |   0.000 | 
     | r_int_reg[7] | CK ^ -> QN ^ | DFFR_X1   | 0.045 | n33        |            |  3.445 | 0.215 |   0.215 | 
     | U3           |              | OAI222_X1 | 0.045 | n33        |       SPEF |  3.445 | 0.000 |   0.215 | 
     | U3           | C2 ^ -> ZN v | OAI222_X1 | 0.031 | min[7]     |            |  3.494 | 0.079 |   0.294 | 
     | add_66/U12   |              | NAND2_X1  | 0.031 | min[7]     |       SPEF |  3.494 | 0.000 |   0.294 | 
     | add_66/U12   | A1 v -> ZN ^ | NAND2_X1  | 0.044 | add_66/n15 |            |  3.684 | 0.070 |   0.364 | 
     | add_66/U8    |              | OAI21_X1  | 0.044 | add_66/n15 |       SPEF |  3.684 | 0.000 |   0.364 | 
     | add_66/U8    | A ^ -> ZN v  | OAI21_X1  | 0.015 | add_66/n13 |            |  1.666 | 0.047 |   0.411 | 
     | add_66/U104  |              | AOI21_X1  | 0.015 | add_66/n13 |       SPEF |  1.666 | 0.000 |   0.411 | 
     | add_66/U104  | A v -> ZN ^  | AOI21_X1  | 0.063 | add_66/n11 |            |  2.035 | 0.110 |   0.521 | 
     | add_66/U109  |              | OAI21_X1  | 0.063 | add_66/n11 |       SPEF |  2.035 | 0.000 |   0.521 | 
     | add_66/U109  | A ^ -> ZN v  | OAI21_X1  | 0.016 | sum[8]     |            |  1.279 | 0.052 |   0.574 | 
     | gray_reg[7]  |              | DFFR_X1   | 0.016 | sum[8]     |       SPEF |  1.279 | 0.000 |   0.574 | 
     +------------------------------------------------------------------------------------------------------+ 

