# [doc = "Register `MRIS` reader"] pub struct R (crate :: R < MRIS_SPEC >) ; impl core :: ops :: Deref for R { type Target = crate :: R < MRIS_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl From < crate :: R < MRIS_SPEC > > for R { # [inline (always)] fn from (reader : crate :: R < MRIS_SPEC >) -> Self { R (reader) } } # [doc = "Register `MRIS` writer"] pub struct W (crate :: W < MRIS_SPEC >) ; impl core :: ops :: Deref for W { type Target = crate :: W < MRIS_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl core :: ops :: DerefMut for W { # [inline (always)] fn deref_mut (& mut self) -> & mut Self :: Target { & mut self . 0 } } impl From < crate :: W < MRIS_SPEC > > for W { # [inline (always)] fn from (writer : crate :: W < MRIS_SPEC >) -> Self { W (writer) } } # [doc = "Field `I2C_MRIS_RIS` reader - Master Raw Interrupt Status"] pub type I2C_MRIS_RIS_R = crate :: BitReader < bool > ; # [doc = "Field `I2C_MRIS_RIS` writer - Master Raw Interrupt Status"] pub type I2C_MRIS_RIS_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , MRIS_SPEC , bool , O > ; # [doc = "Field `I2C_MRIS_CLKRIS` reader - Clock Timeout Raw Interrupt Status"] pub type I2C_MRIS_CLKRIS_R = crate :: BitReader < bool > ; # [doc = "Field `I2C_MRIS_CLKRIS` writer - Clock Timeout Raw Interrupt Status"] pub type I2C_MRIS_CLKRIS_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , MRIS_SPEC , bool , O > ; impl R { # [doc = "Bit 0 - Master Raw Interrupt Status"] # [inline (always)] pub fn i2c_mris_ris (& self) -> I2C_MRIS_RIS_R { I2C_MRIS_RIS_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Clock Timeout Raw Interrupt Status"] # [inline (always)] pub fn i2c_mris_clkris (& self) -> I2C_MRIS_CLKRIS_R { I2C_MRIS_CLKRIS_R :: new (((self . bits >> 1) & 1) != 0) } } impl W { # [doc = "Bit 0 - Master Raw Interrupt Status"] # [inline (always)] # [must_use] pub fn i2c_mris_ris (& mut self) -> I2C_MRIS_RIS_W < 0 > { I2C_MRIS_RIS_W :: new (self) } # [doc = "Bit 1 - Clock Timeout Raw Interrupt Status"] # [inline (always)] # [must_use] pub fn i2c_mris_clkris (& mut self) -> I2C_MRIS_CLKRIS_W < 1 > { I2C_MRIS_CLKRIS_W :: new (self) } # [doc = "Writes raw bits to the register."] # [inline (always)] pub unsafe fn bits (& mut self , bits : u32) -> & mut Self { self . 0 . bits (bits) ; self } } # [doc = "I2C Master Raw Interrupt Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mris](index.html) module"] pub struct MRIS_SPEC ; impl crate :: RegisterSpec for MRIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [mris::R](R) reader structure"] impl crate :: Readable for MRIS_SPEC { type Reader = R ; } # [doc = "`write(|w| ..)` method takes [mris::W](W) writer structure"] impl crate :: Writable for MRIS_SPEC { type Writer = W ; const ZERO_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; } # [doc = "`reset()` method sets MRIS to value 0"] impl crate :: Resettable for MRIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }