#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000268488d7810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000268488fe930 .scope module, "UART_FIFO_SWEEPER_TB" "UART_FIFO_SWEEPER_TB" 3 3;
 .timescale -9 -12;
P_0000026848844710 .param/l "BAUD_RATE" 0 3 7, +C4<00000000000000011100001000000000>;
P_0000026848844748 .param/l "BIT_PERIOD" 0 3 8, +C4<00000000000000000010000111101000>;
P_0000026848844780 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000010100>;
P_00000268488447b8 .param/l "DISSIPATIVE_MEASUREMENT_CYCLES" 0 3 9, +C4<00000000000000000000000011111111>;
L_0000026848c68560 .functor NOT 1, L_0000026848c690c0, C4<0>, C4<0>, C4<0>;
L_0000026848c68870 .functor NOT 1, L_0000026848c689c0, C4<0>, C4<0>, C4<0>;
L_0000026848ccd070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026848ccc670_0 .net *"_ivl_20", 7 0, L_0000026848ccd070;  1 drivers
L_0000026848cccba8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026848ccba90_0 .net *"_ivl_9", 3 0, L_0000026848cccba8;  1 drivers
v0000026848ccb3b0_0 .net "baud_clk", 0 0, L_0000026848d29710;  1 drivers
v0000026848ccaa50_0 .var "clk_50m", 0 0;
v0000026848ccb770_0 .net "dac_data", 7 0, v0000026848c4fb70_0;  1 drivers
v0000026848ccb950_0 .net "data_byte", 7 0, v0000026848cc93d0_0;  1 drivers
v0000026848ccb130_0 .net "data_valid", 0 0, v0000026848cc5b90_0;  1 drivers
v0000026848ccad70_0 .net "dds_freq", 31 0, v0000026848cc8110_0;  1 drivers
v0000026848ccb270_0 .net "dissipation_fifo_empty", 0 0, L_0000026848c689c0;  1 drivers
v0000026848ccb9f0_0 .net "dissipative_measurement_enable", 0 0, v0000026848cc7a30_0;  1 drivers
v0000026848ccacd0_0 .net "fifo_data_out", 87 0, v0000026848cc6130_0;  1 drivers
v0000026848cca910_0 .net "fifo_full", 0 0, L_0000026848ccc210;  1 drivers
v0000026848ccaf50_0 .net "fifo_output", 7 0, L_0000026848d29d50;  1 drivers
v0000026848ccbc70_0 .net "fifo_output_dissipation", 7 0, v0000026848cbba30_0;  1 drivers
v0000026848ccbb30_0 .net "frequency_update", 0 0, v0000026848cc8610_0;  1 drivers
v0000026848ccb450_0 .net "i_component", 39 0, v0000026848cc5cd0_0;  1 drivers
v0000026848ccb1d0_0 .net "output_fifo_empty", 0 0, L_0000026848c690c0;  1 drivers
v0000026848ccbe50_0 .net "phase_accumulator_reset", 0 0, v0000026848c4fcb0_0;  1 drivers
v0000026848ccc530_0 .net "q_component", 39 0, v0000026848cc61d0_0;  1 drivers
v0000026848ccbbd0_0 .net "q_dac_data", 7 0, v0000026848c4fdf0_0;  1 drivers
v0000026848ccb810_0 .net "read_fifo_flag", 0 0, v0000026848cc8890_0;  1 drivers
v0000026848ccb310_0 .net "read_fifo_flag_dissipation", 0 0, v0000026848cba9f0_0;  1 drivers
v0000026848ccb4f0_0 .var "reset", 0 0;
v0000026848ccac30_0 .var "rx", 0 0;
v0000026848ccbef0_0 .net "rx_done", 0 0, v0000026848cc96f0_0;  1 drivers
v0000026848ccaaf0_0 .net "sweep_done", 0 0, v0000026848cc7e90_0;  1 drivers
v0000026848ccc5d0_0 .net "sweep_start", 0 0, v0000026848cc87f0_0;  1 drivers
L_0000026848ccc8d8 .functor BUFT 1, C4<00000000000000001111111111111111000000000110010000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000026848ccbf90_0 .net "sweeper_fifo_data", 79 0, L_0000026848ccc8d8;  1 drivers
v0000026848ccc030_0 .net "sweeper_fifo_rd_en", 0 0, v0000026848cc8ed0_0;  1 drivers
v0000026848ccae10_0 .net "tx", 0 0, L_0000026848ccab90;  1 drivers
v0000026848ccb590_0 .net "tx_dissipation", 0 0, v0000026848cbb8f0_0;  1 drivers
v0000026848ccc0d0_0 .net "tx_phase_detector", 0 0, v0000026848cc7f30_0;  1 drivers
E_0000026848c64160 .event anyedge, v0000026848cc7e90_0;
L_0000026848ccab90 .functor MUXZ 1, v0000026848cc7f30_0, v0000026848cbb8f0_0, v0000026848cc7a30_0, C4<>;
L_0000026848ccc7b0 .concat [ 8 4 0 0], v0000026848c4fb70_0, L_0000026848cccba8;
L_0000026848d29990 .concat [ 40 40 0 0], v0000026848cc5cd0_0, v0000026848cc61d0_0;
L_0000026848d29e90 .concat [ 8 8 0 0], v0000026848c4fb70_0, L_0000026848ccd070;
S_0000026848c69890 .scope module, "br" "Baud_Rate" 3 230, 4 13 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_0000026848c58cb0 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_0000026848c58ce8 .param/l "RX_ACC_MAX" 0 4 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_0000026848c58d20 .param/l "RX_ACC_WIDTH" 0 4 24, +C4<00000000000000000000000000000101>;
P_0000026848c58d58 .param/l "TX_ACC_MAX" 0 4 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_0000026848c58d90 .param/l "TX_ACC_WIDTH" 0 4 25, +C4<00000000000000000000000000001001>;
L_0000026848ccd0b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000026848c4f530_0 .net/2u *"_ivl_0", 4 0, L_0000026848ccd0b8;  1 drivers
L_0000026848ccd100 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0000026848c4f030_0 .net/2u *"_ivl_4", 8 0, L_0000026848ccd100;  1 drivers
v0000026848c4e630_0 .net "clk_50m", 0 0, v0000026848ccaa50_0;  1 drivers
v0000026848c4f0d0_0 .var "rx_acc", 4 0;
v0000026848c4f710_0 .net "rxclk_en", 0 0, L_0000026848d289f0;  1 drivers
v0000026848c4eb30_0 .var "tx_acc", 8 0;
v0000026848c4f850_0 .net "txclk_en", 0 0, L_0000026848d29710;  alias, 1 drivers
E_0000026848c63460 .event posedge, v0000026848c4e630_0;
L_0000026848d289f0 .cmp/eq 5, v0000026848c4f0d0_0, L_0000026848ccd0b8;
L_0000026848d29710 .cmp/eq 9, v0000026848c4eb30_0, L_0000026848ccd100;
S_0000026848c69a20 .scope module, "dds" "dds_sine_generator" 3 148, 5 3 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "freq_tuning_word";
    .port_info 3 /OUTPUT 8 "dac_data";
    .port_info 4 /OUTPUT 8 "q_dac_data";
    .port_info 5 /OUTPUT 1 "phase_accumulator_reset";
v0000026848c4e4f0_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848c4fb70_0 .var "dac_data", 7 0;
v0000026848c4ec70_0 .net "freq_tuning_word", 31 0, v0000026848cc8110_0;  alias, 1 drivers
v0000026848c4fc10_0 .var "phase_accumulator", 31 0;
v0000026848c4fcb0_0 .var "phase_accumulator_reset", 0 0;
v0000026848c4fd50_0 .var "pre_freq_tuning_word", 31 0;
v0000026848c4fdf0_0 .var "q_dac_data", 7 0;
v0000026848c4fe90_0 .net "reset", 0 0, v0000026848ccb4f0_0;  1 drivers
v0000026848c4e6d0 .array "sine_rom", 255 0, 7 0;
E_0000026848c63ca0 .event posedge, v0000026848c4fe90_0, v0000026848c4e630_0;
S_0000026848886810 .scope begin, "$unm_blk_49" "$unm_blk_49" 5 22, 5 22 0, S_0000026848c69a20;
 .timescale -9 -12;
v0000026848c4e310_0 .var/i "i", 31 0;
S_00000268488869a0 .scope module, "dissipation_fifo" "fifo16to8" 3 214, 6 1 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "read_en";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0000026848c640e0 .param/l "DEPTH" 0 6 2, +C4<00000000000000000000000011111111>;
L_0000026848c689c0 .functor AND 1, L_0000026848d28db0, L_0000026848d29cb0, C4<1>, C4<1>;
v00000268488fb160_0 .net *"_ivl_0", 31 0, L_0000026848d29df0;  1 drivers
L_0000026848cccf50 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268488fb5c0_0 .net *"_ivl_11", 22 0, L_0000026848cccf50;  1 drivers
L_0000026848cccf98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268488fb0c0_0 .net/2u *"_ivl_12", 31 0, L_0000026848cccf98;  1 drivers
v00000268488fbf20_0 .net *"_ivl_14", 0 0, L_0000026848d28db0;  1 drivers
v00000268488fb8e0_0 .net *"_ivl_16", 31 0, L_0000026848d29f30;  1 drivers
L_0000026848cccfe0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268488fb340_0 .net *"_ivl_19", 30 0, L_0000026848cccfe0;  1 drivers
L_0000026848ccd028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268488fbd40_0 .net/2u *"_ivl_20", 31 0, L_0000026848ccd028;  1 drivers
v00000268488fb840_0 .net *"_ivl_22", 0 0, L_0000026848d29cb0;  1 drivers
L_0000026848cccec0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268488fb020_0 .net *"_ivl_3", 22 0, L_0000026848cccec0;  1 drivers
L_0000026848cccf08 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000268488fb200_0 .net/2u *"_ivl_4", 31 0, L_0000026848cccf08;  1 drivers
v00000268488fbac0_0 .net *"_ivl_8", 31 0, L_0000026848d29c10;  1 drivers
v00000268488fbca0_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v00000268488fbde0_0 .var "count", 8 0;
v0000026848cbb3f0_0 .net "data_in", 15 0, L_0000026848d29e90;  1 drivers
v0000026848cbba30_0 .var "data_out", 7 0;
v0000026848cbb0d0_0 .net "empty", 0 0, L_0000026848c689c0;  alias, 1 drivers
v0000026848cbb670_0 .net "full", 0 0, L_0000026848d28c70;  1 drivers
v0000026848cbbad0 .array "mem", 254 0, 15 0;
v0000026848cbc1b0_0 .var "rd_ptr", 7 0;
v0000026848cbb990_0 .net "read_en", 0 0, v0000026848cba9f0_0;  alias, 1 drivers
v0000026848cbab30_0 .var "read_half", 0 0;
v0000026848cbc610_0 .net "rst", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cbc250_0 .var "wr_ptr", 7 0;
v0000026848cbc4d0_0 .net "write_en", 0 0, v0000026848cc7a30_0;  alias, 1 drivers
L_0000026848d29df0 .concat [ 9 23 0 0], v00000268488fbde0_0, L_0000026848cccec0;
L_0000026848d28c70 .cmp/eq 32, L_0000026848d29df0, L_0000026848cccf08;
L_0000026848d29c10 .concat [ 9 23 0 0], v00000268488fbde0_0, L_0000026848cccf50;
L_0000026848d28db0 .cmp/eq 32, L_0000026848d29c10, L_0000026848cccf98;
L_0000026848d29f30 .concat [ 1 31 0 0], v0000026848cbab30_0, L_0000026848cccfe0;
L_0000026848d29cb0 .cmp/eq 32, L_0000026848d29f30, L_0000026848ccd028;
S_000002684886bff0 .scope module, "dissipation_send_to_host" "UART_TX" 3 200, 7 13 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /INPUT 1 "clken";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /OUTPUT 1 "read_fifo_flag";
P_0000026848886b30 .param/l "STATE_DATA" 1 7 29, C4<010>;
P_0000026848886b68 .param/l "STATE_IDLE" 1 7 27, C4<000>;
P_0000026848886ba0 .param/l "STATE_LOAD" 1 7 31, C4<100>;
P_0000026848886bd8 .param/l "STATE_START" 1 7 28, C4<001>;
P_0000026848886c10 .param/l "STATE_STOP" 1 7 30, C4<011>;
P_0000026848886c48 .param/l "STATE_WAIT" 1 7 32, C4<101>;
L_0000026848ccce78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026848cbaf90_0 .net/2u *"_ivl_0", 2 0, L_0000026848ccce78;  1 drivers
v0000026848cbabd0_0 .var "bitpos", 2 0;
v0000026848cbb7b0_0 .net "clk_50m", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cbc2f0_0 .net "clken", 0 0, L_0000026848d29710;  alias, 1 drivers
v0000026848cbbb70_0 .var "data", 7 0;
v0000026848cbb170_0 .net "din", 7 0, v0000026848cbba30_0;  alias, 1 drivers
v0000026848cba9f0_0 .var "read_fifo_flag", 0 0;
v0000026848cbbc10_0 .var "state", 2 0;
v0000026848cbb8f0_0 .var "tx", 0 0;
v0000026848cbb030_0 .net "tx_busy", 0 0, L_0000026848d2a1b0;  1 drivers
v0000026848cbad10_0 .net "wr_en", 0 0, L_0000026848c68870;  1 drivers
L_0000026848d2a1b0 .cmp/ne 3, v0000026848cbbc10_0, L_0000026848ccce78;
S_000002684886c180 .scope module, "fifo_output_module" "fifo_80_to_8" 3 173, 8 1 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 80 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 8 "dout";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 8 "bytes_available";
P_00000268488ad6c0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000011111111>;
P_00000268488ad6f8 .param/l "INPUT_WIDTH" 0 8 2, +C4<00000000000000000000000001010000>;
P_00000268488ad730 .param/l "OUTPUT_WIDTH" 0 8 3, +C4<00000000000000000000000000001000>;
L_0000026848c690c0 .functor AND 1, L_0000026848d292b0, L_0000026848d28d10, C4<1>, C4<1>;
L_0000026848c68950 .functor AND 1, L_0000026848d298f0, v0000026848cc8890_0, C4<1>, C4<1>;
v0000026848cbb210_0 .net *"_ivl_0", 31 0, L_0000026848d2a430;  1 drivers
v0000026848cbb2b0_0 .net *"_ivl_10", 31 0, L_0000026848d29b70;  1 drivers
v0000026848cbbcb0_0 .net *"_ivl_14", 0 0, L_0000026848d292b0;  1 drivers
v0000026848cbb710_0 .net *"_ivl_17", 0 0, L_0000026848d28d10;  1 drivers
L_0000026848ccccc8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000026848cbb350_0 .net/2u *"_ivl_20", 3 0, L_0000026848ccccc8;  1 drivers
v0000026848cbc570_0 .net *"_ivl_22", 0 0, L_0000026848d298f0;  1 drivers
v0000026848cbbd50_0 .net *"_ivl_26", 8 0, L_0000026848d2a4d0;  1 drivers
L_0000026848cccd10 .functor BUFT 1, C4<000001010>, C4<0>, C4<0>, C4<0>;
v0000026848cbadb0_0 .net/2u *"_ivl_28", 8 0, L_0000026848cccd10;  1 drivers
L_0000026848cccbf0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cbb850_0 .net *"_ivl_3", 22 0, L_0000026848cccbf0;  1 drivers
v0000026848cbbdf0_0 .net *"_ivl_31", 8 0, L_0000026848d29170;  1 drivers
v0000026848cbaa90_0 .net *"_ivl_32", 8 0, L_0000026848d29210;  1 drivers
L_0000026848cccd58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026848cbb490_0 .net *"_ivl_35", 4 0, L_0000026848cccd58;  1 drivers
v0000026848cba950_0 .net *"_ivl_36", 8 0, L_0000026848d28f90;  1 drivers
v0000026848cbb530_0 .net *"_ivl_4", 31 0, L_0000026848d29ad0;  1 drivers
v0000026848cbc6b0_0 .net *"_ivl_40", 31 0, L_0000026848d29a30;  1 drivers
L_0000026848cccda0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cbbe90_0 .net *"_ivl_43", 27 0, L_0000026848cccda0;  1 drivers
L_0000026848cccde8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000026848cbbf30_0 .net/2u *"_ivl_44", 31 0, L_0000026848cccde8;  1 drivers
v0000026848cbb5d0_0 .net *"_ivl_47", 31 0, L_0000026848d28950;  1 drivers
L_0000026848cccc38 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cbbfd0_0 .net *"_ivl_7", 22 0, L_0000026848cccc38;  1 drivers
L_0000026848cccc80 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000026848cbc390_0 .net/2u *"_ivl_8", 31 0, L_0000026848cccc80;  1 drivers
v0000026848cbc070_0 .var "byte_pos", 3 0;
v0000026848cbc110_0 .net "bytes_available", 7 0, L_0000026848d28bd0;  1 drivers
v0000026848cbc430_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cbae50_0 .var "current_word", 79 0;
v0000026848cbc750_0 .net "din", 79 0, L_0000026848d29990;  1 drivers
v0000026848cba8b0_0 .net "dout", 7 0, L_0000026848d29d50;  alias, 1 drivers
v0000026848cbaef0_0 .net "empty", 0 0, L_0000026848c690c0;  alias, 1 drivers
v0000026848cc5e10_0 .net "fifo_read", 0 0, L_0000026848c68950;  1 drivers
v0000026848cc64f0_0 .net "full", 0 0, L_0000026848d290d0;  1 drivers
v0000026848cc6590 .array "mem", 254 0, 79 0;
v0000026848cc5910_0 .net "rd_en", 0 0, v0000026848cc8890_0;  alias, 1 drivers
v0000026848cc63b0_0 .var "rd_ptr", 8 0;
v0000026848cc5c30_0 .net "reset", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cc4b50_0 .var "word_valid", 0 0;
v0000026848cc6770_0 .net "wr_en", 0 0, v0000026848cc5b90_0;  alias, 1 drivers
v0000026848cc5550_0 .var "wr_ptr", 8 0;
L_0000026848d2a430 .concat [ 9 23 0 0], v0000026848cc5550_0, L_0000026848cccbf0;
L_0000026848d29ad0 .concat [ 9 23 0 0], v0000026848cc63b0_0, L_0000026848cccc38;
L_0000026848d29b70 .arith/sum 32, L_0000026848d29ad0, L_0000026848cccc80;
L_0000026848d290d0 .cmp/eq 32, L_0000026848d2a430, L_0000026848d29b70;
L_0000026848d292b0 .cmp/eq 9, v0000026848cc5550_0, v0000026848cc63b0_0;
L_0000026848d28d10 .reduce/nor v0000026848cc4b50_0;
L_0000026848d298f0 .cmp/eq 4, v0000026848cbc070_0, L_0000026848ccccc8;
L_0000026848d2a4d0 .arith/sub 9, v0000026848cc5550_0, v0000026848cc63b0_0;
L_0000026848d29170 .arith/mult 9, L_0000026848d2a4d0, L_0000026848cccd10;
L_0000026848d29210 .concat [ 4 5 0 0], v0000026848cbc070_0, L_0000026848cccd58;
L_0000026848d28f90 .arith/sum 9, L_0000026848d29170, L_0000026848d29210;
L_0000026848d28bd0 .part L_0000026848d28f90, 0, 8;
L_0000026848d29a30 .concat [ 4 28 0 0], v0000026848cbc070_0, L_0000026848cccda0;
L_0000026848d28950 .arith/mult 32, L_0000026848d29a30, L_0000026848cccde8;
L_0000026848d29d50 .part/v v0000026848cbae50_0, L_0000026848d28950, 8;
S_000002684889cc90 .scope module, "input_fifo" "fifo" 3 81, 9 1 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 88 "dout";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 5 "count";
P_0000026848c59b50 .param/l "ALMOST_EMPTY_THRESH" 0 9 5, +C4<00000000000000000000000000000010>;
P_0000026848c59b88 .param/l "ALMOST_FULL_THRESH" 0 9 4, +C4<000000000000000000000000000001001>;
P_0000026848c59bc0 .param/l "DEPTH" 0 9 3, +C4<00000000000000000000000000001011>;
P_0000026848c59bf8 .param/l "READ_SCALAR" 0 9 6, +C4<00000000000000000000000000001011>;
P_0000026848c59c30 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000001000>;
L_0000026848c688e0 .functor BUFZ 5, v0000026848cc4f10_0, C4<00000>, C4<00000>, C4<00000>;
v0000026848cc48d0_0 .net *"_ivl_0", 31 0, L_0000026848cca9b0;  1 drivers
L_0000026848ccc9b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cc55f0_0 .net *"_ivl_11", 26 0, L_0000026848ccc9b0;  1 drivers
L_0000026848ccc9f8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0000026848cc4bf0_0 .net/2u *"_ivl_12", 31 0, L_0000026848ccc9f8;  1 drivers
v0000026848cc59b0_0 .net *"_ivl_16", 32 0, L_0000026848ccc3f0;  1 drivers
L_0000026848ccca40 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cc5ff0_0 .net *"_ivl_19", 27 0, L_0000026848ccca40;  1 drivers
L_0000026848ccca88 .functor BUFT 1, C4<000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000026848cc4dd0_0 .net/2u *"_ivl_20", 32 0, L_0000026848ccca88;  1 drivers
v0000026848cc5a50_0 .net *"_ivl_24", 31 0, L_0000026848ccb630;  1 drivers
L_0000026848cccad0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cc6450_0 .net *"_ivl_27", 26 0, L_0000026848cccad0;  1 drivers
L_0000026848cccb18 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000026848cc5050_0 .net/2u *"_ivl_28", 31 0, L_0000026848cccb18;  1 drivers
L_0000026848ccc920 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cc54b0_0 .net *"_ivl_3", 26 0, L_0000026848ccc920;  1 drivers
L_0000026848ccc968 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0000026848cc4ab0_0 .net/2u *"_ivl_4", 31 0, L_0000026848ccc968;  1 drivers
v0000026848cc6630_0 .net *"_ivl_8", 31 0, L_0000026848ccc2b0;  1 drivers
v0000026848cc52d0_0 .net "almost_empty", 0 0, L_0000026848ccc710;  1 drivers
v0000026848cc66d0_0 .net "almost_full", 0 0, L_0000026848ccc490;  1 drivers
v0000026848cc4c90_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cc4970_0 .net "count", 4 0, L_0000026848c688e0;  1 drivers
v0000026848cc4a10_0 .net "din", 7 0, v0000026848cc93d0_0;  alias, 1 drivers
v0000026848cc6130_0 .var "dout", 87 0;
v0000026848cc5f50_0 .net "empty", 0 0, L_0000026848ccc350;  1 drivers
v0000026848cc4d30_0 .net "full", 0 0, L_0000026848ccc210;  alias, 1 drivers
v0000026848cc6270 .array "mem", 10 0, 7 0;
v0000026848cc4f10_0 .var "ptr_diff", 4 0;
v0000026848cc5d70_0 .net "rd_en", 0 0, v0000026848cc8ed0_0;  alias, 1 drivers
v0000026848cc4e70_0 .var "rd_ptr", 3 0;
v0000026848cc6310_0 .net "reset", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cc50f0_0 .net "wr_en", 0 0, v0000026848cc96f0_0;  alias, 1 drivers
v0000026848cc5af0_0 .var "wr_ptr", 3 0;
v0000026848cc6270_0 .array/port v0000026848cc6270, 0;
v0000026848cc6270_1 .array/port v0000026848cc6270, 1;
v0000026848cc6270_2 .array/port v0000026848cc6270, 2;
E_0000026848c636a0/0 .event anyedge, v0000026848cc4e70_0, v0000026848cc6270_0, v0000026848cc6270_1, v0000026848cc6270_2;
v0000026848cc6270_3 .array/port v0000026848cc6270, 3;
v0000026848cc6270_4 .array/port v0000026848cc6270, 4;
v0000026848cc6270_5 .array/port v0000026848cc6270, 5;
v0000026848cc6270_6 .array/port v0000026848cc6270, 6;
E_0000026848c636a0/1 .event anyedge, v0000026848cc6270_3, v0000026848cc6270_4, v0000026848cc6270_5, v0000026848cc6270_6;
v0000026848cc6270_7 .array/port v0000026848cc6270, 7;
v0000026848cc6270_8 .array/port v0000026848cc6270, 8;
v0000026848cc6270_9 .array/port v0000026848cc6270, 9;
v0000026848cc6270_10 .array/port v0000026848cc6270, 10;
E_0000026848c636a0/2 .event anyedge, v0000026848cc6270_7, v0000026848cc6270_8, v0000026848cc6270_9, v0000026848cc6270_10;
E_0000026848c636a0 .event/or E_0000026848c636a0/0, E_0000026848c636a0/1, E_0000026848c636a0/2;
L_0000026848cca9b0 .concat [ 5 27 0 0], v0000026848cc4f10_0, L_0000026848ccc920;
L_0000026848ccc210 .cmp/eq 32, L_0000026848cca9b0, L_0000026848ccc968;
L_0000026848ccc2b0 .concat [ 5 27 0 0], v0000026848cc4f10_0, L_0000026848ccc9b0;
L_0000026848ccc350 .cmp/gt 32, L_0000026848ccc9f8, L_0000026848ccc2b0;
L_0000026848ccc3f0 .concat [ 5 28 0 0], v0000026848cc4f10_0, L_0000026848ccca40;
L_0000026848ccc490 .cmp/ge 33, L_0000026848ccc3f0, L_0000026848ccca88;
L_0000026848ccb630 .concat [ 5 27 0 0], v0000026848cc4f10_0, L_0000026848cccad0;
L_0000026848ccc710 .cmp/ge 32, L_0000026848cccb18, L_0000026848ccb630;
S_00000268488c3420 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 32, 9 32 0, S_000002684889cc90;
 .timescale -9 -12;
v0000026848cc4fb0_0 .var/2s "i", 31 0;
S_00000268488c35b0 .scope module, "pd" "phase_detector" 3 158, 10 1 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 12 "signal";
    .port_info 4 /INPUT 8 "ref_sig";
    .port_info 5 /INPUT 8 "ref_sig_q";
    .port_info 6 /OUTPUT 40 "q_component";
    .port_info 7 /OUTPUT 40 "i_component";
    .port_info 8 /OUTPUT 1 "data_valid";
P_00000268488ad400 .param/l "ACCUMULATE" 0 10 18, C4<01>;
P_00000268488ad438 .param/l "HOLD" 0 10 19, C4<10>;
P_00000268488ad470 .param/l "IDLE" 0 10 17, C4<00>;
v0000026848cc5eb0_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cc5b90_0 .var "data_valid", 0 0;
v0000026848cc5230_0 .var/s "i_accum", 39 0;
v0000026848cc5cd0_0 .var "i_component", 39 0;
v0000026848cc5370_0 .var/s "i_product", 23 0;
v0000026848cc6090_0 .var/s "q_accum", 39 0;
v0000026848cc61d0_0 .var "q_component", 39 0;
v0000026848cc5410_0 .var/s "q_product", 23 0;
v0000026848cc5690_0 .net "ref_sig", 7 0, v0000026848c4fb70_0;  alias, 1 drivers
v0000026848cc5730_0 .net "ref_sig_q", 7 0, v0000026848c4fdf0_0;  alias, 1 drivers
v0000026848cc57d0_0 .net "reset", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cc5870_0 .net "signal", 11 0, L_0000026848ccc7b0;  1 drivers
v0000026848cc91f0_0 .var "state", 1 0;
v0000026848cc89d0_0 .net "trigger", 0 0, v0000026848cc8610_0;  alias, 1 drivers
v0000026848cc7fd0_0 .var "trigger_delay", 0 0;
v0000026848cc7990_0 .var "trigger_delay2", 0 0;
S_000002684885ea80 .scope task, "send_byte" "send_byte" 3 296, 3 296 0, S_00000268488fe930;
 .timescale -9 -12;
v0000026848cc8750_0 .var "byte_to_send", 7 0;
TD_UART_FIFO_SWEEPER_TB.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026848ccac30_0, 0, 1;
    %delay 8680000, 0;
    %fork t_1, S_000002684885ec10;
    %jmp t_0;
    .scope S_000002684885ec10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026848cc8bb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026848cc8bb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000026848cc8750_0;
    %load/vec4 v0000026848cc8bb0_0;
    %part/s 1;
    %store/vec4 v0000026848ccac30_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v0000026848cc8bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026848cc8bb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002684885ea80;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026848ccac30_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_000002684885ec10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 307, 3 307 0, S_000002684885ea80;
 .timescale -9 -12;
v0000026848cc8bb0_0 .var/i "i", 31 0;
S_00000268488811c0 .scope module, "send_to_host" "UART_TX" 3 188, 7 13 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /INPUT 1 "clken";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /OUTPUT 1 "read_fifo_flag";
P_000002684885eda0 .param/l "STATE_DATA" 1 7 29, C4<010>;
P_000002684885edd8 .param/l "STATE_IDLE" 1 7 27, C4<000>;
P_000002684885ee10 .param/l "STATE_LOAD" 1 7 31, C4<100>;
P_000002684885ee48 .param/l "STATE_START" 1 7 28, C4<001>;
P_000002684885ee80 .param/l "STATE_STOP" 1 7 30, C4<011>;
P_000002684885eeb8 .param/l "STATE_WAIT" 1 7 32, C4<101>;
L_0000026848ccce30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026848cc8070_0 .net/2u *"_ivl_0", 2 0, L_0000026848ccce30;  1 drivers
v0000026848cc7d50_0 .var "bitpos", 2 0;
v0000026848cc8c50_0 .net "clk_50m", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cc8b10_0 .net "clken", 0 0, L_0000026848d29710;  alias, 1 drivers
v0000026848cc8cf0_0 .var "data", 7 0;
v0000026848cc9790_0 .net "din", 7 0, L_0000026848d29d50;  alias, 1 drivers
v0000026848cc8890_0 .var "read_fifo_flag", 0 0;
v0000026848cc8d90_0 .var "state", 2 0;
v0000026848cc7f30_0 .var "tx", 0 0;
v0000026848cc8570_0 .net "tx_busy", 0 0, L_0000026848d29850;  1 drivers
v0000026848cc9290_0 .net "wr_en", 0 0, L_0000026848c68560;  1 drivers
L_0000026848d29850 .cmp/ne 3, v0000026848cc8d90_0, L_0000026848ccce30;
S_0000026848881350 .scope module, "sweeper" "frequency_sweeper" 3 117, 11 1 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 88 "fifo_data";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /OUTPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 32 "dds_freq";
    .port_info 6 /OUTPUT 1 "sweep_start";
    .port_info 7 /OUTPUT 1 "sweep_done";
    .port_info 8 /OUTPUT 1 "frequency_update";
    .port_info 9 /INPUT 16 "phase_error";
    .port_info 10 /OUTPUT 1 "Dissipation_Measurement_enable";
P_0000026848cc9db0 .param/l "DECODE" 1 11 40, C4<111>;
P_0000026848cc9de8 .param/l "DISSIPATION_MEASUREMENT_CYCLES" 0 11 2, +C4<00000000000000000000000011111111>;
P_0000026848cc9e20 .param/l "Dissipation_Measurement" 1 11 43, C4<100>;
P_0000026848cc9e58 .param/l "IDLE" 1 11 38, C4<000>;
P_0000026848cc9e90 .param/l "LOAD" 1 11 39, C4<001>;
P_0000026848cc9ec8 .param/l "PLL_LOCK" 1 11 42, C4<011>;
P_0000026848cc9f00 .param/l "SWEEP" 1 11 41, C4<010>;
v0000026848cc7a30_0 .var "Dissipation_Measurement_enable", 0 0;
v0000026848cc86b0_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cc8930_0 .var "cycle_counter", 15 0;
v0000026848cc9650_0 .var "cycles_per_step", 15 0;
v0000026848cc8110_0 .var "dds_freq", 31 0;
v0000026848cc7df0_0 .var "decode_stage", 2 0;
v0000026848cc8a70_0 .net "fifo_data", 87 0, v0000026848cc6130_0;  alias, 1 drivers
v0000026848cc8e30_0 .net "fifo_empty", 0 0, L_0000026848ccc210;  alias, 1 drivers
v0000026848cc8ed0_0 .var "fifo_rd_en", 0 0;
v0000026848cc7c10_0 .var "freq_step", 31 0;
v0000026848cc8610_0 .var "frequency_update", 0 0;
v0000026848cc8f70_0 .var "init_freq", 31 0;
v0000026848cc9010_0 .var "instr_buffer", 87 0;
v0000026848cc7b70_0 .var "load_cycles", 2 0;
L_0000026848cccb60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026848cc9330_0 .net "phase_error", 15 0, L_0000026848cccb60;  1 drivers
v0000026848cc90b0_0 .net "reset", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cc81b0_0 .var "state", 2 0;
v0000026848cc78f0_0 .var "step_counter", 7 0;
v0000026848cc7e90_0 .var "sweep_done", 0 0;
v0000026848cc87f0_0 .var "sweep_start", 0 0;
S_0000026848cca0d0 .scope module, "uart_rx_inst" "uart_byte_rx" 3 70, 12 22 0, S_00000268488fe930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 8 "data_byte";
    .port_info 4 /OUTPUT 1 "rx_done";
P_0000026848842b30 .param/l "BAUD_RATE" 0 12 26, +C4<00000000000000011100001000000000>;
P_0000026848842b68 .param/l "CLK_FREQ" 0 12 25, +C4<00000010111110101111000010000000>;
P_0000026848842ba0 .param/l "DIVISOR" 1 12 42, +C4<00000000000000000000000000000000000000000000000000000000000011010>;
P_0000026848842bd8 .param/l "OVERSAMPLE" 1 12 41, +C4<00000000000000000000000000010000>;
L_0000026848c68cd0 .functor AND 1, L_0000026848ccc170, v0000026848ccaff0_0, C4<1>, C4<1>;
v0000026848cc8430_0 .var "START_BIT", 2 0;
v0000026848cc84d0_0 .var "STOP_BIT", 2 0;
v0000026848cc8250_0 .net *"_ivl_1", 0 0, L_0000026848ccc170;  1 drivers
o0000026848c6d0b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000026848cc7ad0_0 .net "baud_set", 2 0, o0000026848c6d0b8;  0 drivers
v0000026848cc7cb0_0 .var "bps_DR", 15 0;
v0000026848cc82f0_0 .var "bps_clk", 0 0;
v0000026848cc9150_0 .var "bps_cnt", 7 0;
v0000026848cc8390_0 .net "clk", 0 0, v0000026848ccaa50_0;  alias, 1 drivers
v0000026848cc93d0_0 .var "data_byte", 7 0;
v0000026848cc9470 .array "data_byte_pre", 0 7, 2 0;
v0000026848cc9510_0 .var "div_cnt", 15 0;
v0000026848cc95b0_0 .net "reset", 0 0, v0000026848ccb4f0_0;  alias, 1 drivers
v0000026848cc96f0_0 .var "rx_done", 0 0;
v0000026848ccaeb0_0 .net "uart_rx", 0 0, v0000026848ccac30_0;  1 drivers
v0000026848ccbd10_0 .net "uart_rx_nedge", 0 0, L_0000026848c68cd0;  1 drivers
v0000026848ccb6d0_0 .var "uart_rx_reg1", 0 0;
v0000026848ccaff0_0 .var "uart_rx_reg2", 0 0;
v0000026848ccb8b0_0 .var "uart_rx_sync1", 0 0;
v0000026848ccb090_0 .var "uart_rx_sync2", 0 0;
v0000026848ccbdb0_0 .var "uart_state", 0 0;
L_0000026848ccc170 .reduce/nor v0000026848ccb6d0_0;
    .scope S_0000026848cca0d0;
T_1 ;
    %pushi/vec4 26, 0, 16;
    %store/vec4 v0000026848cc7cb0_0, 0, 16;
    %end;
    .thread T_1, $init;
    .scope S_0000026848cca0d0;
T_2 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccb8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccb090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026848ccaeb0_0;
    %assign/vec4 v0000026848ccb8b0_0, 0;
    %load/vec4 v0000026848ccb8b0_0;
    %assign/vec4 v0000026848ccb090_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026848cca0d0;
T_3 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccb6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccaff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026848ccb090_0;
    %assign/vec4 v0000026848ccb6d0_0, 0;
    %load/vec4 v0000026848ccb6d0_0;
    %assign/vec4 v0000026848ccaff0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026848cca0d0;
T_4 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc9510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026848ccbdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000026848cc9510_0;
    %load/vec4 v0000026848cc7cb0_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc9510_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000026848cc9510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026848cc9510_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc9510_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026848cca0d0;
T_5 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc82f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026848cc9510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc82f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc82f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026848cca0d0;
T_6 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cc9150_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026848cc9150_0;
    %pushi/vec4 159, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026848cc9150_0;
    %cmpi/e 12, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0000026848cc8430_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cc9150_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000026848cc82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0000026848cc9150_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026848cc9150_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000026848cc9150_0;
    %assign/vec4 v0000026848cc9150_0, 0;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026848cca0d0;
T_7 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc96f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026848cc9150_0;
    %cmpi/e 159, 0, 8;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc96f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc96f0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026848cca0d0;
T_8 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc8430_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026848cc82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000026848cc9150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 8;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 8;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 8;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 8;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 87, 0, 8;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 89, 0, 8;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 8;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 91, 0, 8;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 8;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 105, 0, 8;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 8;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 8;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 8;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 8;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_8.53, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 8;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 136, 0, 8;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 137, 0, 8;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %dup/vec4;
    %pushi/vec4 138, 0, 8;
    %cmp/u;
    %jmp/1 T_8.57, 6;
    %dup/vec4;
    %pushi/vec4 139, 0, 8;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 8;
    %cmp/u;
    %jmp/1 T_8.59, 6;
    %dup/vec4;
    %pushi/vec4 151, 0, 8;
    %cmp/u;
    %jmp/1 T_8.60, 6;
    %dup/vec4;
    %pushi/vec4 152, 0, 8;
    %cmp/u;
    %jmp/1 T_8.61, 6;
    %dup/vec4;
    %pushi/vec4 153, 0, 8;
    %cmp/u;
    %jmp/1 T_8.62, 6;
    %dup/vec4;
    %pushi/vec4 154, 0, 8;
    %cmp/u;
    %jmp/1 T_8.63, 6;
    %dup/vec4;
    %pushi/vec4 155, 0, 8;
    %cmp/u;
    %jmp/1 T_8.64, 6;
    %load/vec4 v0000026848cc8430_0;
    %assign/vec4 v0000026848cc8430_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %load/vec4 v0000026848cc84d0_0;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc8430_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.5 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.6 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.7 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.8 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.9 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.10 ;
    %load/vec4 v0000026848cc8430_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc8430_0, 0;
    %jmp T_8.66;
T_8.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.12 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.13 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.14 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.15 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.16 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.20 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.21 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.23 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.24 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.29 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.30 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.31 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.32 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.33 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.35 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.36 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.37 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.38 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.39 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.40 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.41 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.42 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.43 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.44 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.45 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.46 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.47 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.48 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.49 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.50 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.51 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.52 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.53 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.54 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.55 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.56 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.57 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.58 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc9470, 0, 4;
    %jmp T_8.66;
T_8.59 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.60 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.61 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.62 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.63 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.64 ;
    %load/vec4 v0000026848cc84d0_0;
    %load/vec4 v0000026848ccb090_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0000026848cc84d0_0, 0;
    %jmp T_8.66;
T_8.66 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026848cca0d0;
T_9 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cc93d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026848cc9150_0;
    %cmpi/e 159, 0, 8;
    %jmp/0xz  T_9.2, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026848cc9470, 4;
    %parti/s 1, 2, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026848cc93d0_0, 4, 5;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026848cca0d0;
T_10 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccbdb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026848ccbd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848ccbdb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026848cc96f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.7, 8;
    %load/vec4 v0000026848cc9150_0;
    %cmpi/e 12, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_10.8, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0000026848cc8430_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.7;
    %jmp/1 T_10.6, 8;
    %load/vec4 v0000026848cc9150_0;
    %cmpi/e 155, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_10.9, 4;
    %load/vec4 v0000026848cc84d0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.6;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848ccbdb0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000026848ccbdb0_0;
    %assign/vec4 v0000026848ccbdb0_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002684889cc90;
T_11 ;
Ewait_0 .event/or E_0000026848c636a0, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_00000268488c3420;
    %jmp t_2;
    .scope S_00000268488c3420;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026848cc4fb0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000026848cc4fb0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000026848cc4e70_0;
    %pad/u 32;
    %load/vec4 v0000026848cc4fb0_0;
    %add;
    %pushi/vec4 11, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0000026848cc6270, 4;
    %load/vec4 v0000026848cc4fb0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0000026848cc6130_0, 4, 8;
    %load/vec4 v0000026848cc4fb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000026848cc4fb0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_000002684889cc90;
t_2 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002684889cc90;
T_12 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026848cc5af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026848cc4e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026848cc4f10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026848cc50f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0000026848cc4d30_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026848cc4a10_0;
    %load/vec4 v0000026848cc5af0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc6270, 0, 4;
    %load/vec4 v0000026848cc5af0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0000026848cc5af0_0;
    %addi 1, 0, 4;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %assign/vec4 v0000026848cc5af0_0, 0;
T_12.2 ;
    %load/vec4 v0000026848cc5d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0000026848cc5f50_0;
    %nor/r;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0000026848cc4e70_0;
    %pad/u 32;
    %addi 11, 0, 32;
    %pushi/vec4 11, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000026848cc4e70_0, 0;
T_12.7 ;
    %load/vec4 v0000026848cc50f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.15, 8;
    %load/vec4 v0000026848cc4d30_0;
    %nor/r;
    %and;
T_12.15;
    %load/vec4 v0000026848cc5d70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.16, 8;
    %load/vec4 v0000026848cc5f50_0;
    %nor/r;
    %and;
T_12.16;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.14;
T_12.10 ;
    %load/vec4 v0000026848cc4f10_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_12.17, 8;
    %load/vec4 v0000026848cc4f10_0;
    %pad/u 32;
    %subi 11, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %pad/u 5;
    %assign/vec4 v0000026848cc4f10_0, 0;
    %jmp T_12.14;
T_12.11 ;
    %load/vec4 v0000026848cc4f10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026848cc4f10_0, 0;
    %jmp T_12.14;
T_12.12 ;
    %load/vec4 v0000026848cc4f10_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_12.19, 8;
    %load/vec4 v0000026848cc4f10_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %pad/u 5;
    %assign/vec4 v0000026848cc4f10_0, 0;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002684889cc90;
T_13 ;
    %end;
    .thread T_13;
    .scope S_0000026848881350;
T_14 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc87f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026848cc8110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7a30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000026848cc81b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
    %load/vec4 v0000026848cc8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc8ed0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc7b70_0, 0;
T_14.9 ;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8ed0_0, 0;
    %load/vec4 v0000026848cc8a70_0;
    %assign/vec4 v0000026848cc9010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc7df0_0, 0;
    %load/vec4 v0000026848cc7b70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_14.11, 5;
    %load/vec4 v0000026848cc7b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000026848cc7b70_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc7b70_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
T_14.12 ;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0000026848cc7df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %jmp T_14.17;
T_14.13 ;
    %load/vec4 v0000026848cc9010_0;
    %parti/s 32, 48, 7;
    %assign/vec4 v0000026848cc8f70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026848cc7df0_0, 0;
    %jmp T_14.17;
T_14.14 ;
    %load/vec4 v0000026848cc9010_0;
    %parti/s 16, 32, 7;
    %assign/vec4 v0000026848cc9650_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026848cc7df0_0, 0;
    %jmp T_14.17;
T_14.15 ;
    %load/vec4 v0000026848cc9010_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000026848cc7c10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026848cc7df0_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0000026848cc8f70_0;
    %assign/vec4 v0000026848cc8110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cc78f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
    %load/vec4 v0000026848cc9010_0;
    %parti/s 8, 80, 8;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc87f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %jmp T_14.22;
T_14.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14.17;
T_14.17 ;
    %pop/vec4 1;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc87f0_0, 0;
    %load/vec4 v0000026848cc8930_0;
    %load/vec4 v0000026848cc9650_0;
    %cmp/u;
    %jmp/0xz  T_14.23, 5;
    %load/vec4 v0000026848cc8930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %load/vec4 v0000026848cc78f0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_14.25, 5;
    %load/vec4 v0000026848cc78f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026848cc78f0_0, 0;
    %load/vec4 v0000026848cc8110_0;
    %load/vec4 v0000026848cc7c10_0;
    %add;
    %assign/vec4 v0000026848cc8110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
    %jmp T_14.26;
T_14.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc7e90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
T_14.26 ;
T_14.24 ;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0000026848cc8930_0;
    %cmpi/u 65534, 0, 16;
    %jmp/0xz  T_14.27, 5;
    %load/vec4 v0000026848cc8930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
    %jmp T_14.28;
T_14.27 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc81b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc8610_0, 0;
T_14.28 ;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc7a30_0, 0;
    %load/vec4 v0000026848cc8930_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_14.29, 5;
    %load/vec4 v0000026848cc8930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %jmp T_14.30;
T_14.29 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026848cc8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7a30_0, 0;
T_14.30 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026848c69a20;
T_15 ;
    %fork t_5, S_0000026848886810;
    %jmp t_4;
    .scope S_0000026848886810;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026848c4e310_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000026848c4e310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 128, 0, 32;
    %cvt/rv/s;
    %pushi/real 2130706432, 4072; load=127.000
    %pushi/real 1686629713, 4068; load=6.28319
    %pushi/real 273688, 4046; load=6.28319
    %add/wr;
    %load/vec4 v0000026848c4e310_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 5 25 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func/r 5 25 "$floor", W<0,r> {0 1 0};
    %add/wr;
    %cvt/vr 8;
    %ix/getv/s 4, v0000026848c4e310_0;
    %store/vec4a v0000026848c4e6d0, 4, 0;
    %load/vec4 v0000026848c4e310_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026848c4e310_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0000026848c69a20;
t_4 %join;
    %end;
    .thread T_15;
    .scope S_0000026848c69a20;
T_16 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848c4fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026848c4fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848c4fcb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000026848c4ec70_0;
    %assign/vec4 v0000026848c4fd50_0, 0;
    %load/vec4 v0000026848c4fd50_0;
    %load/vec4 v0000026848c4ec70_0;
    %cmp/e;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848c4fcb0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848c4fcb0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026848c69a20;
T_17 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848c4fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026848c4fc10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848c4fb70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848c4fdf0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026848c4fc10_0;
    %load/vec4 v0000026848c4ec70_0;
    %add;
    %assign/vec4 v0000026848c4fc10_0, 0;
    %load/vec4 v0000026848c4fc10_0;
    %parti/s 8, 24, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026848c4e6d0, 4;
    %assign/vec4 v0000026848c4fb70_0, 0;
    %load/vec4 v0000026848c4fc10_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026848c4e6d0, 4;
    %assign/vec4 v0000026848c4fdf0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000268488c35b0;
T_18 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cc57d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026848cc91f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc5230_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc6090_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc61d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc5cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7fd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026848cc5370_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000026848cc5410_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000026848cc89d0_0;
    %assign/vec4 v0000026848cc7990_0, 0;
    %load/vec4 v0000026848cc7990_0;
    %assign/vec4 v0000026848cc7fd0_0, 0;
    %load/vec4 v0000026848cc91f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc5b90_0, 0;
    %load/vec4 v0000026848cc89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc5230_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc6090_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026848cc91f0_0, 0;
T_18.6 ;
    %jmp T_18.5;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc5b90_0, 0;
    %load/vec4 v0000026848cc5870_0;
    %pad/s 24;
    %load/vec4 v0000026848cc5690_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0000026848cc5370_0, 0;
    %load/vec4 v0000026848cc5870_0;
    %pad/s 24;
    %load/vec4 v0000026848cc5730_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0000026848cc5410_0, 0;
    %load/vec4 v0000026848cc5230_0;
    %load/vec4 v0000026848cc5370_0;
    %pad/s 40;
    %add;
    %assign/vec4 v0000026848cc5230_0, 0;
    %load/vec4 v0000026848cc6090_0;
    %load/vec4 v0000026848cc5410_0;
    %pad/s 40;
    %add;
    %assign/vec4 v0000026848cc6090_0, 0;
    %load/vec4 v0000026848cc89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026848cc91f0_0, 0;
T_18.8 ;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000026848cc6090_0;
    %assign/vec4 v0000026848cc61d0_0, 0;
    %load/vec4 v0000026848cc5230_0;
    %assign/vec4 v0000026848cc5cd0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc6090_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000026848cc5230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc5b90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026848cc91f0_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002684886c180;
T_19 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848cc5c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026848cc5550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026848cc63b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026848cbc070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc4b50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000026848cc6770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0000026848cc64f0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000026848cbc750_0;
    %load/vec4 v0000026848cc5550_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cc6590, 0, 4;
    %load/vec4 v0000026848cc5550_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026848cc5550_0, 0;
T_19.2 ;
    %load/vec4 v0000026848cc5910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %load/vec4 v0000026848cbaef0_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0000026848cbc070_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026848cbc070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc4b50_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0000026848cbc070_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026848cbc070_0, 0;
T_19.9 ;
T_19.5 ;
    %load/vec4 v0000026848cc5e10_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.12, 8;
    %load/vec4 v0000026848cc4b50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.12;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0000026848cc5550_0;
    %load/vec4 v0000026848cc63b0_0;
    %cmp/ne;
    %jmp/0xz  T_19.13, 4;
    %load/vec4 v0000026848cc63b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026848cc6590, 4;
    %assign/vec4 v0000026848cbae50_0, 0;
    %load/vec4 v0000026848cc63b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026848cc63b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc4b50_0, 0;
T_19.13 ;
T_19.10 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000268488811c0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8cf0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026848cc7d50_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026848cc8d90_0, 0, 3;
    %end;
    .thread T_20, $init;
    .scope S_00000268488811c0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026848cc7f30_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_00000268488811c0;
T_22 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848cc8d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc7f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
    %jmp T_22.7;
T_22.0 ;
    %load/vec4 v0000026848cc9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc7d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc8890_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
T_22.8 ;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc8890_0, 0;
    %jmp T_22.7;
T_22.2 ;
    %load/vec4 v0000026848cc9790_0;
    %assign/vec4 v0000026848cc8cf0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
    %jmp T_22.7;
T_22.3 ;
    %load/vec4 v0000026848cc8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cc7f30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
T_22.10 ;
    %jmp T_22.7;
T_22.4 ;
    %load/vec4 v0000026848cc8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0000026848cc7d50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_22.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %load/vec4 v0000026848cc7d50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000026848cc7d50_0, 0;
T_22.15 ;
    %load/vec4 v0000026848cc8cf0_0;
    %load/vec4 v0000026848cc7d50_0;
    %part/u 1;
    %assign/vec4 v0000026848cc7f30_0, 0;
T_22.12 ;
    %jmp T_22.7;
T_22.5 ;
    %load/vec4 v0000026848cc8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cc7f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cc8d90_0, 0;
T_22.16 ;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000002684886bff0;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cbbb70_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026848cbabd0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026848cbbc10_0, 0, 3;
    %end;
    .thread T_23, $init;
    .scope S_000002684886bff0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026848cbb8f0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000002684886bff0;
T_25 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848cbbc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cbb8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v0000026848cbad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cbabd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cba9f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
T_25.8 ;
    %jmp T_25.7;
T_25.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cba9f0_0, 0;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0000026848cbb170_0;
    %assign/vec4 v0000026848cbbb70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0000026848cbc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cbb8f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
T_25.10 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v0000026848cbc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0000026848cbabd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
    %jmp T_25.15;
T_25.14 ;
    %load/vec4 v0000026848cbabd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000026848cbabd0_0, 0;
T_25.15 ;
    %load/vec4 v0000026848cbbb70_0;
    %load/vec4 v0000026848cbabd0_0;
    %part/u 1;
    %assign/vec4 v0000026848cbb8f0_0, 0;
T_25.12 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v0000026848cbc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cbb8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026848cbbc10_0, 0;
T_25.16 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25;
    .scope S_00000268488869a0;
T_26 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cbc610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cbc250_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000268488fbde0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000026848cbc4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0000026848cbb670_0;
    %nor/r;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000026848cbb3f0_0;
    %load/vec4 v0000026848cbc250_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026848cbbad0, 0, 4;
    %load/vec4 v0000026848cbc250_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026848cbc250_0, 0;
    %load/vec4 v00000268488fbde0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000268488fbde0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000268488869a0;
T_27 ;
    %wait E_0000026848c63ca0;
    %load/vec4 v0000026848cbc610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cbc1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cbab30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026848cbba30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000026848cbb990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0000026848cbb0d0_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000026848cbab30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %load/vec4 v0000026848cbc1b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026848cbbad0, 4;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000026848cbba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026848cbab30_0, 0;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000026848cbc1b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026848cbbad0, 4;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000026848cbba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026848cbab30_0, 0;
    %load/vec4 v0000026848cbc1b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026848cbc1b0_0, 0;
    %load/vec4 v00000268488fbde0_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000268488fbde0_0, 0;
T_27.6 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000026848c69890;
T_28 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026848c4f0d0_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0000026848c4eb30_0, 0, 9;
    %end;
    .thread T_28, $init;
    .scope S_0000026848c69890;
T_29 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848c4f0d0_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026848c4f0d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000026848c4f0d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026848c4f0d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000026848c69890;
T_30 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848c4eb30_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026848c4eb30_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000026848c4eb30_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026848c4eb30_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000268488fe930;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026848ccaa50_0, 0, 1;
T_31.0 ;
    %delay 10000, 0;
    %load/vec4 v0000026848ccaa50_0;
    %inv;
    %store/vec4 v0000026848ccaa50_0, 0, 1;
    %jmp T_31.0;
    %end;
    .thread T_31;
    .scope S_00000268488fe930;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026848ccac30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026848ccb4f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026848ccb4f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 258 "$display", "=== Sending Sweep Command ===" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
T_32.0 ;
    %load/vec4 v0000026848ccaaf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_32.1, 6;
    %wait E_0000026848c64160;
    %jmp T_32.0;
T_32.1 ;
    %vpi_call/w 3 274 "$display", "=== Sweep Complete ===" {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 278 "$display", "=== Sending PLL Command ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026848cc8750_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_000002684885ea80;
    %join;
    %delay 5000000, 0;
    %vpi_call/w 3 292 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_00000268488fe930;
T_33 ;
    %wait E_0000026848c63460;
    %load/vec4 v0000026848ccc5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call/w 3 327 "$display", "Time: %t, Sweep Started", $time {0 0 0};
T_33.0 ;
    %load/vec4 v0000026848ccc030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %vpi_call/w 3 331 "$display", "Time: %t, Sweeper Read FIFO", $time {0 0 0};
T_33.2 ;
    %load/vec4 v0000026848cc81b0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_33.6, 4;
    %load/vec4 v0000026848cc8930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %vpi_call/w 3 336 "$display", "Time: %t, Frequency Updated: 0x%h", $time, v0000026848ccad70_0 {0 0 0};
T_33.4 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000268488fe930;
T_34 ;
    %vpi_call/w 3 342 "$dumpfile", "uart_fifo_sweeper_tb.vcd" {0 0 0};
    %vpi_call/w 3 343 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000268488fe930 {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "uart_fifo_sweeper_tb.sv";
    "Baud_Rate.sv";
    "dds_sine_generator.sv";
    "fifo_16_to_8.sv";
    "UART_TX.v";
    "fifo_80_to_8.v";
    "fifo.sv";
    "phase_detector.v";
    "frequency_sweeper.v";
    "uart_byte_rx.v";
