<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: \XPM.xpm_memory_base </title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_\XPM.xpm_memory_base '>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_\\XPM.xpm_memory_base ')">\XPM.xpm_memory_base </a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s3 cl rt"> 38.12</td>
<td class="s3 cl rt"><a href="mod0.html#Line" > 39.29</a></td>
<td class="s3 cl rt"><a href="mod0.html#Cond" > 30.95</a></td>
<td class="s4 cl rt"><a href="mod0.html#Toggle" > 44.11</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv')">/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0_0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">AdaptedSharpener.fifo.lineBuffer_0.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"><a href="mod0_0.html#inst_tag_0_Line" > 37.88</a></td>
<td class="s2 cl rt"><a href="mod0_0.html#inst_tag_0_Cond" > 28.57</a></td>
<td class="s4 cl rt"><a href="mod0_0.html#inst_tag_0_Toggle" > 47.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_0.html#inst_tag_1"  onclick="showContent('inst_tag_1')">AdaptedSharpener.fifo.lineBuffer_1.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"><a href="mod0_0.html#inst_tag_1_Line" > 37.88</a></td>
<td class="s2 cl rt"><a href="mod0_0.html#inst_tag_1_Cond" > 28.57</a></td>
<td class="s4 cl rt"><a href="mod0_0.html#inst_tag_1_Toggle" > 47.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_1.html#inst_tag_2"  onclick="showContent('inst_tag_2')">AdaptedSharpener.fifo.lineBuffer_2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"><a href="mod0_1.html#inst_tag_2_Line" > 37.88</a></td>
<td class="s2 cl rt"><a href="mod0_1.html#inst_tag_2_Cond" > 28.57</a></td>
<td class="s4 cl rt"><a href="mod0_1.html#inst_tag_2_Toggle" > 47.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_1.html#inst_tag_3"  onclick="showContent('inst_tag_3')">AdaptedSharpener.fifo.lineBuffer_3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"><a href="mod0_1.html#inst_tag_3_Line" > 37.88</a></td>
<td class="s2 cl rt"><a href="mod0_1.html#inst_tag_3_Cond" > 28.57</a></td>
<td class="s4 cl rt"><a href="mod0_1.html#inst_tag_3_Toggle" > 47.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_2.html#inst_tag_4"  onclick="showContent('inst_tag_4')">AdaptedSharpener.fifo.lineBuffer_4.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"><a href="mod0_2.html#inst_tag_4_Line" > 37.88</a></td>
<td class="s2 cl rt"><a href="mod0_2.html#inst_tag_4_Cond" > 28.57</a></td>
<td class="s4 cl rt"><a href="mod0_2.html#inst_tag_4_Toggle" > 47.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_2.html#inst_tag_5"  onclick="showContent('inst_tag_5')">AdaptedSharpener.CU.processUnitA.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"><a href="mod0_2.html#inst_tag_5_Line" > 40.69</a></td>
<td class="s3 cl rt"><a href="mod0_2.html#inst_tag_5_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod0_2.html#inst_tag_5_Toggle" > 40.96</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0_3.html#inst_tag_6"  onclick="showContent('inst_tag_6')">AdaptedSharpener.CU.processUnitB.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"><a href="mod0_3.html#inst_tag_6_Line" > 40.69</a></td>
<td class="s3 cl rt"><a href="mod0_3.html#inst_tag_6_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod0_3.html#inst_tag_6_Toggle" > 40.96</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_\XPM.xpm_memory_base '>
<a name="Line"></a>
Line Coverage for Module : <a name="293752986"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=2,MEMORY_SIZE=166400,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE,MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=1,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=1,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=325,READ_DATA_WIDTH_A=325,BYTE_WRITE_WIDTH_A=325,ADDR_WIDTH_A=9,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=325,READ_DATA_WIDTH_B=325,BYTE_WRITE_WIDTH_B=325,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="0",READ_LATENCY_B=2,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"> 40.69</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_5_Line" >AdaptedSharpener.CU.processUnitA.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"> 40.69</td>
</tr></table>
<span class=inst><a href="mod0_3.html#inst_tag_6_Line" >AdaptedSharpener.CU.processUnitB.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>693</td><td>282</td><td>40.69</td></tr>
<tr class="s3"><td class="lf">INITIAL</td><td>299</td><td>524</td><td>190</td><td>36.26</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1063</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1078</td><td>19</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">INITIAL</td><td>1112</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1167</td><td>8</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1196</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1206</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1363</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1686</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>1952</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2248</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2325</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>2331</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2358</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>2611</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2939</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3015</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>3021</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>3271</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3436</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3442</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3451</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3467</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3476</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3488</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3497</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3847</td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3875</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3898</td><td>9</td><td>5</td><td>55.56</td></tr>
</table>
<br><a id="l1" href="mod0_l1.html">Click here to see the source line report.</a></br><hr>
<a name="Line"></a>
Line Coverage for Module : <a name="140454843"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=1,MEMORY_SIZE=4096,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=7,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=7,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"> 37.88</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_0_Line" >AdaptedSharpener.fifo.lineBuffer_0.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"> 37.88</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_1_Line" >AdaptedSharpener.fifo.lineBuffer_1.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"> 37.88</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_2_Line" >AdaptedSharpener.fifo.lineBuffer_2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"> 37.88</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_3_Line" >AdaptedSharpener.fifo.lineBuffer_3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s3 cl rt"> 37.88</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_4_Line" >AdaptedSharpener.fifo.lineBuffer_4.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>652</td><td>247</td><td>37.88</td></tr>
<tr class="s3"><td class="lf">INITIAL</td><td>299</td><td>524</td><td>190</td><td>36.26</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1063</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1078</td><td>19</td><td>0</td><td>0.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>1112</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1167</td><td>8</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1196</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1206</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1363</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">INITIAL</td><td>2611</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2924</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>3271</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3436</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3442</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3451</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3467</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3476</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3488</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3497</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3847</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>3875</td><td>9</td><td>3</td><td>33.33</td></tr>
</table>
<br><a id="l2" href="mod0_l2.html">Click here to see the source line report.</a></br><hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="293752986"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=2,MEMORY_SIZE=166400,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE,MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=1,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=1,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=325,READ_DATA_WIDTH_A=325,BYTE_WRITE_WIDTH_A=325,ADDR_WIDTH_A=9,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=325,READ_DATA_WIDTH_B=325,BYTE_WRITE_WIDTH_B=325,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="0",READ_LATENCY_B=2,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_5_Cond" >AdaptedSharpener.CU.processUnitA.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod0_3.html#inst_tag_6_Cond" >AdaptedSharpener.CU.processUnitB.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>27</td><td>9</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>27</td><td>9</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3452
 EXPRESSION ((gen_assert_coll_ww.t_half_period_a &gt; 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_b &gt; 1500))
             ---------------------1---------------------    ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3454
 EXPRESSION ((gen_assert_coll_ww.t_half_period_a &lt;= 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_a &lt;= gen_assert_coll_ww.t_half_period_b))
             ----------------------1---------------------    -------------------------------------2------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3456
 EXPRESSION ((gen_assert_coll_ww.t_half_period_b &lt;= 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_b &lt;= gen_assert_coll_ww.t_half_period_a))
             ----------------------1---------------------    -------------------------------------2------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3847
 EXPRESSION ((ena == 1'b1) &amp;&amp; (enb == 1'b1))
             ------1------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3849
 EXPRESSION (((|wea)) &amp;&amp; ((|web)))
             ----1---    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3876
 EXPRESSION ((ena == 1'b1) &amp;&amp; (addra_i == addrb_i))
             ------1------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3877
 EXPRESSION ((((|wea) &amp; (~(|web)))) || gen_assert_coll_ww.sync_clk_sym.wr_wr_col)
             -----------1----------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3899
 EXPRESSION ((enb == 1'b1) &amp;&amp; (addra_i == addrb_i))
             ------1------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3900
 EXPRESSION ((((~(|wea)) &amp; (|web))) || gen_assert_coll_ww.sync_clk_sym.wr_wr_col)
             -----------1----------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="140454843"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=1,MEMORY_SIZE=4096,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=7,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=7,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_0_Cond" >AdaptedSharpener.fifo.lineBuffer_0.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_1_Cond" >AdaptedSharpener.fifo.lineBuffer_1.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_2_Cond" >AdaptedSharpener.fifo.lineBuffer_2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_3_Cond" >AdaptedSharpener.fifo.lineBuffer_3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_4_Cond" >AdaptedSharpener.fifo.lineBuffer_4.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>21</td><td>6</td><td>28.57</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>21</td><td>6</td><td>28.57</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3452
 EXPRESSION ((gen_assert_coll_ww.t_half_period_a &gt; 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_b &gt; 1500))
             ---------------------1---------------------    ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3454
 EXPRESSION ((gen_assert_coll_ww.t_half_period_a &lt;= 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_a &lt;= gen_assert_coll_ww.t_half_period_b))
             ----------------------1---------------------    -------------------------------------2------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3456
 EXPRESSION ((gen_assert_coll_ww.t_half_period_b &lt;= 1500) &amp;&amp; (gen_assert_coll_ww.t_half_period_b &lt;= gen_assert_coll_ww.t_half_period_a))
             ----------------------1---------------------    -------------------------------------2------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3847
 EXPRESSION ((ena == 1'b1) &amp;&amp; (enb == 1'b1))
             ------1------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3849
 EXPRESSION (((|wea)) &amp;&amp; ((|web)))
             ----1---    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3876
 EXPRESSION ((ena == 1'b1) &amp;&amp; (addra_i == addrb_i))
             ------1------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3877
 EXPRESSION ((((|wea) &amp; (~(|web)))) || gen_assert_coll_ww.sync_clk_sym.wr_wr_col)
             -----------1----------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="293752986"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=2,MEMORY_SIZE=166400,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE,MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=1,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=1,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=325,READ_DATA_WIDTH_A=325,BYTE_WRITE_WIDTH_A=325,ADDR_WIDTH_A=9,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=325,READ_DATA_WIDTH_B=325,BYTE_WRITE_WIDTH_B=325,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="0",READ_LATENCY_B=2,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"> 40.96</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_5_Toggle" >AdaptedSharpener.CU.processUnitA.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.33</td>
<td class="s4 cl rt"> 40.96</td>
</tr></table>
<span class=inst><a href="mod0_3.html#inst_tag_6_Toggle" >AdaptedSharpener.CU.processUnitB.weightFetchUnit.weightStoreRam.xpm_memory_tdpram_inst.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">76</td>
<td class="rt">26</td>
<td class="rt">34.21 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">6856</td>
<td class="rt">2808</td>
<td class="rt">40.96 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3428</td>
<td class="rt">1404</td>
<td class="rt">40.96 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3428</td>
<td class="rt">1404</td>
<td class="rt">40.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">8</td>
<td class="rt">32.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">2674</td>
<td class="rt">1346</td>
<td class="rt">50.34 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1337</td>
<td class="rt">672</td>
<td class="rt">50.26 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1337</td>
<td class="rt">674</td>
<td class="rt">50.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">51</td>
<td class="rt">18</td>
<td class="rt">35.29 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">4182</td>
<td class="rt">1462</td>
<td class="rt">34.96 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2091</td>
<td class="rt">732</td>
<td class="rt">35.01 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2091</td>
<td class="rt">730</td>
<td class="rt">34.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sleep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clka</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rsta</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regcea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addra[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dina[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectsbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectdbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>douta[324:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clkb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regceb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>web</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dinb[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectsbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectdbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>doutb[324:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>douta_bb[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>doutb_bb[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ena_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wea_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addra_i[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dina_i[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ena_o_pipe_ctrl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>regcea_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>enb_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>web_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addrb_i[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dinb_i[324:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>enb_o_pipe_ctrl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>regceb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sleep_int_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sleep_int_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addra_aslp_sim[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addrb_aslp_sim[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>injectsbiterra_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectdbiterra_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectsbiterrb_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectdbiterrb_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_wr_a.addra_int[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_wr_b.clkb_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_wr_b.addrb_int[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_a.addra_int[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_a.douta_reg[324:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_a.sbiterra_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_rd_a.dbiterra_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_rd_b.clkb_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.addrb_int[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.doutb_reg[324:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.sbiterrb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_rd_b.dbiterrb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.rda_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.rdb_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wea_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.web_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addra_cap[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addra_rd_cap[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addrb_cap[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addrb_rd_cap[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.clk_prd_det_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.clk_prd_det_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_wr_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_rd_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_wr_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_rd_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.sync_clk_sym.wr_wr_col</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="140454843"></a>
<a href="mod0.html" >\XPM.xpm_memory_base  ( parameter MEMORY_TYPE=1,MEMORY_SIZE=4096,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",IGNORE_INIT_SYNTH=0,USE_MEM_INIT_MMI=0,USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,VERSION=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_PROTECT=1,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=7,READ_RESET_VALUE_A="0",READ_LATENCY_A=2,WRITE_MODE_A=2,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=7,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=2,RST_MODE_B="SYNC" ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s4 cl rt"> 47.27</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_0_Toggle" >AdaptedSharpener.fifo.lineBuffer_0.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s4 cl rt"> 47.27</td>
</tr></table>
<span class=inst><a href="mod0_0.html#inst_tag_1_Toggle" >AdaptedSharpener.fifo.lineBuffer_1.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s4 cl rt"> 47.27</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_2_Toggle" >AdaptedSharpener.fifo.lineBuffer_2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s4 cl rt"> 47.27</td>
</tr></table>
<span class=inst><a href="mod0_1.html#inst_tag_3_Toggle" >AdaptedSharpener.fifo.lineBuffer_3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s4 cl rt"> 47.27</td>
</tr></table>
<span class=inst><a href="mod0_2.html#inst_tag_4_Toggle" >AdaptedSharpener.fifo.lineBuffer_4.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">70</td>
<td class="rt">26</td>
<td class="rt">37.14 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">842</td>
<td class="rt">398</td>
<td class="rt">47.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">421</td>
<td class="rt">200</td>
<td class="rt">47.51 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">421</td>
<td class="rt">198</td>
<td class="rt">47.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">10</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">322</td>
<td class="rt">168</td>
<td class="rt">52.17 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">161</td>
<td class="rt">84</td>
<td class="rt">52.17 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">161</td>
<td class="rt">84</td>
<td class="rt">52.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">45</td>
<td class="rt">16</td>
<td class="rt">35.56 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">520</td>
<td class="rt">230</td>
<td class="rt">44.23 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">260</td>
<td class="rt">116</td>
<td class="rt">44.62 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">260</td>
<td class="rt">114</td>
<td class="rt">43.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sleep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clka</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rsta</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regcea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wea</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addra[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dina[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>injectsbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectdbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>douta[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbiterra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clkb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regceb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>web</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dinb[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectsbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>injectdbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>doutb[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbiterrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>douta_bb[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>doutb_bb[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ena_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wea_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addra_i[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dina_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ena_o_pipe_ctrl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>regcea_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>enb_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>web_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addrb_i[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dinb_i[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>enb_o_pipe_ctrl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>regceb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sleep_int_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sleep_int_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addra_aslp_sim[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addrb_aslp_sim[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>injectsbiterra_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectdbiterra_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectsbiterrb_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>injectdbiterrb_sim</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_wr_a.addra_int[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.clkb_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.addrb_int[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.doutb_reg[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_rd_b.sbiterrb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_rd_b.dbiterrb_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wra</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wrb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.rda_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.rdb_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.wea_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.web_cap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addra_cap[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addra_rd_cap[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addrb_cap[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.addrb_rd_cap[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.clk_prd_det_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.clk_prd_det_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_wr_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_rd_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_wr_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_assert_coll_ww.col_win_rd_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_assert_coll_ww.sync_clk_sym.wr_wr_col</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
