#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu May 23 21:19:12 2024
# Process ID: 8508
# Current directory: C:/Users/menen/OneDrive/Documentos/GICSAFePhD/FPGA/FPGA.runs/synth_1
# Command line: vivado.exe -log global.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source global.tcl
# Log file: C:/Users/menen/OneDrive/Documentos/GICSAFePhD/FPGA/FPGA.runs/synth_1/global.vds
# Journal file: C:/Users/menen/OneDrive/Documentos/GICSAFePhD/FPGA/FPGA.runs/synth_1\vivado.jou
# Running On: Kaltakar, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 68560 MB
#-----------------------------------------------------------
source global.tcl -notrace
Command: synth_design -top global -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.910 ; gain = 438.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'global' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/global.vhd:18]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart.vhd:25]
	Parameter DVSR bound to: 407 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W_TX bound to: 7 - type: integer 
	Parameter FIFO_W_RX bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_baud_gen.vhd:16]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 407 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_baud_gen.vhd:16]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_rx.vhd:18]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_rx.vhd:18]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/fifo.vhd:18]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/fifo.vhd:18]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_tx.vhd:19]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart_tx.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uart' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uart.vhd:25]
INFO: [Synth 8-3491] module 'uartControl' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uartControl.vhd:5' bound to instance 'uartControl_i' of component 'uartControl' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/global.vhd:74]
INFO: [Synth 8-638] synthesizing module 'uartControl' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uartControl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'uartControl' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/uartControl.vhd:16]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:5' bound to instance 'system_i' of component 'system' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/global.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:23]
INFO: [Synth 8-3491] module 'detector' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:5' bound to instance 'detector_i' of component 'detector' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:81]
INFO: [Synth 8-638] synthesizing module 'detector' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:21]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:47]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'detector' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/detector.vhd:21]
INFO: [Synth 8-3491] module 'interlocking' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:7' bound to instance 'interlocking_i' of component 'interlocking' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:96]
INFO: [Synth 8-638] synthesizing module 'interlocking' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:24]
INFO: [Synth 8-3491] module 'splitter' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/splitter.vhd:7' bound to instance 'splitter_i' of component 'splitter' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:101]
INFO: [Synth 8-638] synthesizing module 'splitter' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/splitter.vhd:29]
	Parameter N bound to: 85 - type: integer 
	Parameter N_SIGNALS bound to: 23 - type: integer 
	Parameter N_LEVELCROSSINGS bound to: 2 - type: integer 
	Parameter N_SINGLESWITCHES bound to: 5 - type: integer 
	Parameter N_ROUTES bound to: 21 - type: integer 
	Parameter N_TRACKCIRCUITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/splitter.vhd:29]
INFO: [Synth 8-3491] module 'mediator' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/mediator.vhd:7' bound to instance 'mediator_i' of component 'mediator' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mediator' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/mediator.vhd:28]
	Parameter N bound to: 85 - type: integer 
	Parameter N_SIGNALS bound to: 23 - type: integer 
	Parameter N_ROUTES bound to: 21 - type: integer 
	Parameter N_LEVELCROSSINGS bound to: 2 - type: integer 
	Parameter N_SINGLESWITCHES bound to: 5 - type: integer 
	Parameter N_TRACKCIRCUITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mediator' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/mediator.vhd:28]
INFO: [Synth 8-3491] module 'network' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:7' bound to instance 'network_i' of component 'network' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:124]
INFO: [Synth 8-638] synthesizing module 'network' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:32]
	Parameter N bound to: 85 - type: integer 
	Parameter N_SIGNALS bound to: 23 - type: integer 
	Parameter N_ROUTES bound to: 21 - type: integer 
	Parameter N_LEVELCROSSINGS bound to: 2 - type: integer 
	Parameter N_SINGLESWITCHES bound to: 5 - type: integer 
	Parameter N_TRACKCIRCUITS bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'levelCrossing_0' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:7' bound to instance 'levelCrossing_Lc08' of component 'levelCrossing_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:1171]
INFO: [Synth 8-638] synthesizing module 'levelCrossing_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:21]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:12]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'flipFlop' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:12]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:35]
WARNING: [Synth 8-614] signal 'ocupation_ne13' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:73]
WARNING: [Synth 8-614] signal 'ocupation_ne2' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'levelCrossing_0' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_0.vhd:21]
INFO: [Synth 8-3491] module 'levelCrossing_1' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:7' bound to instance 'levelCrossing_Lc06' of component 'levelCrossing_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'levelCrossing_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:21]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:35]
WARNING: [Synth 8-614] signal 'ocupation_ne14' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:73]
WARNING: [Synth 8-614] signal 'ocupation_ne9' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'levelCrossing_1' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/levelCrossing_1.vhd:21]
INFO: [Synth 8-3491] module 'singleSwitch_0' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:7' bound to instance 'singleSwitch_Sw04' of component 'singleSwitch_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:1173]
INFO: [Synth 8-638] synthesizing module 'singleSwitch_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:23]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:37]
WARNING: [Synth 8-614] signal 'indication' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R10_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R11_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R8_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R12_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R13_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
WARNING: [Synth 8-614] signal 'R17_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'singleSwitch_0' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:23]
INFO: [Synth 8-3491] module 'singleSwitch_1' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:7' bound to instance 'singleSwitch_Sw06' of component 'singleSwitch_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:1174]
INFO: [Synth 8-638] synthesizing module 'singleSwitch_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:21]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Synth 8-3491] module 'flipFlop' declared at 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/flipFlop.vhd:5' bound to instance 'inst' of component 'flipFlop' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:35]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-614] signal 'indication' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:73]
WARNING: [Synth 8-614] signal 'R14_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:73]
WARNING: [Synth 8-614] signal 'R15_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:73]
WARNING: [Synth 8-614] signal 'R9_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:73]
WARNING: [Synth 8-614] signal 'R16_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'singleSwitch_1' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'singleSwitch_2' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:21]
WARNING: [Synth 8-614] signal 'indication' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:73]
WARNING: [Synth 8-614] signal 'R5_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:73]
WARNING: [Synth 8-614] signal 'R18_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:73]
WARNING: [Synth 8-614] signal 'R19_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:73]
WARNING: [Synth 8-614] signal 'R21_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'singleSwitch_2' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'singleSwitch_3' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:21]
WARNING: [Synth 8-614] signal 'indication' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:73]
WARNING: [Synth 8-614] signal 'R13_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:73]
WARNING: [Synth 8-614] signal 'R17_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:73]
WARNING: [Synth 8-614] signal 'R8_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:73]
WARNING: [Synth 8-614] signal 'R12_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'singleSwitch_3' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'singleSwitch_4' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:21]
WARNING: [Synth 8-614] signal 'indication' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:73]
WARNING: [Synth 8-614] signal 'R6_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:73]
WARNING: [Synth 8-614] signal 'R20_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:73]
WARNING: [Synth 8-614] signal 'R19_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:73]
WARNING: [Synth 8-614] signal 'R21_command' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'singleSwitch_4' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_0.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_0.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_0' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_0.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:42]
WARNING: [Synth 8-614] signal 'Sw04_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:96]
WARNING: [Synth 8-614] signal 'Sw12_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:96]
WARNING: [Synth 8-614] signal 'Sw13_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:96]
WARNING: [Synth 8-614] signal 'Sw07_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:96]
WARNING: [Synth 8-614] signal 'Lc06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:96]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'ocupation_ne8' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'correspondence_S32' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'ocupation_ne9' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'ocupation_ne14' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'correspondence_X15' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'ocupation_ne15' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
WARNING: [Synth 8-614] signal 'correspondence_T05' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:123]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_1' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_2' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_2.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_2' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_3' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:36]
WARNING: [Synth 8-614] signal 'Sw06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:90]
WARNING: [Synth 8-614] signal 'Sw13_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:90]
WARNING: [Synth 8-614] signal 'Sw12_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:90]
WARNING: [Synth 8-614] signal 'Lc08_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:90]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:114]
WARNING: [Synth 8-614] signal 'ocupation_ne12' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:114]
WARNING: [Synth 8-614] signal 'correspondence_S35' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:114]
WARNING: [Synth 8-614] signal 'ocupation_ne13' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:114]
WARNING: [Synth 8-614] signal 'correspondence_T01' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:114]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_3' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:36]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_4' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:24]
WARNING: [Synth 8-614] signal 'Sw04_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:78]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:96]
WARNING: [Synth 8-614] signal 'ocupation_ne1' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:96]
WARNING: [Synth 8-614] signal 'correspondence_L07' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:96]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_4' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_5' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:34]
WARNING: [Synth 8-614] signal 'Sw12_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:88]
WARNING: [Synth 8-614] signal 'Sw13_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:88]
WARNING: [Synth 8-614] signal 'Sw06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:88]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
WARNING: [Synth 8-614] signal 'ocupation_ne22' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
WARNING: [Synth 8-614] signal 'correspondence_J11' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
WARNING: [Synth 8-614] signal 'ocupation_ne24' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
WARNING: [Synth 8-614] signal 'ocupation_ne12' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
WARNING: [Synth 8-614] signal 'correspondence_C25' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:109]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_5' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:34]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_6' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:24]
WARNING: [Synth 8-614] signal 'Sw06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:78]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:96]
WARNING: [Synth 8-614] signal 'ocupation_ne2' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:96]
WARNING: [Synth 8-614] signal 'correspondence_L08' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:96]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_6' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_7' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:33]
WARNING: [Synth 8-614] signal 'Sw13_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:87]
WARNING: [Synth 8-614] signal 'Sw12_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:87]
WARNING: [Synth 8-614] signal 'Sw04_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:87]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
WARNING: [Synth 8-614] signal 'ocupation_ne23' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
WARNING: [Synth 8-614] signal 'correspondence_J14' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
WARNING: [Synth 8-614] signal 'ocupation_ne24' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
WARNING: [Synth 8-614] signal 'ocupation_ne8' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
WARNING: [Synth 8-614] signal 'correspondence_C21' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:108]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_7' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:33]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_8' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_8.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_8.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_8' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_8.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_9' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:26]
WARNING: [Synth 8-614] signal 'Sw06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:80]
WARNING: [Synth 8-614] signal 'Lc08_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:80]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:98]
WARNING: [Synth 8-614] signal 'correspondence_P20' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:98]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_9' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:26]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_10' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:24]
WARNING: [Synth 8-614] signal 'Sw06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:78]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:96]
WARNING: [Synth 8-614] signal 'ocupation_ne2' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:96]
WARNING: [Synth 8-614] signal 'correspondence_L08' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:96]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_10' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:24]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_11' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_11.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_11.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_11' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_11.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_12' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:28]
WARNING: [Synth 8-614] signal 'Sw04_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:82]
WARNING: [Synth 8-614] signal 'Sw07_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:82]
WARNING: [Synth 8-614] signal 'Lc06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:82]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:100]
WARNING: [Synth 8-614] signal 'correspondence_X16' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:100]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_12' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:28]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_13' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:23]
WARNING: [Synth 8-614] signal 'Lc06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:77]
WARNING: [Synth 8-614] signal 'path' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:95]
WARNING: [Synth 8-614] signal 'correspondence_T03' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:95]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_13' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:23]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_14' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:27]
WARNING: [Synth 8-614] signal 'Sw04_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:81]
WARNING: [Synth 8-614] signal 'Sw07_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:81]
WARNING: [Synth 8-614] signal 'Lc06_state' is read in the process but is not in the sensitivity list [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:81]
INFO: [Common 17-14] Message 'Synth 8-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_14' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:27]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_15' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_15.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_15.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_15' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_15.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_16' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_16.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_16.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_16' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_16.vhd:27]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_17' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_17.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_17.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_17' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_17.vhd:26]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_18' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_18.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_18.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_18' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_18.vhd:19]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_19' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_19.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_19.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_19' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_19.vhd:22]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_20' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_20.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_20.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_20' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_20.vhd:28]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_21' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_21.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_21.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_21' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_21.vhd:28]
INFO: [Synth 8-638] synthesizing module 'railwaySignal_22' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_22.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_22.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'railwaySignal_22' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_22.vhd:19]
INFO: [Synth 8-638] synthesizing module 'node_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'node_0' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'node_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'node_1' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_1.vhd:20]
INFO: [Synth 8-638] synthesizing module 'node_2' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_2.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'node_2' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_2.vhd:22]
INFO: [Synth 8-638] synthesizing module 'node_3' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_3.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'node_3' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_3.vhd:20]
INFO: [Synth 8-638] synthesizing module 'node_4' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_4.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'node_4' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_4.vhd:22]
INFO: [Synth 8-638] synthesizing module 'node_5' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_5.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'node_5' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_5.vhd:19]
INFO: [Synth 8-638] synthesizing module 'node_6' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_6.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'node_6' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_6.vhd:20]
INFO: [Synth 8-638] synthesizing module 'node_7' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_7.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'node_7' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_7.vhd:19]
INFO: [Synth 8-638] synthesizing module 'node_8' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_8.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'node_8' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_8.vhd:19]
INFO: [Synth 8-638] synthesizing module 'node_9' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'node_9' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'node_10' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'node_10' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/node_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'route_0' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'route_0' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'route_1' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'route_1' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_1.vhd:22]
INFO: [Synth 8-638] synthesizing module 'route_2' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_2.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'route_2' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_2.vhd:22]
INFO: [Synth 8-638] synthesizing module 'route_3' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_3.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'route_3' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_3.vhd:22]
INFO: [Synth 8-638] synthesizing module 'route_4' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_4.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_4' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_4.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_5' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_5.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_5' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_5.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_6' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'route_6' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_6.vhd:25]
INFO: [Synth 8-638] synthesizing module 'route_7' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_7.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'route_7' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_7.vhd:37]
INFO: [Synth 8-638] synthesizing module 'route_8' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_8.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_8' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_8.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_9' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_9.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_9' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_9.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_10' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_10.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_10' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_10.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_11' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_11.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'route_11' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_11.vhd:34]
INFO: [Synth 8-638] synthesizing module 'route_12' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_12.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'route_12' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_12.vhd:34]
INFO: [Synth 8-638] synthesizing module 'route_13' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_13.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_13' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_13.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_14' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_14.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_14' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_14.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_15' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_15.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'route_15' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_15.vhd:31]
INFO: [Synth 8-638] synthesizing module 'route_16' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_16.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'route_16' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_16.vhd:34]
INFO: [Synth 8-638] synthesizing module 'route_17' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_17.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_17' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_17.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_18' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_18.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'route_18' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_18.vhd:34]
INFO: [Synth 8-638] synthesizing module 'route_19' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_19.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'route_19' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_19.vhd:28]
INFO: [Synth 8-638] synthesizing module 'route_20' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_20.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'route_20' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/route_20.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'network' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/network.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'interlocking' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/interlocking.vhd:24]
INFO: [Synth 8-638] synthesizing module 'printer' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/printer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'printer' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/printer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'selector' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'global' (0#1) [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/global.vhd:18]
WARNING: [Synth 8-3848] Net leds in module/entity selector does not have driver. [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/selector.vhd:9]
WARNING: [Synth 8-3848] Net read in module/entity system does not have driver. [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/system.vhd:10]
WARNING: [Synth 8-7129] Port leds[1] in module selector is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module selector is either unconnected or has no load
WARNING: [Synth 8-7129] Port C21_state[1] in module route_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C21_state[0] in module route_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port J14_state[1] in module route_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port J14_state[0] in module route_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C25_state[1] in module route_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C25_state[0] in module route_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port J11_state[1] in module route_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port J11_state[0] in module route_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[1] in module route_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[0] in module route_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T01_state[1] in module route_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T01_state[0] in module route_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S35_state[1] in module route_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S35_state[0] in module route_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L08_state[1] in module route_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L08_state[0] in module route_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T05_state[1] in module route_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T05_state[0] in module route_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port X15_state[1] in module route_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port X15_state[0] in module route_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S32_state[1] in module route_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S32_state[0] in module route_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[1] in module route_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[0] in module route_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L08_state[1] in module route_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L08_state[0] in module route_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[1] in module route_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L07_state[0] in module route_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T03_state[1] in module route_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port T03_state[0] in module route_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C25_state[1] in module route_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C25_state[0] in module route_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C21_state[1] in module route_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C21_state[0] in module route_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L09_state[1] in module route_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port L09_state[0] in module route_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C29_state[1] in module route_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C29_state[0] in module route_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port X16_state[1] in module route_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port X16_state[0] in module route_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port P20_state[1] in module route_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port P20_state[0] in module route_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne23 in module railwaySignal_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne23 in module railwaySignal_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne2 in module railwaySignal_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[1] in module railwaySignal_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[0] in module railwaySignal_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne22 in module railwaySignal_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne1 in module railwaySignal_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[1] in module railwaySignal_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[0] in module railwaySignal_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne22 in module railwaySignal_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne22 in module railwaySignal_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne15 in module railwaySignal_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne15 in module railwaySignal_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne1 in module railwaySignal_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne9 in module railwaySignal_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[1] in module railwaySignal_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[0] in module railwaySignal_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne15 in module railwaySignal_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne14 in module railwaySignal_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne14 in module railwaySignal_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne14 in module railwaySignal_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne1 in module railwaySignal_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne9 in module railwaySignal_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[1] in module railwaySignal_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[0] in module railwaySignal_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne14 in module railwaySignal_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne13 in module railwaySignal_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne13 in module railwaySignal_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne2 in module railwaySignal_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[1] in module railwaySignal_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[0] in module railwaySignal_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne13 in module railwaySignal_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne12 in module railwaySignal_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne1 in module railwaySignal_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[1] in module railwaySignal_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L07[0] in module railwaySignal_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne12 in module railwaySignal_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne8 in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne2 in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L09[1] in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L09[0] in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[1] in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_L08[0] in module railwaySignal_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne8 in module railwaySignal_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne2 in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne23 in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne8 in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne24 in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_J14[1] in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_J14[0] in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_C21[1] in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port correspondence_C21[0] in module railwaySignal_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne2 in module railwaySignal_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne1 in module railwaySignal_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne12 in module railwaySignal_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ocupation_ne24 in module railwaySignal_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.277 ; gain = 686.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.277 ; gain = 686.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.277 ; gain = 686.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1619.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_3/VHDL/Arty_Z7-10.xdc]
Finished Parsing XDC File [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_3/VHDL/Arty_Z7-10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_3/VHDL/Arty_Z7-10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/global_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/global_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1713.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1713.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detector'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_0'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_1'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_2'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_3'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_4'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_5'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_6'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_7'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_8'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_9'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_10'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_11'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_12'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_13'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_14'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_15'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_16'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_17'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_18'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_19'
INFO: [Synth 8-802] inferred FSM for state register 'routingState_reg' in module 'route_20'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'printer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                 reading |                             0010 |                               01
                   final |                             0100 |                               10
                   error |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'detector'
WARNING: [Synth 8-327] inferring latch for variable 'commandAux_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_0.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'commandAux_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_1.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'commandAux_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_2.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'commandAux_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_3.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'commandAux_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/singleSwitch_4.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'path_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_1.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'path_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_3.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_4.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'path_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_5.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_6.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'path_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_7.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_9.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_10.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_12.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_13.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_14.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_16.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_17.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_19.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_20.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'aspectState_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/railwaySignal_21.vhd:104]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                             0000 |                             0000
        reserving_tracks |                             0001 |                             0001
          locking_tracks |                             0010 |                             0010
reserving_infrastructure |                             0011 |                             0011
  locking_infrastructure |                             0100 |                             0100
          driving_signal |                             0101 |                             0101
      sequential_release |                             0110 |                             0110
releasing_infrastructure |                             0111 |                             0111
        releasing_tracks |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'sequential' in module 'route_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                             0000 |                             0000
        reserving_tracks |                             0001 |                             0001
          locking_tracks |                             0010 |                             0010
reserving_infrastructure |                             0011 |                             0011
  locking_infrastructure |                             0100 |                             0100
          driving_signal |                             0101 |                             0101
      sequential_release |                             0110 |                             0110
releasing_infrastructure |                             0111 |                             0111
        releasing_tracks |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'sequential' in module 'route_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                             0000 |                             0000
        reserving_tracks |                             0001 |                             0001
          locking_tracks |                             0010 |                             0010
reserving_infrastructure |                             0011 |                             0011
  locking_infrastructure |                             0100 |                             0100
          driving_signal |                             0101 |                             0101
      sequential_release |                             0110 |                             0110
releasing_infrastructure |                             0111 |                             0111
        releasing_tracks |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'sequential' in module 'route_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_command |                        000000001 |                             0000
        reserving_tracks |                        000000010 |                             0001
          locking_tracks |                        000000100 |                             0010
reserving_infrastructure |                        000001000 |                             0011
  locking_infrastructure |                        000010000 |                             0100
          driving_signal |                        000100000 |                             0101
      sequential_release |                        001000000 |                             0110
releasing_infrastructure |                        010000000 |                             0111
        releasing_tracks |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'routingState_reg' using encoding 'one-hot' in module 'route_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 restart |                              001 |                               00
                 cycle_1 |                              010 |                               01
                 cycle_2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'printer'
WARNING: [Synth 8-327] inferring latch for variable 'processed_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/printer.vhd:144]
WARNING: [Synth 8-327] inferring latch for variable 'wr_uart_reg' [C:/Users/menen/OneDrive/Documentos/GICSAFePhD/App/Layouts/Example_1/VHDL/printer.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               85 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 260   
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 149   
	                1 Bit    Registers := 1515  
+---Muxes : 
	   2 Input   85 Bit        Muxes := 2     
	   4 Input   85 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 91    
	   9 Input    9 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 68    
	   2 Input    2 Bit        Muxes := 106   
	   5 Input    2 Bit        Muxes := 30    
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 13    
	   9 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 831   
	   4 Input    1 Bit        Muxes := 71    
	   3 Input    1 Bit        Muxes := 28    
	   5 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 232   
	  75 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (path_reg[3]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_3.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_3.
WARNING: [Synth 8-3332] Sequential element (path_reg[2]) is unused and will be removed from module railwaySignal_3.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_4.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_4.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_5.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_5.
WARNING: [Synth 8-3332] Sequential element (path_reg[2]) is unused and will be removed from module railwaySignal_5.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_6.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_6.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_7.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_7.
WARNING: [Synth 8-3332] Sequential element (path_reg[2]) is unused and will be removed from module railwaySignal_7.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_9.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_9.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_10.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_10.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_12.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_12.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_13.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_13.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_14.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_14.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_16.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_16.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_17.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_17.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_19.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_19.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_20.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_20.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[1]) is unused and will be removed from module railwaySignal_21.
WARNING: [Synth 8-3332] Sequential element (aspectState_reg[0]) is unused and will be removed from module railwaySignal_21.
WARNING: [Synth 8-3332] Sequential element (system_i/printer_i/processed_reg) is unused and will be removed from module global.
WARNING: [Synth 8-3332] Sequential element (path_reg[2]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (path_reg[1]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (path_reg[0]) is unused and will be removed from module railwaySignal_1.
WARNING: [Synth 8-3332] Sequential element (path_reg[1]) is unused and will be removed from module railwaySignal_3.
WARNING: [Synth 8-3332] Sequential element (path_reg[0]) is unused and will be removed from module railwaySignal_3.
WARNING: [Synth 8-3332] Sequential element (path_reg[1]) is unused and will be removed from module railwaySignal_5.
WARNING: [Synth 8-3332] Sequential element (path_reg[0]) is unused and will be removed from module railwaySignal_5.
WARNING: [Synth 8-3332] Sequential element (path_reg[1]) is unused and will be removed from module railwaySignal_7.
WARNING: [Synth 8-3332] Sequential element (path_reg[0]) is unused and will be removed from module railwaySignal_7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1713.699 ; gain = 781.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |  1340|
|4     |LUT2   |   117|
|5     |LUT3   |   207|
|6     |LUT4   |   477|
|7     |LUT5   |   540|
|8     |LUT6   |  1484|
|9     |MUXF7  |   256|
|10    |MUXF8  |   123|
|11    |FDCE   |  3543|
|12    |FDPE   |     3|
|13    |FDRE   |   861|
|14    |LD     |     6|
|15    |IBUF   |     5|
|16    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 214 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.043 ; gain = 1095.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2122.043 ; gain = 1189.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2122.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2122.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

Synth Design complete | Checksum: c5a691eb
INFO: [Common 17-83] Releasing license: Synthesis
348 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 2122.043 ; gain = 1612.398
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2122.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/menen/OneDrive/Documentos/GICSAFePhD/FPGA/FPGA.runs/synth_1/global.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file global_utilization_synth.rpt -pb global_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 21:20:17 2024...
