<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p336" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_336{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_336{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_336{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_336{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_336{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t6_336{left:69px;bottom:1054px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t7_336{left:69px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#t8_336{left:823px;bottom:1037px;letter-spacing:-0.11px;}
#t9_336{left:69px;bottom:1020px;letter-spacing:-0.15px;}
#ta_336{left:166px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#tb_336{left:69px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_336{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_336{left:425px;bottom:987px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#te_336{left:593px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_336{left:69px;bottom:970px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tg_336{left:69px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_336{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ti_336{left:69px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_336{left:69px;bottom:895px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tk_336{left:69px;bottom:878px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tl_336{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_336{left:69px;bottom:828px;}
#tn_336{left:95px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_336{left:754px;bottom:831px;}
#tp_336{left:758px;bottom:831px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#tq_336{left:95px;bottom:814px;letter-spacing:-0.16px;}
#tr_336{left:176px;bottom:814px;}
#ts_336{left:184px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tt_336{left:598px;bottom:814px;}
#tu_336{left:602px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_336{left:820px;bottom:814px;}
#tw_336{left:824px;bottom:814px;letter-spacing:-0.1px;word-spacing:-0.61px;}
#tx_336{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_336{left:328px;bottom:797px;}
#tz_336{left:336px;bottom:797px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t10_336{left:95px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t11_336{left:249px;bottom:781px;}
#t12_336{left:253px;bottom:781px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t13_336{left:467px;bottom:781px;}
#t14_336{left:471px;bottom:781px;}
#t15_336{left:95px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_336{left:95px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_336{left:95px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t18_336{left:95px;bottom:707px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t19_336{left:69px;bottom:681px;}
#t1a_336{left:95px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_336{left:95px;bottom:668px;letter-spacing:-0.17px;}
#t1c_336{left:182px;bottom:668px;}
#t1d_336{left:186px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t1e_336{left:351px;bottom:668px;}
#t1f_336{left:359px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_336{left:95px;bottom:651px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#t1h_336{left:410px;bottom:651px;}
#t1i_336{left:414px;bottom:651px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1j_336{left:660px;bottom:651px;}
#t1k_336{left:663px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1l_336{left:95px;bottom:634px;letter-spacing:-0.16px;}
#t1m_336{left:176px;bottom:634px;}
#t1n_336{left:185px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_336{left:95px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_336{left:519px;bottom:617px;}
#t1q_336{left:523px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_336{left:737px;bottom:617px;}
#t1s_336{left:741px;bottom:617px;}
#t1t_336{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_336{left:69px;bottom:576px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1v_336{left:354px;bottom:576px;letter-spacing:-0.2px;}
#t1w_336{left:466px;bottom:576px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1x_336{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1y_336{left:69px;bottom:542px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1z_336{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t20_336{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t21_336{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t22_336{left:69px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t23_336{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t24_336{left:69px;bottom:426px;letter-spacing:-0.15px;}
#t25_336{left:69px;bottom:400px;}
#t26_336{left:95px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#t27_336{left:175px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t28_336{left:95px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t29_336{left:95px;bottom:370px;letter-spacing:-0.16px;}
#t2a_336{left:69px;bottom:343px;}
#t2b_336{left:95px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t2c_336{left:176px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t2d_336{left:95px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t2e_336{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2f_336{left:95px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t2g_336{left:69px;bottom:270px;}
#t2h_336{left:95px;bottom:273px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2i_336{left:179px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2j_336{left:95px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2k_336{left:95px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2l_336{left:69px;bottom:213px;}
#t2m_336{left:95px;bottom:217px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2n_336{left:222px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2o_336{left:69px;bottom:190px;}
#t2p_336{left:95px;bottom:194px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#t2q_336{left:211px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2r_336{left:69px;bottom:168px;}
#t2s_336{left:95px;bottom:171px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2t_336{left:210px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2u_336{left:69px;bottom:145px;}
#t2v_336{left:95px;bottom:148px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t2w_336{left:238px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2x_336{left:95px;bottom:131px;letter-spacing:-0.15px;word-spacing:-1.27px;}

.s1_336{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_336{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_336{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_336{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_336{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_336{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_336{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts336" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg336Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg336" style="-webkit-user-select: none;"><object width="935" height="1210" data="336/336.svg" type="image/svg+xml" id="pdf336" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_336" class="t s1_336">13-18 </span><span id="t2_336" class="t s1_336">Vol. 1 </span>
<span id="t3_336" class="t s2_336">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_336" class="t s3_336">13.6 </span><span id="t5_336" class="t s3_336">PROCESSOR TRACKING OF XSAVE-MANAGED STATE </span>
<span id="t6_336" class="t s4_336">The XSAVEOPT, XSAVEC, and XSAVES instructions use two optimizations to reduce the amount of data that they </span>
<span id="t7_336" class="t s4_336">write to memory. They avoid writing data for any state component known to be in its initial configuration (the </span><span id="t8_336" class="t s5_336">init </span>
<span id="t9_336" class="t s5_336">optimization</span><span id="ta_336" class="t s4_336">). In addition, if either XSAVEOPT or XSAVES is using the same XSAVE area as that used by the most </span>
<span id="tb_336" class="t s4_336">recent execution of XRSTOR or XRSTORS, it may avoid writing data for any state component whose configuration </span>
<span id="tc_336" class="t s4_336">is known not to have been modified since then (the </span><span id="td_336" class="t s5_336">modified optimization</span><span id="te_336" class="t s4_336">). (XSAVE does not use these optimi- </span>
<span id="tf_336" class="t s4_336">zations, and XSAVEC does not use the modified optimization.) The operation of XSAVEOPT, XSAVEC, and XSAVES </span>
<span id="tg_336" class="t s4_336">are described in more detail in Section 13.9 through Section 13.11. </span>
<span id="th_336" class="t s4_336">A processor can support the init and modified optimizations with special hardware that tracks the state components </span>
<span id="ti_336" class="t s4_336">that might benefit from those optimizations. Other implementations might not include such hardware; such a </span>
<span id="tj_336" class="t s4_336">processor would always consider each such state component as not in its initial configuration and as modified since </span>
<span id="tk_336" class="t s4_336">the last execution of XRSTOR or XRSTORS. </span>
<span id="tl_336" class="t s4_336">The following notation describes the state of the init and modified optimizations: </span>
<span id="tm_336" class="t s6_336">• </span><span id="tn_336" class="t s4_336">XINUSE denotes the state-component bitmap corresponding to the init optimization. If XINUSE[</span><span id="to_336" class="t s7_336">i</span><span id="tp_336" class="t s4_336">] = 0, state </span>
<span id="tq_336" class="t s4_336">component </span><span id="tr_336" class="t s7_336">i </span><span id="ts_336" class="t s4_336">is known to be in its initial configuration; otherwise XINUSE[</span><span id="tt_336" class="t s7_336">i</span><span id="tu_336" class="t s4_336">] = 1. It is possible for XINUSE[</span><span id="tv_336" class="t s7_336">i</span><span id="tw_336" class="t s4_336">] to </span>
<span id="tx_336" class="t s4_336">be 1 even when state component </span><span id="ty_336" class="t s7_336">i </span><span id="tz_336" class="t s4_336">is in its initial configuration. On a processor that does not support the init </span>
<span id="t10_336" class="t s4_336">optimization, XINUSE[</span><span id="t11_336" class="t s7_336">i</span><span id="t12_336" class="t s4_336">] is always 1 for every value of </span><span id="t13_336" class="t s7_336">i</span><span id="t14_336" class="t s4_336">. </span>
<span id="t15_336" class="t s4_336">Executing XGETBV with ECX = 1 returns in EDX:EAX the logical-AND of XCR0 and the current value of the </span>
<span id="t16_336" class="t s4_336">XINUSE state-component bitmap. Such an execution of XGETBV always sets EAX[1] to 1 if XCR0[1] = 1 and </span>
<span id="t17_336" class="t s4_336">MXCSR does not have its RESET value of 1F80H. Section 13.2 explains how software can determine whether a </span>
<span id="t18_336" class="t s4_336">processor supports this use of XGETBV. </span>
<span id="t19_336" class="t s6_336">• </span><span id="t1a_336" class="t s4_336">XMODIFIED denotes the state-component bitmap corresponding to the modified optimization. If </span>
<span id="t1b_336" class="t s4_336">XMODIFIED[</span><span id="t1c_336" class="t s7_336">i</span><span id="t1d_336" class="t s4_336">] = 0, state component </span><span id="t1e_336" class="t s7_336">i </span><span id="t1f_336" class="t s4_336">is known not to have been modified since the most recent execution of </span>
<span id="t1g_336" class="t s4_336">XRSTOR or XRSTORS; otherwise XMODIFIED[</span><span id="t1h_336" class="t s7_336">i</span><span id="t1i_336" class="t s4_336">] = 1. It is possible for XMODIFIED[</span><span id="t1j_336" class="t s7_336">i</span><span id="t1k_336" class="t s4_336">] to be 1 even when state </span>
<span id="t1l_336" class="t s4_336">component </span><span id="t1m_336" class="t s7_336">i </span><span id="t1n_336" class="t s4_336">has not been modified since the most recent execution of XRSTOR or XRSTORS. On a processor </span>
<span id="t1o_336" class="t s4_336">that does not support the modified optimization, XMODIFIED[</span><span id="t1p_336" class="t s7_336">i</span><span id="t1q_336" class="t s4_336">] is always 1 for every value of </span><span id="t1r_336" class="t s7_336">i</span><span id="t1s_336" class="t s4_336">. </span>
<span id="t1t_336" class="t s4_336">A processor that implements the modified optimization saves information about the most recent execution of </span>
<span id="t1u_336" class="t s4_336">XRSTOR or XRSTORS in a quantity called </span><span id="t1v_336" class="t s5_336">XRSTOR_INFO</span><span id="t1w_336" class="t s4_336">, a 4-tuple containing the following: (1) the CPL; </span>
<span id="t1x_336" class="t s4_336">(2) whether the logical processor was in VMX non-root operation; (3) the linear address of the XSAVE area; and </span>
<span id="t1y_336" class="t s4_336">(4) the XCOMP_BV field in the XSAVE area. An execution of XSAVEOPT or XSAVES uses the modified optimization </span>
<span id="t1z_336" class="t s4_336">only if that execution corresponds to XRSTOR_INFO on these four parameters. </span>
<span id="t20_336" class="t s4_336">This mechanism implies that, depending on details of the operating system, the processor might determine that an </span>
<span id="t21_336" class="t s4_336">execution of XSAVEOPT by one user application corresponds to an earlier execution of XRSTOR by a different appli- </span>
<span id="t22_336" class="t s4_336">cation. For this reason, Intel recommends the application software not use the XSAVEOPT instruction. </span>
<span id="t23_336" class="t s4_336">The following items specify the initial configuration each state component (for the purposes of defining the XINUSE </span>
<span id="t24_336" class="t s4_336">bitmap): </span>
<span id="t25_336" class="t s6_336">• </span><span id="t26_336" class="t s5_336">x87 state. </span><span id="t27_336" class="t s4_336">x87 state is in its initial configuration if the following all hold: FCW is 037FH; FSW is 0000H; FTW is </span>
<span id="t28_336" class="t s4_336">FFFFH; FCS and FDS are each 0000H; FIP and FDP are each 00000000_00000000H; each of ST0–ST7 is </span>
<span id="t29_336" class="t s4_336">0000_00000000_00000000H. </span>
<span id="t2a_336" class="t s6_336">• </span><span id="t2b_336" class="t s5_336">SSE state. </span><span id="t2c_336" class="t s4_336">In 64-bit mode, SSE state is in its initial configuration if each of XMM0–XMM15 is 0. Outside 64-bit </span>
<span id="t2d_336" class="t s4_336">mode, SSE state is in its initial configuration if each of XMM0–XMM7 is 0. XINUSE[1] pertains only to the state </span>
<span id="t2e_336" class="t s4_336">of the XMM registers and not to MXCSR. An execution of XRSTOR or XRSTORS outside 64-bit mode does not </span>
<span id="t2f_336" class="t s4_336">update XMM8–XMM15. (See Section 13.13.) </span>
<span id="t2g_336" class="t s6_336">• </span><span id="t2h_336" class="t s5_336">AVX state. </span><span id="t2i_336" class="t s4_336">In 64-bit mode, AVX state is in its initial configuration if each of YMM0_H–YMM15_H is 0. Outside </span>
<span id="t2j_336" class="t s4_336">64-bit mode, AVX state is in its initial configuration if each of YMM0_H–YMM7_H is 0. An execution of XRSTOR </span>
<span id="t2k_336" class="t s4_336">or XRSTORS outside 64-bit mode does not update YMM8_H–YMM15_H. (See Section 13.13.) </span>
<span id="t2l_336" class="t s6_336">• </span><span id="t2m_336" class="t s5_336">BNDREGS state. </span><span id="t2n_336" class="t s4_336">BNDREGS state is in its initial configuration if the value of each of BND0–BND3 is 0. </span>
<span id="t2o_336" class="t s6_336">• </span><span id="t2p_336" class="t s5_336">BNDCSR state. </span><span id="t2q_336" class="t s4_336">BNDCSR state is in its initial configuration if BNDCFGU and BNDCSR each has value 0. </span>
<span id="t2r_336" class="t s6_336">• </span><span id="t2s_336" class="t s5_336">Opmask state. </span><span id="t2t_336" class="t s4_336">Opmask state is in its initial configuration if each of the opmask registers k0–k7 is 0. </span>
<span id="t2u_336" class="t s6_336">• </span><span id="t2v_336" class="t s5_336">ZMM_Hi256 state. </span><span id="t2w_336" class="t s4_336">In 64-bit mode, ZMM_Hi256 state is in its initial configuration if each of ZMM0_H– </span>
<span id="t2x_336" class="t s4_336">ZMM15_H is 0. Outside 64-bit mode, ZMM_Hi256 state is in its initial configuration if each of ZMM0_H–ZMM7_H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
