
---------- Begin Simulation Statistics ----------
simSeconds                                   3.004112                       # Number of seconds simulated (Second)
simTicks                                 3004111653000                       # Number of ticks simulated (Tick)
finalTick                                3490575703500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6947.90                       # Real time elapsed on the host (Second)
hostTickRate                                432376722                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407318752                       # Number of bytes of host memory used (Byte)
simInsts                                  12076945762                       # Number of instructions simulated (Count)
simOps                                    12086723946                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1738214                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1739622                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles       12016703997                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts     20645650                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps     22977322                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses     20515469                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses          262                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns      1650760                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts      2580571                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts     20515469                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts          262                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads     28706869                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites     17412248                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads          192                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites           98                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads      6454530                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites      6396918                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs      4657597                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts      2397287                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts      2260310                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 11993735445.310095                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 22968551.689905                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.001911                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.998089                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches      4511789                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass          119      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu     18296634     79.63%     79.63% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult        21937      0.10%     79.72% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv         1056      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc           12      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            5      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            8      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.73% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead      2397287     10.43%     90.16% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite      2260310      9.84%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total     22977376                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits      2396749                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses          781                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits      2260207                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses          153                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts          893                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries           46                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            7                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            9                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses      2397530                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses      2260360                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits        4656956                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses          934                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses      4657890                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks          927                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor          927                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples          927                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0          927    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total          927                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB          866     96.98%     96.98% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           27      3.02%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total          893                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data          927                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total          927                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data          893                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total          893                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total         1820                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     20645362                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses          366                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts          342                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries           53                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     20645728                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       20645362                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses          366                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     20645728                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks          366                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor          366                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples          366                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0          366    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total          366                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB          336     98.25%     98.25% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB            6      1.75%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total          342                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst          366                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total          366                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst          342                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total          342                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total          708                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions        37013                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples        18507                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 162015959.235370                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 7366576.891870                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            1      0.01%      0.01% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10        18506     99.99%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total        18507                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON   5742014931                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 2998429357569                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles       12015907210                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts  12013235362                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps  12015710628                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses  11191447428                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses   1694534659                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns      1052911                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts    129145131                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts  11191447428                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts   1694534659                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads  19348507594                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites  10643462555                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads   1486256205                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites   1480431684                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads    385138232                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites    409923135                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs   3772962683                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts   3370227976                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts    402734707                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 734184.101991                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 12015173025.898010                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.999939                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.000061                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches    130683367                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass          384      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu   7542829079     62.77%     62.77% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult       148808      0.00%     62.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv        15517      0.00%     62.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd    433855383      3.61%     66.39% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp     24773466      0.21%     66.59% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt      4399365      0.04%     66.63% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult    152633649      1.27%     67.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc        12880      0.00%     67.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv     24774521      0.21%     68.11% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc     59304475      0.49%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu         1299      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            4      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc          317      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift          562      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead   3370227976     28.05%     96.65% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite    402734707      3.35%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total  12015712392                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits   3368804932                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses      1426529                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits    401502923                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses      1231820                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts      2656668                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          176                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           24                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults           12                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses   3370231461                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses    402734743                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits     3770307855                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses      2658349                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses   3772966204                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks      2658325                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor      2658325                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples      2658325                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0      2658325    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total      2658325                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB      2504920     94.29%     94.29% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB       151748      5.71%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total      2656668                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data      2658325                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total      2658325                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data      2656668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total      2656668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total      5314993                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits  12013235350                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         1796                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         1776                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          175                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses  12013237146                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits    12013235350                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         1796                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses  12013237146                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         1796                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         1796                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         1796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         1796    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         1796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         1727     97.24%     97.24% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           49      2.76%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         1776                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         1796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         1776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         1776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         3572                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions           67                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples           34                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 5398654.823529                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 23368556.808825                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           16     47.06%     47.06% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10           18     52.94%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    134858750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total           34                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON 3004064631486                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    183554264                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles       12016165389                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts     19809397                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps     22015590                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses     19602335                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns      1608299                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts      2490322                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts     19602335                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads     27401213                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites     16652173                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads      6239070                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites      6183423                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs      4392330                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts      2244962                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts      2147368                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 11994159626.056776                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 22005762.943224                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.001831                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.998169                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches      4371977                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu     17603972     79.96%     79.96% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult        18980      0.09%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv          308      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.05% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead      2244962     10.20%     90.25% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite      2147368      9.75%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total     22015590                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      2244820                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses          184                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      2147347                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses           21                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts          205                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      2245004                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      2147368                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits        4392167                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses          205                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses      4392372                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks          205                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor          205                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples          205                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0          205    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total          205                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB          204     99.51%     99.51% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB            1      0.49%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total          205                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data          205                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total          205                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data          205                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total          205                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total          410                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     19809339                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses           58                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts           58                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     19809397                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       19809339                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses           58                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     19809397                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks           58                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor           58                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples           58                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0           58    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total           58                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB           57     98.28%     98.28% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            1      1.72%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total           58                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total          116                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions        36956                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples        18479                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 162274463.066724                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 4491461.614827                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10        18479    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value       663072                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total        18479                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   5501569490                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 2998669803010                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles       12016174901                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts     19909525                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps     22135345                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses     19723344                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses          537                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns      1590122                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts      2494854                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts     19723344                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts          537                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads     27572009                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites     16766564                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads          451                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites           88                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads      6214670                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites      6158331                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs      4449844                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts      2284315                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts      2165529                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 11994049347.365334                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 22125553.634666                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.001841                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.998159                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches      4363027                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass          208      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu     17665048     79.80%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult        19816      0.09%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv          436      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc            7      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc           10      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead      2284315     10.32%     90.22% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite      2165529      9.78%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total     22135369                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits      2283599                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses          793                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      2165350                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          180                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          964                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries          146                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            9                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults           18                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses      2284392                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      2165530                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        4448949                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses          973                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      4449922                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks          964                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor          964                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples          964                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0          964    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total          964                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          942     97.72%     97.72% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           22      2.28%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          964                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data          964                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total          964                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          964                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          964                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         1928                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     19908950                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          600                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          599                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries          128                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     19909550                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       19908950                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          600                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     19909550                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          600                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          600                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          600                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          600    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          600                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          579     96.66%     96.66% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB           20      3.34%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          599                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          600                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          600                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          599                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          599                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total         1199                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions        36962                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples        18482                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 162246502.489720                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 4912535.194001                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows            1      0.01%      0.01% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10        18481     99.99%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total        18482                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON   5531513485                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 2998639859015                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.dmabridge.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                  928                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                 928                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                 994                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp                994                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          220                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3624                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         3844                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    3844                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          165                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3624                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         3789                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     3789                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        29416                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        11664                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     82582816                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     21223968                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker     83851192                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        57080                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst  48052948504                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data  26962981403                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker         6552                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker         1848                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst     79237588                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data     19861585                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        30672                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker        19040                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst     79638196                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     20244691                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total   75402726215                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     82582816                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst  48052948504                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst     79237588                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst     79638196                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total  48294407104                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data     16680822                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data   3474527603                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data     15805915                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data     16000951                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total   3523015291                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         3677                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         1458                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst     20645704                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data      2397299                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker     10481399                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         7135                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst  12013237126                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data   3370229030                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          819                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker          231                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst     19809397                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data      2244948                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker         3834                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         2380                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst     19909549                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data      2284322                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total    15461258308                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data      2182642                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data    402691658                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data      2074034                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data      2090632                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total     409038966                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker         9792                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker         3883                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     27489929                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data      7064973                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker     27912142                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        19001                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst  15995726542                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data   8975359280                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker         2181                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker          615                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     26376379                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      6611467                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker        10210                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker         6338                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     26509732                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data      6738994                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total      25099841459                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     27489929                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst  15995726542                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     26376379                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     26509732                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total  16076102583                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data      5552664                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data   1156590701                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data      5261427                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data      5326350                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total      1172731142                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker         9792                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker         3883                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     27489929                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data     12617637                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker     27912142                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        19001                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst  15995726542                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data  10131949981                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker         2181                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker          615                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     26376379                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data     11872894                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker        10210                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker         6338                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     26509732                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     12065344                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total     26272572601                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 1153578874560                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 1153578874560                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3490575703500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 1153578874560                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 1153578874560                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3490575703500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq         15461255070                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp        15461259033                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq          409036933                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp         409036933                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq              1951                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq              27                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp             1978                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq          3963                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq           3944                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp          3944                       # Transaction distribution (Count)
testsys.membus.transDist::SwapReq              265437                       # Transaction distribution (Count)
testsys.membus.transDist::SwapResp             265437                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port     41291408                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::total     41291408                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port      9315088                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port          110                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          482                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::total      9315680                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port         2916                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total         2916                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port         7354                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total         7354                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port  24026474252                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::total  24026474252                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port   7545920716                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3734                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         4572                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::total   7545929022                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        14270                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        14270                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port     20962798                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total     20962798                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     39618794                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::total     39618794                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port      8784590                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio          154                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::total      8784744                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port          462                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total          462                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port         1638                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total         1638                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     39819098                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::total     39819098                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port      8899610                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio          176                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::total      8899786                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port         4760                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total         4760                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port         7668                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total         7668                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total            31741134650                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port     82582816                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::total     82582816                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port     38546930                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port           55                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          964                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::total     38547949                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port        11664                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total        11664                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port        29416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total        29416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port  48052948504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::total  48052948504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port  30437987064                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3734                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         9144                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::total  30437999942                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        57080                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        57080                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port     83851192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total     83851192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     79237588                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::total     79237588                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     36255636                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio          308                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::total     36255944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port         1848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total         1848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port         6552                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total         6552                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     79638196                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::total     79638196                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port     36853758                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio          352                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::total     36854110                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port        19040                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total        19040                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port        30672                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total        30672                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total             78928072513                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples       15870567325                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0             15870567325    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total         15870567325                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490575703500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                   55499                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   3.004326                       # Number of seconds simulated (Second)
simTicks                                 3004325630750                       # Number of ticks simulated (Tick)
finalTick                                3490789681250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6948.36                       # Real time elapsed on the host (Second)
hostTickRate                                432379172                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407318752                       # Number of bytes of host memory used (Byte)
simInsts                                  12077702039                       # Number of instructions simulated (Count)
simOps                                    12087608878                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1738209                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1739635                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles       12017466633                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts     20810796                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps     23165722                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses     20688202                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses          326                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns      1661436                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts      2601369                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts     20688202                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts          326                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads     28942078                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites     17556714                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads          256                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites           98                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads      6501697                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites      6443895                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs      4716258                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts      2433941                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts      2282317                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 11994309855.288063                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 23156777.711938                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.001927                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.998073                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches      4544367                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass          120      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu     18426183     79.54%     79.54% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult        22092      0.10%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv         1091      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc           12      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            5      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            8      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.64% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead      2433941     10.51%     90.15% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite      2282317      9.85%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total     23165777                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits      2433308                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses          886                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits      2282197                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses          170                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts         1015                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries          106                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            7                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            9                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses      2434194                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses      2282367                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits        4715505                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses         1056                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses      4716561                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks         1049                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor         1049                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples         1049                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0         1049    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total         1049                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB          984     96.95%     96.95% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           31      3.05%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total         1015                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data         1049                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total         1049                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data         1015                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total         1015                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total         2064                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     20810395                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses          481                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts          456                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          113                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     20810876                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       20810395                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses          481                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     20810876                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks          481                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor          481                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples          481                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0          481    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total          481                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB          444     97.37%     97.37% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB           12      2.63%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total          456                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst          481                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total          481                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst          456                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total          456                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total          937                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions        37016                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples        18509                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 162007468.522286                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 7437627.741032                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            1      0.01%      0.01% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10        18508     99.99%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total        18509                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON   5789115371                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 2998596234879                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles       12017209282                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts  12013235972                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps  12015711330                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses  11191448076                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses   1694534659                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns      1052983                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts    129145197                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts  11191448076                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts   1694534659                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads  19348508460                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites  10643463077                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads   1486256205                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites   1480431684                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads    385138304                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites    409923201                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs   3772962865                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts   3370228074                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts    402734791                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 1589414.583802                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 12015619867.416199                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.999868                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.000132                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches    130683515                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass          384      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu   7542829599     62.77%     62.77% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult       148808      0.00%     62.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv        15517      0.00%     62.78% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd    433855383      3.61%     66.39% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp     24773466      0.21%     66.59% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt      4399365      0.04%     66.63% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult    152633649      1.27%     67.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc        12880      0.00%     67.90% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv     24774521      0.21%     68.11% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc     59304475      0.49%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu         1299      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            4      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc          317      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift          562      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead   3370228074     28.05%     96.65% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite    402734791      3.35%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total  12015713094                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits   3368805030                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses      1426529                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits    401503007                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses      1231820                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts      2656668                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          176                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           24                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults           12                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses   3370231559                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses    402734827                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits     3770308037                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses      2658349                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses   3772966386                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks      2658325                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor      2658325                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples      2658325                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0      2658325    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total      2658325                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB      2504920     94.29%     94.29% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB       151748      5.71%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total      2656668                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data      2658325                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total      2658325                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data      2656668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total      2656668                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total      5314993                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits  12013235960                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         1796                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         1776                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          175                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses  12013237756                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits    12013235960                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         1796                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses  12013237756                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         1796                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         1796                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         1796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         1796    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         1796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         1727     97.24%     97.24% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           49      2.76%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         1776                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         1796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         1776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         1776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         3572                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions           71                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples           37                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 10739371.027027                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 34368798.786605                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           16     43.24%     43.24% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10           21     56.76%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162671060                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total           37                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON 3004064806772                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    397356728                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles       12017559881                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts     20280364                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps     22567363                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses     20105001                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses          262                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns      1634573                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts      2556881                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts     20105001                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts          262                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads     28081993                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites     17064137                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads          192                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites           98                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads      6365925                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites      6308655                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs      4567216                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts      2345979                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts      2221237                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 11995001270.555695                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 22558610.444305                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.001877                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.998123                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches      4469578                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass          119      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu     17980499     79.67%     79.68% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult        19226      0.09%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv          324      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc           12      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            5      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            4      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            8      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.76% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead      2345979     10.40%     90.16% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite      2221237      9.84%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total     22567417                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      2345562                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses          597                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      2221166                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses          121                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts          676                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries           42                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            8                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            9                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      2346159                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      2221287                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits        4566728                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses          718                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses      4567446                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks          710                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor          710                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples          710                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0          710    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total          710                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB          661     97.78%     97.78% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB           15      2.22%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total          676                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data          710                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total          710                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data          676                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total          676                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total         1386                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     20280080                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses          362                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts          338                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries           53                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     20280442                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       20280080                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses          362                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     20280442                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks          362                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor          362                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples          362                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0          362    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total          362                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB          333     98.52%     98.52% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            5      1.48%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total          338                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst          362                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total          362                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst          338                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total          338                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total          700                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions        36959                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples        18481                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 162261015.010768                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 4674756.622085                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10        18481    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value       663072                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total        18481                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   5639531836                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 2998745818414                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles       12017466609                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts     20029079                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps     22279402                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses     19854006                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses          974                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns      1596224                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts      2511324                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts     19854006                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts          974                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads     27752270                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites     16871271                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads          814                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites          165                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads      6243823                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites      6186903                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs      4497835                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts      2308990                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts      2188845                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 11995196178.836460                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 22270430.163540                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.001853                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.998147                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches      4388236                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass          320      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu     17760763     79.72%     79.72% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult        20007      0.09%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv          472      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc           18      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc           28      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.81% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead      2308990     10.36%     90.18% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite      2188845      9.82%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total     22279443                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits      2307980                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses         1093                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      2188597                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          257                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts         1336                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries          220                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults           14                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults           28                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses      2309073                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      2188854                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        4496577                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses         1350                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      4497927                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks         1336                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor         1336                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples         1336                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0         1336    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total         1336                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB         1303     97.53%     97.53% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           33      2.47%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total         1336                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data         1336                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total         1336                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data         1336                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total         1336                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         2672                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     20028267                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          854                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          853                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          119                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries          192                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     20029121                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       20028267                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          854                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     20029121                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          854                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          854                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          854                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          854    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          854                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          824     96.60%     96.60% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB           29      3.40%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          853                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          854                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          854                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          853                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          853                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total         1707                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions        36968                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples        18486                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 162221022.326571                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 5237059.979621                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows            1      0.01%      0.01% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10        18485     99.99%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162671156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total        18486                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON   5567531521                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 2998817818729                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.dmabridge.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                  959                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                 959                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                1031                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               1031                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          220                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3760                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         3980                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    3980                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio          165                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         3760                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         3925                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     3925                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        33288                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        15296                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     83243404                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     21544492                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker     83851192                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        57080                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst  48052950944                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data  26962982265                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        22568                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker        11544                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst     81121672                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data     20780164                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        42488                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker        27096                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst     80116480                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     20466849                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total   75407266822                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     83243404                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst  48052950944                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst     81121672                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst     80116480                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total  48297432500                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data     16832635                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data   3474528229                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data     16403110                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data     16215159                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total   3523979133                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         4161                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         1912                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst     20810851                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data      2433963                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker     10481399                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         7135                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst  12013237736                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data   3370229128                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker         2821                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker         1443                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst     20280418                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data      2346072                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker         5311                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         3387                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst     20029120                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data      2308965                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total    15462183822                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data      2203427                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data    402691738                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data      2144639                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data      2113309                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total     409153113                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker        11080                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker         5091                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     27707850                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data      7171157                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker     27910154                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        18999                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst  15994588087                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data   8974720313                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker         7512                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker         3842                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     27001624                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      6916748                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker        14142                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker         9019                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     26667043                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data      6812460                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total      25099565124                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     27707850                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst  15994588087                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     27001624                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     26667043                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total  16075964604                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data      5602800                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data   1156508533                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data      5459831                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data      5397271                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total      1172968435                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker        11080                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker         5091                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     27707850                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data     12773957                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker     27910154                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        18999                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst  15994588087                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data  10131228846                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker         7512                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker         3842                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     27001624                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data     12376579                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker        14142                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker         9019                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     26667043                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     12209731                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total     26272533559                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 1153661041920                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 1153661041920                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3490789681250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 1153661041920                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 1153661041920                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3490789681250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq         15462180258                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp        15462184410                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq          409150933                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp         409150933                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq              2123                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq              27                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp             2150                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq          4152                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq           4132                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp          4132                       # Transaction distribution (Count)
testsys.membus.transDist::SwapReq              270550                       # Transaction distribution (Count)
testsys.membus.transDist::SwapResp             270550                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port     41621702                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::total     41621702                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port      9432428                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port          110                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          484                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::total      9433022                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port         3824                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total         3824                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port         8322                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total         8322                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port  24026475472                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::total  24026475472                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port   7545921080                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3734                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         4572                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::total   7545929386                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        14270                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        14270                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port     20962798                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total     20962798                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     40560836                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::total     40560836                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port      9134630                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio          160                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::total      9134790                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port         2886                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total         2886                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port         5642                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total         5642                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     40058240                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::total     40058240                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port      8995444                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio          184                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::total      8995764                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port         6774                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total         6774                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port        10622                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total        10622                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total            31743224350                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port     83243404                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::total     83243404                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port     39033105                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port           55                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio          968                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::total     39034128                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port        15296                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total        15296                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port        33288                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total        33288                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port  48052950944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::total  48052950944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port  30437988584                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.iobridge.cpu_side_port         3734                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         9144                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::total  30438001462                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        57080                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        57080                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port     83851192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total     83851192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     81121672                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::total     81121672                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     37812550                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio          320                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::total     37812870                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port        11544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total        11544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port        22568                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total        22568                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     80116480                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::total     80116480                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port     37298284                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port          136                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio          368                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::total     37298788                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port        27096                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total        27096                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port        42488                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total        42488                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total             78933640300                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples       15871612175                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0             15871612175    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total         15871612175                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 3490789681250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                   55507                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
