// Seed: 1201377448
module module_0;
  wire [1 : 1 'h0] id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4[id_8 : 1] = id_8;
  module_0 modCall_1 ();
endmodule
