{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694600181959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694600181959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 04:16:21 2023 " "Processing started: Wed Sep 13 04:16:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694600181959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694600181959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aluLab3 -c aluLab3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off aluLab3 -c aluLab3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694600181960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694600182881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694600182882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nbits " "Found entity 1: sumador_nbits" {  } { { "sumadorNbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorCompleto " "Found entity 1: sumadorCompleto" {  } { { "sumadorCompleto.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorCompleto " "Found entity 1: restadorCompleto" {  } { { "restadorCompleto.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nbits " "Found entity 1: restador_nbits" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_tb " "Found entity 1: multiplicacion_tb" {  } { { "multiplicacion_tb.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/multiplicacion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_compuerta " "Found entity 1: and_compuerta" {  } { { "and_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/and_compuerta.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_compuerta " "Found entity 1: or_compuerta" {  } { { "or_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/or_compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_compuerta " "Found entity 1: xor_compuerta" {  } { { "xor_compuerta.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/xor_compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Dividir.sv(12) " "Verilog HDL information at Dividir.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694600200709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividir.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir " "Found entity 1: Dividir" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694600200715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694600200715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_result ALU.sv(32) " "Verilog HDL Implicit Net warning at ALU.sv(32): created implicit net for \"sum_result\"" {  } { { "ALU.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694600200715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_TB " "Elaborating entity \"ALU_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694600200792 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A\\tB\\tSel\\tResult\\tNeg\\tZero\\tCry\\tOF ALU_TB.sv(23) " "Verilog HDL Display System Task info at ALU_TB.sv(23): A\\tB\\tSel\\tResult\\tNeg\\tZero\\tCry\\tOF" {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200795 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0111\\t0000\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(30) " "Verilog HDL Display System Task info at ALU_TB.sv(30): 1010\\t0111\\t0000\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200795 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0111\\t0001\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(36) " "Verilog HDL Display System Task info at ALU_TB.sv(36): 1010\\t0111\\t0001\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200795 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0111\\t0010\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(42) " "Verilog HDL Display System Task info at ALU_TB.sv(42): 1010\\t0111\\t0010\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0111\\t0011\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(48) " "Verilog HDL Display System Task info at ALU_TB.sv(48): 1010\\t0111\\t0011\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0111\\t0100\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(54) " "Verilog HDL Display System Task info at ALU_TB.sv(54): 1010\\t0111\\t0100\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1100\\t0100\\t0110\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(61) " "Verilog HDL Display System Task info at ALU_TB.sv(61): 1100\\t0100\\t0110\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0000\\t0110\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(67) " "Verilog HDL Display System Task info at ALU_TB.sv(67): 1010\\t0000\\t0110\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 67 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1010\\t0001\\t1000\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(73) " "Verilog HDL Display System Task info at ALU_TB.sv(73): 1010\\t0001\\t1000\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 73 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200796 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1100\\t0010\\t1000\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(78) " "Verilog HDL Display System Task info at ALU_TB.sv(78): 1100\\t0010\\t1000\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200797 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "0101\\t0011\\t1001\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(84) " "Verilog HDL Display System Task info at ALU_TB.sv(84): 0101\\t0011\\t1001\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200797 "|ALU_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1111\\t0001\\t1001\\t........\\t.\\t.\\t.\\t. ALU_TB.sv(89) " "Verilog HDL Display System Task info at ALU_TB.sv(89): 1111\\t0001\\t1001\\t........\\t.\\t.\\t.\\t." {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 89 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1694600200797 "|ALU_TB"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ALU_TB.sv(91) " "Verilog HDL warning at ALU_TB.sv(91): ignoring unsupported system task" {  } { { "ALU_TB.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 91 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1694600200797 "|ALU_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Alu_TEST " "Elaborating entity \"ALU\" for hierarchy \"ALU:Alu_TEST\"" {  } { { "ALU_TB.sv" "Alu_TEST" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU_TB.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacion ALU:Alu_TEST\|multiplicacion:multiplier " "Elaborating entity \"multiplicacion\" for hierarchy \"ALU:Alu_TEST\|multiplicacion:multiplier\"" {  } { { "ALU.sv" "multiplier" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo ALU:Alu_TEST\|modulo:mod_operator " "Elaborating entity \"modulo\" for hierarchy \"ALU:Alu_TEST\|modulo:mod_operator\"" {  } { { "ALU.sv" "mod_operator" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_compuerta ALU:Alu_TEST\|and_compuerta:and_gate " "Elaborating entity \"and_compuerta\" for hierarchy \"ALU:Alu_TEST\|and_compuerta:and_gate\"" {  } { { "ALU.sv" "and_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_compuerta ALU:Alu_TEST\|or_compuerta:or_gate " "Elaborating entity \"or_compuerta\" for hierarchy \"ALU:Alu_TEST\|or_compuerta:or_gate\"" {  } { { "ALU.sv" "or_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_compuerta ALU:Alu_TEST\|xor_compuerta:xor_gate " "Elaborating entity \"xor_compuerta\" for hierarchy \"ALU:Alu_TEST\|xor_compuerta:xor_gate\"" {  } { { "ALU.sv" "xor_gate" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbits ALU:Alu_TEST\|restador_nbits:subtractor " "Elaborating entity \"restador_nbits\" for hierarchy \"ALU:Alu_TEST\|restador_nbits:subtractor\"" {  } { { "ALU.sv" "subtractor" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 restador_nbits.sv(28) " "Verilog HDL assignment warning at restador_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694600200850 "|ALU_TB|ALU:Alu_TEST|restador_nbits:subtractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 restador_nbits.sv(31) " "Verilog HDL assignment warning at restador_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "restador_nbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694600200850 "|ALU_TB|ALU:Alu_TEST|restador_nbits:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompleto ALU:Alu_TEST\|restador_nbits:subtractor\|restadorCompleto:generateRestador\[0\].f " "Elaborating entity \"restadorCompleto\" for hierarchy \"ALU:Alu_TEST\|restador_nbits:subtractor\|restadorCompleto:generateRestador\[0\].f\"" {  } { { "restador_nbits.sv" "generateRestador\[0\].f" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/restador_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dividir ALU:Alu_TEST\|Dividir:divider " "Elaborating entity \"Dividir\" for hierarchy \"ALU:Alu_TEST\|Dividir:divider\"" {  } { { "ALU.sv" "divider" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDivisor Dividir.sv(7) " "Verilog HDL or VHDL warning at Dividir.sv(7): object \"tempDivisor\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694600200858 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDividendo Dividir.sv(7) " "Verilog HDL or VHDL warning at Dividir.sv(7): object \"tempDividendo\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694600200858 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uno Dividir.sv(9) " "Verilog HDL or VHDL warning at Dividir.sv(9): object \"uno\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694600200858 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cero Dividir.sv(9) " "Verilog HDL or VHDL warning at Dividir.sv(9): object \"cero\" assigned a value but never read" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694600200858 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Dividir.sv(26) " "Verilog HDL assignment warning at Dividir.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694600200859 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift Dividir.sv(12) " "Verilog HDL Always Construct warning at Dividir.sv(12): inferring latch(es) for variable \"Shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Dividir.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/Dividir.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694600200859 "|ALU_TB|ALU:Alu_TEST|Dividir:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:Alu_TEST\|ShiftRight:shifter " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:Alu_TEST\|ShiftRight:shifter\"" {  } { { "ALU.sv" "shifter" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 ShiftRight.sv(17) " "Verilog HDL Always Construct warning at ShiftRight.sv(17): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "ShiftRight.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694600200862 "|ALU_TB|ALU:Alu_TEST|ShiftRight:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBit ALU:Alu_TEST\|ShiftRight:shifter\|ShiftBit:CrearShift\[0\].sll " "Elaborating entity \"ShiftBit\" for hierarchy \"ALU:Alu_TEST\|ShiftRight:shifter\|ShiftBit:CrearShift\[0\].sll\"" {  } { { "ShiftRight.sv" "CrearShift\[0\].sll" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ShiftRight.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_nbits ALU:Alu_TEST\|sumador_nbits:adder " "Elaborating entity \"sumador_nbits\" for hierarchy \"ALU:Alu_TEST\|sumador_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sumadorNbits.sv(25) " "Verilog HDL assignment warning at sumadorNbits.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "sumadorNbits.sv" "" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694600200871 "|ALU_TB|ALU:Alu_TEST|sumador_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorCompleto ALU:Alu_TEST\|sumador_nbits:adder\|sumadorCompleto:generateSumador\[0\].sum_instance_i " "Elaborating entity \"sumadorCompleto\" for hierarchy \"ALU:Alu_TEST\|sumador_nbits:adder\|sumadorCompleto:generateSumador\[0\].sum_instance_i\"" {  } { { "sumadorNbits.sv" "generateSumador\[0\].sum_instance_i" { Text "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/sumadorNbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694600200881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694600201012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/output_files/aluLab3.map.smsg " "Generated suppressed messages file E:/tallerDiseno/repo/drayodigital_design-_lab-_2023/laboratorio3/output_files/aluLab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1694600201081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694600201098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 04:16:41 2023 " "Processing ended: Wed Sep 13 04:16:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694600201098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694600201098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694600201098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694600201098 ""}
