Classic Timing Analyzer report for SAP_1
Fri Mar 12 19:11:09 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.358 ns    ; from_BUS[0]      ; register[0]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.518 ns    ; register[5]~reg0 ; to_BUS[5]        ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.160 ns   ; enable_output    ; to_BUS[4]        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.067 ns    ; from_BUS[4]      ; register[4]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To               ; To Clock ;
+-------+--------------+------------+-------------+------------------+----------+
; N/A   ; None         ; 5.358 ns   ; from_BUS[0] ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[2]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[4]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[5]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[6]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; enable_load ; register[7]~reg0 ; clock    ;
; N/A   ; None         ; 4.936 ns   ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; 4.791 ns   ; from_BUS[7] ; register[7]~reg0 ; clock    ;
; N/A   ; None         ; 4.712 ns   ; from_BUS[5] ; register[5]~reg0 ; clock    ;
; N/A   ; None         ; 4.708 ns   ; from_BUS[6] ; register[6]~reg0 ; clock    ;
; N/A   ; None         ; 0.399 ns   ; from_BUS[2] ; register[2]~reg0 ; clock    ;
; N/A   ; None         ; 0.234 ns   ; from_BUS[3] ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; 0.199 ns   ; from_BUS[4] ; register[4]~reg0 ; clock    ;
+-------+--------------+------------+-------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.518 ns   ; register[5]~reg0 ; to_BUS[5]   ; clock      ;
; N/A   ; None         ; 9.510 ns   ; register[4]~reg0 ; to_BUS[4]   ; clock      ;
; N/A   ; None         ; 9.180 ns   ; register[4]~reg0 ; register[4] ; clock      ;
; N/A   ; None         ; 9.040 ns   ; register[0]~reg0 ; register[0] ; clock      ;
; N/A   ; None         ; 9.022 ns   ; register[5]~reg0 ; register[5] ; clock      ;
; N/A   ; None         ; 8.616 ns   ; register[3]~reg0 ; to_BUS[3]   ; clock      ;
; N/A   ; None         ; 8.546 ns   ; register[7]~reg0 ; to_BUS[7]   ; clock      ;
; N/A   ; None         ; 8.536 ns   ; register[7]~reg0 ; register[7] ; clock      ;
; N/A   ; None         ; 8.487 ns   ; register[1]~reg0 ; to_BUS[1]   ; clock      ;
; N/A   ; None         ; 8.467 ns   ; register[2]~reg0 ; to_BUS[2]   ; clock      ;
; N/A   ; None         ; 8.426 ns   ; register[6]~reg0 ; to_BUS[6]   ; clock      ;
; N/A   ; None         ; 8.234 ns   ; register[1]~reg0 ; register[1] ; clock      ;
; N/A   ; None         ; 8.213 ns   ; register[3]~reg0 ; register[3] ; clock      ;
; N/A   ; None         ; 8.066 ns   ; register[2]~reg0 ; register[2] ; clock      ;
; N/A   ; None         ; 8.027 ns   ; register[6]~reg0 ; register[6] ; clock      ;
; N/A   ; None         ; 7.850 ns   ; register[0]~reg0 ; to_BUS[0]   ; clock      ;
+-------+--------------+------------+------------------+-------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+---------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To        ;
+-------+-------------------+-----------------+---------------+-----------+
; N/A   ; None              ; 11.160 ns       ; enable_output ; to_BUS[4] ;
; N/A   ; None              ; 11.148 ns       ; enable_output ; to_BUS[7] ;
; N/A   ; None              ; 11.007 ns       ; enable_output ; to_BUS[1] ;
; N/A   ; None              ; 10.856 ns       ; enable_output ; to_BUS[5] ;
; N/A   ; None              ; 10.821 ns       ; enable_output ; to_BUS[2] ;
; N/A   ; None              ; 10.140 ns       ; enable_output ; to_BUS[6] ;
; N/A   ; None              ; 10.067 ns       ; enable_output ; to_BUS[0] ;
; N/A   ; None              ; 10.031 ns       ; enable_output ; to_BUS[3] ;
+-------+-------------------+-----------------+---------------+-----------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------+----------+
; N/A           ; None        ; 0.067 ns  ; from_BUS[4] ; register[4]~reg0 ; clock    ;
; N/A           ; None        ; 0.032 ns  ; from_BUS[3] ; register[3]~reg0 ; clock    ;
; N/A           ; None        ; -0.133 ns ; from_BUS[2] ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.442 ns ; from_BUS[6] ; register[6]~reg0 ; clock    ;
; N/A           ; None        ; -4.446 ns ; from_BUS[5] ; register[5]~reg0 ; clock    ;
; N/A           ; None        ; -4.525 ns ; from_BUS[7] ; register[7]~reg0 ; clock    ;
; N/A           ; None        ; -4.670 ns ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[4]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[5]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[6]~reg0 ; clock    ;
; N/A           ; None        ; -5.006 ns ; enable_load ; register[7]~reg0 ; clock    ;
; N/A           ; None        ; -5.092 ns ; from_BUS[0] ; register[0]~reg0 ; clock    ;
+---------------+-------------+-----------+-------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Mar 12 19:11:09 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "register[0]~reg0" (data pin = "from_BUS[0]", clock pin = "clock") is 5.358 ns
    Info: + Longest pin to register delay is 8.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'from_BUS[0]'
        Info: 2: + IC(6.848 ns) + CELL(0.206 ns) = 8.019 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'register[0]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.127 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 2; REG Node = 'register[0]~reg0'
        Info: Total cell delay = 1.279 ns ( 15.74 % )
        Info: Total interconnect delay = 6.848 ns ( 84.26 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 2; REG Node = 'register[0]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.71 % )
        Info: Total interconnect delay = 0.963 ns ( 35.29 % )
Info: tco from clock "clock" to destination pin "to_BUS[5]" through register "register[5]~reg0" is 9.518 ns
    Info: + Longest clock path from clock "clock" to source register is 2.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N27; Fanout = 2; REG Node = 'register[5]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.71 % )
        Info: Total interconnect delay = 0.963 ns ( 35.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N27; Fanout = 2; REG Node = 'register[5]~reg0'
        Info: 2: + IC(3.239 ns) + CELL(3.246 ns) = 6.485 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'to_BUS[5]'
        Info: Total cell delay = 3.246 ns ( 50.05 % )
        Info: Total interconnect delay = 3.239 ns ( 49.95 % )
Info: Longest tpd from source pin "enable_output" to destination pin "to_BUS[4]" is 11.160 ns
    Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 8; PIN Node = 'enable_output'
    Info: 2: + IC(6.878 ns) + CELL(3.318 ns) = 11.160 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'to_BUS[4]'
    Info: Total cell delay = 4.282 ns ( 38.37 % )
    Info: Total interconnect delay = 6.878 ns ( 61.63 % )
Info: th for register "register[4]~reg0" (data pin = "from_BUS[4]", clock pin = "clock") is 0.067 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 2; REG Node = 'register[4]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.71 % )
        Info: Total interconnect delay = 0.963 ns ( 35.29 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.968 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'from_BUS[4]'
        Info: 2: + IC(1.554 ns) + CELL(0.206 ns) = 2.860 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 1; COMB Node = 'register[4]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.968 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 2; REG Node = 'register[4]~reg0'
        Info: Total cell delay = 1.414 ns ( 47.64 % )
        Info: Total interconnect delay = 1.554 ns ( 52.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Mar 12 19:11:10 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


