// Seed: 3709675992
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_3;
  wire id_4;
  wire id_5 = id_4;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
  assign id_3 = 1'b0;
endmodule
module module_3 (
    input  wor id_0,
    output wor id_1
);
  wire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
