{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397308479308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397308479310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:14:38 2014 " "Processing started: Sat Apr 12 15:14:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397308479310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397308479310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMvsFPGA -c ARMvsFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMvsFPGA -c ARMvsFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397308479311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1397308480008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ARMvsFPGA.v 1 1 " "Found 1 design units, including 1 entities, in source file ARMvsFPGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARMvsFPGA " "Found entity 1: ARMvsFPGA" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308480236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308480236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file segdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdriver " "Found entity 1: segdriver" {  } { { "segdriver.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/segdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308480238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308480238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MasterPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file MasterPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterPLL " "Found entity 1: MasterPLL" {  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308480241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308480241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMvsFPGA " "Elaborating entity \"ARMvsFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397308480459 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..4\] ARMvsFPGA.v(23) " "Output port \"LEDG\[9..4\]\" at ARMvsFPGA.v(23) has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1397308480465 "|ARMvsFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterPLL MasterPLL:pll1 " "Elaborating entity \"MasterPLL\" for hierarchy \"MasterPLL:pll1\"" {  } { { "ARMvsFPGA.v" "pll1" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MasterPLL:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MasterPLL:pll1\|altpll:altpll_component\"" {  } { { "MasterPLL.v" "altpll_component" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MasterPLL:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"MasterPLL:pll1\|altpll:altpll_component\"" {  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308480662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MasterPLL:pll1\|altpll:altpll_component " "Instantiated megafunction \"MasterPLL:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MasterPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MasterPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480663 ""}  } { { "MasterPLL.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/MasterPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1397308480663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/MasterPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/MasterPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterPLL_altpll " "Found entity 1: MasterPLL_altpll" {  } { { "db/MasterPLL_altpll.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308480755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308480755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterPLL_altpll MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated " "Elaborating entity \"MasterPLL_altpll\" for hierarchy \"MasterPLL:pll1\|altpll:altpll_component\|MasterPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdriver segdriver:ss1 " "Elaborating entity \"segdriver\" for hierarchy \"segdriver:ss1\"" {  } { { "ARMvsFPGA.v" "ss1" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397308480761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t14 " "Found entity 1: altsyncram_7t14" {  } { { "db/altsyncram_7t14.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/altsyncram_7t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308482559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308482559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308482725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308482725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308482819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308482819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fi " "Found entity 1: cntr_9fi" {  } { { "db/cntr_9fi.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_9fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308482953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308482953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "/home/mathias/Projects/ARMvsFPGA/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397308483531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397308483531 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308483693 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1397308485454 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308485567 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308485567 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1397308485567 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1397308485567 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[0\] shiftReg\[0\] " "Converted the fan-out from the tri-state buffer \"dataIn\[0\]\" to the node \"shiftReg\[0\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[1\] shiftReg\[1\] " "Converted the fan-out from the tri-state buffer \"dataIn\[1\]\" to the node \"shiftReg\[1\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[2\] shiftReg\[2\] " "Converted the fan-out from the tri-state buffer \"dataIn\[2\]\" to the node \"shiftReg\[2\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[3\] shiftReg\[3\] " "Converted the fan-out from the tri-state buffer \"dataIn\[3\]\" to the node \"shiftReg\[3\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[4\] shiftReg\[4\] " "Converted the fan-out from the tri-state buffer \"dataIn\[4\]\" to the node \"shiftReg\[4\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[5\] shiftReg\[5\] " "Converted the fan-out from the tri-state buffer \"dataIn\[5\]\" to the node \"shiftReg\[5\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[6\] shiftReg\[6\] " "Converted the fan-out from the tri-state buffer \"dataIn\[6\]\" to the node \"shiftReg\[6\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[7\] shiftReg\[7\] " "Converted the fan-out from the tri-state buffer \"dataIn\[7\]\" to the node \"shiftReg\[7\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[8\] shiftReg\[8\] " "Converted the fan-out from the tri-state buffer \"dataIn\[8\]\" to the node \"shiftReg\[8\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[9\] shiftReg\[9\] " "Converted the fan-out from the tri-state buffer \"dataIn\[9\]\" to the node \"shiftReg\[9\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[10\] shiftReg\[10\] " "Converted the fan-out from the tri-state buffer \"dataIn\[10\]\" to the node \"shiftReg\[10\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[11\] shiftReg\[11\] " "Converted the fan-out from the tri-state buffer \"dataIn\[11\]\" to the node \"shiftReg\[11\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[12\] shiftReg\[12\] " "Converted the fan-out from the tri-state buffer \"dataIn\[12\]\" to the node \"shiftReg\[12\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[13\] shiftReg\[13\] " "Converted the fan-out from the tri-state buffer \"dataIn\[13\]\" to the node \"shiftReg\[13\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[14\] shiftReg\[14\] " "Converted the fan-out from the tri-state buffer \"dataIn\[14\]\" to the node \"shiftReg\[14\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dataIn\[15\] shiftReg\[15\] " "Converted the fan-out from the tri-state buffer \"dataIn\[15\]\" to the node \"shiftReg\[15\]\" into an OR gate" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1397308485568 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1397308485568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485601 "|ARMvsFPGA|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397308485601 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[0\] GPIO0_D\[16\] " "Output pin \"LEDG\[0\]\" driven by bidirectional pin \"GPIO0_D\[16\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308485606 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[1\] GPIO0_D\[17\] " "Output pin \"LEDG\[1\]\" driven by bidirectional pin \"GPIO0_D\[17\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308485607 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[2\] GPIO0_D\[18\] " "Output pin \"LEDG\[2\]\" driven by bidirectional pin \"GPIO0_D\[18\]\" cannot be tri-stated" {  } { { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 23 -1 0 } } { "ARMvsFPGA.v" "" { Text "/home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v" 18 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1397308485607 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1397308485692 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1397308485692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1397308485774 "|ARMvsFPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1397308485774 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 87 0 0 54 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 54 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1397308486771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397308486846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397308486846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397308487269 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397308487269 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1397308487269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1202 " "Implemented 1202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397308487269 ""} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Implemented 43 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1397308487269 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1397308487269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397308487269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397308487344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:14:47 2014 " "Processing ended: Sat Apr 12 15:14:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397308487344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397308487344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397308487344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397308487344 ""}
