/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: GPL-2.0-or-Later
 */

#ifndef _ADI_SDEI_H
#define _ADI_SDEI_H

/* SDEI Event Number Defines */
#define GPINT_DEFAULT_SDEI_EVENT                2000
#define L4_ECC_WRN_INTR_0_EVENT  2079
#define L4_ECC_ERR_INTR_0_EVENT  2080
#define L4_ECC_WRN_INTR_1_EVENT  2081
#define L4_ECC_ERR_INTR_1_EVENT  2082
#define L4_ECC_WRN_INTR_2_EVENT  2083
#define L4_ECC_ERR_INTR_2_EVENT  2084
#define WATCHDOG_A55_TIMEOUT_PIPED_0_EVENT  2018
#define WATCHDOG_A55_TIMEOUT_PIPED_1_EVENT  2019
#define WATCHDOG_A55_TIMEOUT_PIPED_2_EVENT  2020
#define WATCHDOG_A55_TIMEOUT_PIPED_3_EVENT  2021
#define XCORR_ECC_ERROR_IRQ_PIPED_EVENT  2032
#define XCORR_ECC_ERROR_WARNING_PIPED_EVENT  2031
#define GIC_FAULT_INT_EVENT  2015
#define GIC_ERR_INT_EVENT  2014
#define O_DFI_INTERNAL_ERR_INTR_EVENT  2005
#define O_DFI_PHYUPD_ERR_INTR_EVENT  2006
#define O_DFI_ALERT_ERR_INTR_EVENT  2008
#define O_ECC_AP_ERR_INTR_EVENT  2010
#define O_ECC_AP_ERR_INTR_FAULT_EVENT  2009
#define O_ECC_UNCORRECTED_ERR_INTR_EVENT  2012
#define O_ECC_UNCORRECTED_ERR_INTR_FAULT_EVENT  2011
#define O_DWC_DDRPHY_INT_N_EVENT  2007
#define NFAULTIRQ_0_EVENT  2017
#define NFAULTIRQ_1_EVENT  2026
#define NFAULTIRQ_2_EVENT  2027
#define NFAULTIRQ_3_EVENT  2028
#define NFAULTIRQ_4_EVENT  2029
#define NERRIRQ_0_EVENT  2022
#define NERRIRQ_1_EVENT  2023
#define NERRIRQ_2_EVENT  2024
#define NERRIRQ_3_EVENT  2025
#define NERRIRQ_4_EVENT  2016
#define EAST_RFPLL_PLL_LOCKED_SYNC_EVENT  2072
#define WEST_RFPLL_PLL_LOCKED_SYNC_EVENT  2071
#define CLKPLL_PLL_LOCKED_SYNC_EVENT  2070
#define TE_FAULT_GP_INTR_PIPED_EVENT  2078
#define CLK_PLL_CP_OVER_RANGE_EVENT  2067
#define ETHPLL_LOCKED_SYNC_EVENT  2066
#define ARM0_MEMORY_ECC_ERROR_EVENT  2053
#define ARM1_MEMORY_ECC_ERROR_EVENT  2048
#define GPINT_INTERRUPT_SECONDARY_TO_PRIMARY_EVENT  2030
#define NVMB_ERR_FLAG_BOOT_EVENT  2077
#define NVMB_ERR_FLAG_TIMEOUT_EVENT  2076
#define C2C_PINT_OUT_EVENT  2013
#define TX3_NPD_ARM_IRQ_PIPED_8_EVENT  2046
#define TX2_NPD_ARM_IRQ_PIPED_8_EVENT  2045
#define TX1_NPD_ARM_IRQ_PIPED_8_EVENT  2044
#define TX0_NPD_ARM_IRQ_PIPED_8_EVENT  2043
#define O_STREAM_PROC_ERROR_EVENT  2042
#define ORX0_ARM_IRQ_PIPED_8_EVENT  2041
#define TX3_ARM_IRQ_PIPED_8_EVENT  2040
#define TX2_ARM_IRQ_PIPED_8_EVENT  2039
#define TX1_ARM_IRQ_PIPED_8_EVENT  2038
#define TX0_ARM_IRQ_PIPED_8_EVENT  2037
#define RX3_ARM_IRQ_PIPED_8_EVENT  2036
#define RX2_ARM_IRQ_PIPED_8_EVENT  2035
#define RX1_ARM_IRQ_PIPED_8_EVENT  2034
#define RX0_ARM_IRQ_PIPED_8_EVENT  2033
#define ERROR_SPI0_PAGING_EVENT  2075
#define SOURCE_REDUCER_ERROR_INDICATION_0_EVENT  2073
#define EAST_RFPLL_CP_OVER_RANGE_EVENT  2069
#define WEST_RFPLL_CP_OVER_RANGE_EVENT  2068
#define SPI0_ABORT_EVENT  2074
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_0_EVENT  2064
#define SCAN_MUXED_I_TX3_GP_INTERRUPT_1_EVENT  2065
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_0_EVENT  2062
#define SCAN_MUXED_I_TX2_GP_INTERRUPT_1_EVENT  2063
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_0_EVENT  2060
#define SCAN_MUXED_I_TX1_GP_INTERRUPT_1_EVENT  2061
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_0_EVENT  2058
#define SCAN_MUXED_I_TX0_GP_INTERRUPT_1_EVENT  2059
#define SPI_REG_ARM0_FORCE_GP_INTERRUPT_EVENT  2057
#define SPI_REG_ARM0_ERROR_EVENT  2056
#define SPI_REG_ARM0_CALIBRATION_ERROR_EVENT  2055
#define SPI_REG_ARM0_SYSTEM_ERROR_EVENT  2054
#define SPI_REG_ARM1_FORCE_GP_INTERRUPT_EVENT  2052
#define SPI_REG_ARM1_ERROR_EVENT  2051
#define SPI_REG_ARM1_CALIBRATION_ERROR_EVENT  2050
#define SPI_REG_ARM1_SYSTEM_ERROR_EVENT  2049
#define RADIO_SQR_ERROR_EVENT  2093
#define SW_PINT_0_EVENT  2085
#define SW_PINT_1_EVENT  2086
#define SW_PINT_2_EVENT  2087
#define SW_PINT_3_EVENT  2088
#define SW_PINT_4_EVENT  2089
#define SW_PINT_5_EVENT  2090
#define SW_PINT_6_EVENT  2091
#define SW_PINT_7_EVENT  2092
#define SEC_GPINT_DEFAULT_SDEI_EVENT                2100
#define SEC_L4_ECC_WRN_INTR_0_EVENT 2179
#define SEC_L4_ECC_ERR_INTR_0_EVENT 2180
#define SEC_L4_ECC_WRN_INTR_1_EVENT 2181
#define SEC_L4_ECC_ERR_INTR_1_EVENT 2182
#define SEC_L4_ECC_WRN_INTR_2_EVENT 2183
#define SEC_L4_ECC_ERR_INTR_2_EVENT 2184
#define SEC_WATCHDOG_A55_TIMEOUT_PIPED_0_EVENT 2118
#define SEC_WATCHDOG_A55_TIMEOUT_PIPED_1_EVENT 2119
#define SEC_WATCHDOG_A55_TIMEOUT_PIPED_2_EVENT 2120
#define SEC_WATCHDOG_A55_TIMEOUT_PIPED_3_EVENT 2121
#define SEC_XCORR_ECC_ERROR_IRQ_PIPED_EVENT 2132
#define SEC_XCORR_ECC_ERROR_WARNING_PIPED_EVENT 2131
#define SEC_GIC_FAULT_INT_EVENT 2115
#define SEC_GIC_ERR_INT_EVENT 2114
#define SEC_O_DFI_INTERNAL_ERR_INTR_EVENT 2105
#define SEC_O_DFI_PHYUPD_ERR_INTR_EVENT 2106
#define SEC_O_DFI_ALERT_ERR_INTR_EVENT 2108
#define SEC_O_ECC_AP_ERR_INTR_EVENT 2110
#define SEC_O_ECC_AP_ERR_INTR_FAULT_EVENT 2109
#define SEC_O_ECC_UNCORRECTED_ERR_INTR_EVENT 2112
#define SEC_O_ECC_UNCORRECTED_ERR_INTR_FAULT_EVENT 2111
#define SEC_O_DWC_DDRPHY_INT_N_EVENT 2107
#define SEC_NFAULTIRQ_0_EVENT 2117
#define SEC_NFAULTIRQ_1_EVENT 2126
#define SEC_NFAULTIRQ_2_EVENT 2127
#define SEC_NFAULTIRQ_3_EVENT 2128
#define SEC_NFAULTIRQ_4_EVENT 2129
#define SEC_NERRIRQ_0_EVENT 2122
#define SEC_NERRIRQ_1_EVENT 2123
#define SEC_NERRIRQ_2_EVENT 2124
#define SEC_NERRIRQ_3_EVENT 2125
#define SEC_NERRIRQ_4_EVENT 2116
#define SEC_EAST_RFPLL_PLL_LOCKED_SYNC_EVENT 2172
#define SEC_WEST_RFPLL_PLL_LOCKED_SYNC_EVENT 2171
#define SEC_CLKPLL_PLL_LOCKED_SYNC_EVENT 2170
#define SEC_TE_FAULT_GP_INTR_PIPED_EVENT 2178
#define SEC_CLK_PLL_CP_OVER_RANGE_EVENT 2167
#define SEC_ETHPLL_LOCKED_SYNC_EVENT 2166
#define SEC_ARM0_MEMORY_ECC_ERROR_EVENT 2153
#define SEC_ARM1_MEMORY_ECC_ERROR_EVENT 2148
#define SEC_GPINT_INTERRUPT_SECONDARY_TO_PRIMARY_EVENT 2130
#define SEC_NVMB_ERR_FLAG_BOOT_EVENT 2177
#define SEC_NVMB_ERR_FLAG_TIMEOUT_EVENT 2176
#define SEC_C2C_PINT_OUT_EVENT 2113
#define SEC_TX3_NPD_ARM_IRQ_PIPED_8_EVENT 2146
#define SEC_TX2_NPD_ARM_IRQ_PIPED_8_EVENT 2145
#define SEC_TX1_NPD_ARM_IRQ_PIPED_8_EVENT 2144
#define SEC_TX0_NPD_ARM_IRQ_PIPED_8_EVENT 2143
#define SEC_O_STREAM_PROC_ERROR_EVENT 2142
#define SEC_ORX0_ARM_IRQ_PIPED_8_EVENT 2141
#define SEC_TX3_ARM_IRQ_PIPED_8_EVENT 2140
#define SEC_TX2_ARM_IRQ_PIPED_8_EVENT 2139
#define SEC_TX1_ARM_IRQ_PIPED_8_EVENT 2138
#define SEC_TX0_ARM_IRQ_PIPED_8_EVENT 2137
#define SEC_RX3_ARM_IRQ_PIPED_8_EVENT 2136
#define SEC_RX2_ARM_IRQ_PIPED_8_EVENT 2135
#define SEC_RX1_ARM_IRQ_PIPED_8_EVENT 2134
#define SEC_RX0_ARM_IRQ_PIPED_8_EVENT 2133
#define SEC_ERROR_SPI0_PAGING_EVENT 2175
#define SEC_SOURCE_REDUCER_ERROR_INDICATION_0_EVENT 2173
#define SEC_EAST_RFPLL_CP_OVER_RANGE_EVENT 2169
#define SEC_WEST_RFPLL_CP_OVER_RANGE_EVENT 2168
#define SEC_SPI0_ABORT_EVENT 2174
#define SEC_SCAN_MUXED_I_TX3_GP_INTERRUPT_0_EVENT 2164
#define SEC_SCAN_MUXED_I_TX3_GP_INTERRUPT_1_EVENT 2165
#define SEC_SCAN_MUXED_I_TX2_GP_INTERRUPT_0_EVENT 2162
#define SEC_SCAN_MUXED_I_TX2_GP_INTERRUPT_1_EVENT 2163
#define SEC_SCAN_MUXED_I_TX1_GP_INTERRUPT_0_EVENT 2160
#define SEC_SCAN_MUXED_I_TX1_GP_INTERRUPT_1_EVENT 2161
#define SEC_SCAN_MUXED_I_TX0_GP_INTERRUPT_0_EVENT 2158
#define SEC_SCAN_MUXED_I_TX0_GP_INTERRUPT_1_EVENT 2159
#define SEC_SPI_REG_ARM0_FORCE_GP_INTERRUPT_EVENT 2157
#define SEC_SPI_REG_ARM0_ERROR_EVENT 2156
#define SEC_SPI_REG_ARM0_CALIBRATION_ERROR_EVENT 2155
#define SEC_SPI_REG_ARM0_SYSTEM_ERROR_EVENT 2154
#define SEC_SPI_REG_ARM1_FORCE_GP_INTERRUPT_EVENT 2152
#define SEC_SPI_REG_ARM1_ERROR_EVENT 2151
#define SEC_SPI_REG_ARM1_CALIBRATION_ERROR_EVENT 2150
#define SEC_SPI_REG_ARM1_SYSTEM_ERROR_EVENT 2149
#define SEC_RADIO_SQR_ERROR_EVENT 2193
#define SEC_SW_PINT_0_EVENT 2185
#define SEC_SW_PINT_1_EVENT 2186
#define SEC_SW_PINT_2_EVENT 2187
#define SEC_SW_PINT_3_EVENT 2188
#define SEC_SW_PINT_4_EVENT 2189
#define SEC_SW_PINT_5_EVENT 2190
#define SEC_SW_PINT_6_EVENT 2191
#define SEC_SW_PINT_7_EVENT 2192

#endif /* _ADI_SDEI_H */
