[Inputs]
clk
rst
refresh
=data_bus[89:0]=
[Outputs]
=out[9:0]=
[BiDir]
[ATTRIBUTES]
VeriModel operation

