--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Plentziapolis_Main.twx Plentziapolis_Main.ncd -o
Plentziapolis_Main.twr Plentziapolis_Main.pcf -ucf Nexys3_Master.ucf

Design file:              Plentziapolis_Main.ncd
Physical constraint file: Plentziapolis_Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1592 paths analyzed, 162 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.777ns.
--------------------------------------------------------------------------------

Paths for end point kontua_FSM_FFd1 (SLICE_X19Y28.AX), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_0 (FF)
  Destination:          kontua_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_0 to kontua_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.391   kontadore<2>
                                                       kontadore_0
    SLICE_X18Y23.A2      net (fanout=3)        0.608   kontadore<0>
    SLICE_X18Y23.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>1
                                                       GND_5_o_kontadore[31]_equal_40_o<31>2
    SLICE_X18Y28.C1      net (fanout=3)        0.863   GND_5_o_kontadore[31]_equal_40_o<31>1
    SLICE_X18Y28.C       Tilo                  0.204   kontua_FSM_FFd2_1
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7
    SLICE_X18Y31.A4      net (fanout=3)        0.639   GND_5_o_kontadore[31]_equal_40_o
    SLICE_X18Y31.A       Tilo                  0.203   kontua_FSM_FFd1_1
                                                       kontua_FSM_FFd1-In
    SLICE_X19Y28.AX      net (fanout=1)        0.563   kontua_FSM_FFd1-In
    SLICE_X19Y28.CLK     Tdick                 0.063   kontua_FSM_FFd2
                                                       kontua_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.064ns logic, 2.673ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_13 (FF)
  Destination:          kontua_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_13 to kontua_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.CQ      Tcko                  0.391   kontadore<13>
                                                       kontadore_13
    SLICE_X21Y25.A2      net (fanout=3)        0.660   kontadore<13>
    SLICE_X21Y25.A       Tilo                  0.259   GND_5_o_kontadore[31]_equal_40_o<31>
                                                       GND_5_o_kontadore[31]_equal_40_o<31>1
    SLICE_X18Y28.C3      net (fanout=3)        0.750   GND_5_o_kontadore[31]_equal_40_o<31>
    SLICE_X18Y28.C       Tilo                  0.204   kontua_FSM_FFd2_1
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7
    SLICE_X18Y31.A4      net (fanout=3)        0.639   GND_5_o_kontadore[31]_equal_40_o
    SLICE_X18Y31.A       Tilo                  0.203   kontua_FSM_FFd1_1
                                                       kontua_FSM_FFd1-In
    SLICE_X19Y28.AX      net (fanout=1)        0.563   kontua_FSM_FFd1-In
    SLICE_X19Y28.CLK     Tdick                 0.063   kontua_FSM_FFd2
                                                       kontua_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.120ns logic, 2.612ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_18 (FF)
  Destination:          kontua_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_18 to kontua_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.BQ      Tcko                  0.391   kontadore<20>
                                                       kontadore_18
    SLICE_X21Y25.A1      net (fanout=3)        0.608   kontadore<18>
    SLICE_X21Y25.A       Tilo                  0.259   GND_5_o_kontadore[31]_equal_40_o<31>
                                                       GND_5_o_kontadore[31]_equal_40_o<31>1
    SLICE_X18Y28.C3      net (fanout=3)        0.750   GND_5_o_kontadore[31]_equal_40_o<31>
    SLICE_X18Y28.C       Tilo                  0.204   kontua_FSM_FFd2_1
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7
    SLICE_X18Y31.A4      net (fanout=3)        0.639   GND_5_o_kontadore[31]_equal_40_o
    SLICE_X18Y31.A       Tilo                  0.203   kontua_FSM_FFd1_1
                                                       kontua_FSM_FFd1-In
    SLICE_X19Y28.AX      net (fanout=1)        0.563   kontua_FSM_FFd1-In
    SLICE_X19Y28.CLK     Tdick                 0.063   kontua_FSM_FFd2
                                                       kontua_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (1.120ns logic, 2.560ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point kontadore_26 (SLICE_X21Y28.B1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_24 (FF)
  Destination:          kontadore_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.151 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_24 to kontadore_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.DQ      Tcko                  0.391   kontadore<24>
                                                       kontadore_24
    SLICE_X18Y27.A2      net (fanout=3)        0.794   kontadore<24>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.B1      net (fanout=14)       0.878   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_26_rstpot
                                                       kontadore_26
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.175ns logic, 2.479ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_19 (FF)
  Destination:          kontadore_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_19 to kontadore_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.391   kontadore<20>
                                                       kontadore_19
    SLICE_X18Y27.A3      net (fanout=3)        0.695   kontadore<19>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.B1      net (fanout=14)       0.878   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_26_rstpot
                                                       kontadore_26
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.175ns logic, 2.380ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_23 (FF)
  Destination:          kontadore_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.151 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_23 to kontadore_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.CQ      Tcko                  0.391   kontadore<24>
                                                       kontadore_23
    SLICE_X18Y27.A1      net (fanout=3)        0.673   kontadore<23>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.B1      net (fanout=14)       0.878   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_26_rstpot
                                                       kontadore_26
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (1.175ns logic, 2.358ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point kontadore_28 (SLICE_X21Y28.D3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_24 (FF)
  Destination:          kontadore_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.151 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_24 to kontadore_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.DQ      Tcko                  0.391   kontadore<24>
                                                       kontadore_24
    SLICE_X18Y27.A2      net (fanout=3)        0.794   kontadore<24>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.D3      net (fanout=14)       0.774   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_28_rstpot
                                                       kontadore_28
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.175ns logic, 2.375ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_19 (FF)
  Destination:          kontadore_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_19 to kontadore_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.391   kontadore<20>
                                                       kontadore_19
    SLICE_X18Y27.A3      net (fanout=3)        0.695   kontadore<19>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.D3      net (fanout=14)       0.774   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_28_rstpot
                                                       kontadore_28
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.175ns logic, 2.276ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kontadore_23 (FF)
  Destination:          kontadore_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.151 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kontadore_23 to kontadore_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.CQ      Tcko                  0.391   kontadore<24>
                                                       kontadore_23
    SLICE_X18Y27.A1      net (fanout=3)        0.673   kontadore<23>
    SLICE_X18Y27.A       Tilo                  0.203   GND_5_o_kontadore[31]_equal_40_o<31>5
                                                       GND_5_o_kontadore[31]_equal_40_o<31>7_SW0
    SLICE_X19Y25.A2      net (fanout=3)        0.807   N9
    SLICE_X19Y25.A       Tilo                  0.259   kontadore<16>
                                                       _n00821_1
    SLICE_X21Y28.D3      net (fanout=14)       0.774   _n00821
    SLICE_X21Y28.CLK     Tas                   0.322   kontadore<28>
                                                       kontadore_28_rstpot
                                                       kontadore_28
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.175ns logic, 2.254ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kontadore_0 (SLICE_X19Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kontadore_0 (FF)
  Destination:          kontadore_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kontadore_0 to kontadore_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.198   kontadore<2>
                                                       kontadore_0
    SLICE_X19Y23.A6      net (fanout=3)        0.028   kontadore<0>
    SLICE_X19Y23.CLK     Tah         (-Th)    -0.215   kontadore<2>
                                                       kontadore_0_rstpot
                                                       kontadore_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point kontadore_3 (SLICE_X21Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kontadore_3 (FF)
  Destination:          kontadore_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kontadore_3 to kontadore_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.198   kontadore<6>
                                                       kontadore_3
    SLICE_X21Y23.A6      net (fanout=3)        0.028   kontadore<3>
    SLICE_X21Y23.CLK     Tah         (-Th)    -0.215   kontadore<6>
                                                       kontadore_3_rstpot
                                                       kontadore_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point kontadore_7 (SLICE_X21Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kontadore_7 (FF)
  Destination:          kontadore_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kontadore_7 to kontadore_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y24.AQ      Tcko                  0.198   kontadore<10>
                                                       kontadore_7
    SLICE_X21Y24.A6      net (fanout=3)        0.028   kontadore<7>
    SLICE_X21Y24.CLK     Tah         (-Th)    -0.215   kontadore<10>
                                                       kontadore_7_rstpot
                                                       kontadore_7
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: kontua_FSM_FFd2_1/SR
  Logical resource: kontua_FSM_FFd2_1/SR
  Location pin: SLICE_X18Y28.SR
  Clock network: reset_0_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: kontua_FSM_FFd1_1/SR
  Logical resource: kontua_FSM_FFd1_1/SR
  Location pin: SLICE_X18Y31.SR
  Clock network: reset_0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1592 paths, 0 nets, and 268 connections

Design statistics:
   Minimum period:   3.777ns{1}   (Maximum frequency: 264.760MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 19 11:44:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



