// Seed: 2401992356
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2
);
  wire [1 : -1] id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd67,
    parameter id_11 = 32'd35
) (
    output tri1 _id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    output logic id_7,
    inout wand id_8,
    output supply0 id_9,
    input wand id_10,
    input wor _id_11,
    input wire id_12
);
  initial id_7 <= id_12;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5
  );
  assign id_9 = {1 == -1{id_11 == -1'b0}};
  wire [-1 : id_11] id_14 = -1'd0, id_15 = -1;
  xnor primCall (id_7, id_1, id_2, id_12, id_4, id_8, id_6, id_3);
  wire [id_0 : 1] id_16 = id_6;
endmodule
