<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\GOWIN\Project\loongxin3\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\GOWIN\Project\loongxin3\src\1C102.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 23 22:59:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26420</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16861</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>321</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1972</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>391</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M </td>
</tr>
<tr>
<td>TCK</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_s4/F </td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_s0/F </td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/hept1/re_s4/F </td>
</tr>
<tr>
<td>A_cpu/uart1/n60_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_s5/F </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pll/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>TCK</td>
<td>1.000(MHz)</td>
<td>68.516(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>47.435(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>32.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.886(MHz)</td>
<td>26</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK_50M!</h4>
<h4>No timing paths to get frequency of A_cpu/gpio1/n4_8!</h4>
<h4>No timing paths to get frequency of A_cpu/pwm1/n101_3!</h4>
<h4>No timing paths to get frequency of A_cpu/hept1/re!</h4>
<h4>No timing paths to get frequency of A_cpu/uart1/n60_9!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-7175.326</td>
<td>1492</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.492</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_7_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.834</td>
<td>10.809</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.365</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_22_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.766</td>
<td>10.750</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.170</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_1_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.764</td>
<td>10.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.106</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_21_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.766</td>
<td>10.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.097</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_17_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.777</td>
<td>10.471</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.056</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_27_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.762</td>
<td>10.445</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.963</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_25_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.755</td>
<td>10.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-10.843</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_24_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.764</td>
<td>10.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.814</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_15_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.834</td>
<td>10.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.813</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_26_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.764</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.772</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_4_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.764</td>
<td>10.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.760</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_3_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.768</td>
<td>10.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.744</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_8_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.908</td>
<td>9.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.738</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_13_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.775</td>
<td>10.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.723</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_10_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.762</td>
<td>10.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.716</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_6_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.917</td>
<td>9.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-10.706</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_0_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.773</td>
<td>10.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-10.621</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_11_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.766</td>
<td>10.006</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-10.576</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_19_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.766</td>
<td>9.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-10.568</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_20_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.917</td>
<td>9.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-10.500</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_28_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.773</td>
<td>9.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-10.493</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_2_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.815</td>
<td>9.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-10.420</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_16_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.908</td>
<td>9.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.361</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_29_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.908</td>
<td>9.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.345</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_5_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.815</td>
<td>9.681</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.973</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>TCK:[F]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.913</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.093</td>
<td>A_cpu/uart1/tx_fifo_clr_n_s2/I3</td>
<td>A_cpu/uart1/tx_fifo_clr_q_s0/D</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.577</td>
<td>2.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.078</td>
<td>A_cpu/uart1/rx_fifo_clr_n_s2/I3</td>
<td>A_cpu/uart1/rx_fifo_clr_q_s0/D</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.912</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_25_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.577</td>
<td>2.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.886</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_68_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.578</td>
<td>2.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.869</td>
<td>A_cpu/uart1/n608_s0/I2</td>
<td>A_cpu/uart1/trigger_level_q_0_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.586</td>
<td>2.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.869</td>
<td>A_cpu/uart1/n608_s0/I2</td>
<td>A_cpu/uart1/trigger_level_q_1_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.586</td>
<td>2.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.868</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_12_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.591</td>
<td>2.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.868</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_13_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.591</td>
<td>2.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.865</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_8_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.592</td>
<td>2.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.865</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_14_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.592</td>
<td>2.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.794</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_78_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.793</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_24_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.574</td>
<td>2.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.793</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_26_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.574</td>
<td>2.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.793</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_27_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.574</td>
<td>2.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.793</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_28_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.574</td>
<td>2.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.793</td>
<td>A_cpu/uart1/regs_n_31_s3/I3</td>
<td>A_cpu/uart1/regs_q_29_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.574</td>
<td>2.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.775</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_64_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.775</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_65_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.775</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_67_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.775</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_69_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.775</td>
<td>A_cpu/uart1/regs_n_71_s1/I3</td>
<td>A_cpu/uart1/regs_q_70_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.582</td>
<td>2.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.766</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_9_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.595</td>
<td>2.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.766</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_11_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.595</td>
<td>2.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.764</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_10_s0/CE</td>
<td>A_cpu/uart1/n60_9:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.593</td>
<td>2.795</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.676</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_1_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.664</td>
<td>7.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.676</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_16_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.664</td>
<td>7.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.676</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_20_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.664</td>
<td>7.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.676</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_23_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.664</td>
<td>7.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.479</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_9_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.685</td>
<td>7.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.473</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_7_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.679</td>
<td>7.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.463</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_3_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.670</td>
<td>7.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.416</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_2_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.673</td>
<td>7.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.416</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_6_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.673</td>
<td>7.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.416</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_15_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.673</td>
<td>7.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.251</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_4_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.667</td>
<td>7.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.251</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_21_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.667</td>
<td>7.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.251</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_28_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.667</td>
<td>7.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.242</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_5_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.658</td>
<td>7.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.242</td>
<td>A_cpu/A_axi2apb/addr_30_s0/Q</td>
<td>A_cpu/pwm1/rdata_22_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>0.658</td>
<td>7.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.561</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_6_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.998</td>
<td>5.430</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.561</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_20_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.998</td>
<td>5.430</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.434</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_1_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.845</td>
<td>5.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.434</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_4_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.845</td>
<td>5.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.434</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_24_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.845</td>
<td>5.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.240</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_16_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.989</td>
<td>5.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.235</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_13_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.857</td>
<td>5.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.226</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_19_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.847</td>
<td>5.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.226</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_21_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.847</td>
<td>5.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.226</td>
<td>A_cpu/A_axi2apb/addr_18_s0/Q</td>
<td>A_cpu/gpio1/rdata_22_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
<td>1.250</td>
<td>1.847</td>
<td>5.246</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>2</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>3</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>4</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>5</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>6</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>7</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>8</td>
<td>1.785</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_24_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.498</td>
<td>1.269</td>
</tr>
<tr>
<td>9</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>10</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>11</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>12</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>13</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>14</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>15</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>16</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>17</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>18</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>19</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>20</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>21</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>22</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>23</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>24</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>25</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1</td>
</tr>
<tr>
<td>2</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2</td>
</tr>
<tr>
<td>3</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
<tr>
<td>4</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10</td>
</tr>
<tr>
<td>5</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21</td>
</tr>
<tr>
<td>6</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
<tr>
<td>7</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
<tr>
<td>8</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30</td>
</tr>
<tr>
<td>9</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_42</td>
</tr>
<tr>
<td>10</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_43</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.681</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n1071_s2/I2</td>
</tr>
<tr>
<td>108.260</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s2/F</td>
</tr>
<tr>
<td>109.078</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C149[2][A]</td>
<td>A_cpu/gpio1/n615_s11/I3</td>
</tr>
<tr>
<td>109.646</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n615_s11/F</td>
</tr>
<tr>
<td>110.837</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][B]</td>
<td>A_cpu/gpio1/n615_s9/I1</td>
</tr>
<tr>
<td>111.345</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n615_s9/F</td>
</tr>
<tr>
<td>111.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.952</td>
<td>4.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[0][B]</td>
<td>A_cpu/gpio1/rdata_7_s1/G</td>
</tr>
<tr>
<td>99.917</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
<tr>
<td>99.853</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C149[0][B]</td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.834</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 21.198%; route: 8.135, 75.263%; tC2Q: 0.382, 3.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.952, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>110.070</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C152[2][B]</td>
<td>A_cpu/gpio1/n600_s10/I3</td>
</tr>
<tr>
<td>110.577</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C152[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n600_s10/F</td>
</tr>
<tr>
<td>110.997</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td>A_cpu/gpio1/n600_s9/I0</td>
</tr>
<tr>
<td>111.286</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n600_s9/F</td>
</tr>
<tr>
<td>111.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td>99.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.981, 18.430%; route: 8.386, 78.012%; tC2Q: 0.382, 3.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.906</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C153[1][A]</td>
<td>A_cpu/gpio1/n621_s11/I1</td>
</tr>
<tr>
<td>110.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C153[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n621_s11/F</td>
</tr>
<tr>
<td>110.586</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/n621_s9/I1</td>
</tr>
<tr>
<td>111.093</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n621_s9/F</td>
</tr>
<tr>
<td>111.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_1_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td>99.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.200, 20.838%; route: 7.975, 75.539%; tC2Q: 0.382, 3.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.681</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n1071_s2/I2</td>
</tr>
<tr>
<td>108.260</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s2/F</td>
</tr>
<tr>
<td>109.521</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C152[2][A]</td>
<td>A_cpu/gpio1/n601_s10/I3</td>
</tr>
<tr>
<td>110.028</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C152[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n601_s10/F</td>
</tr>
<tr>
<td>110.448</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td>A_cpu/gpio1/n601_s9/I0</td>
</tr>
<tr>
<td>111.027</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n601_s9/F</td>
</tr>
<tr>
<td>111.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td>A_cpu/gpio1/rdata_21_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td>99.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[0][A]</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.302, 21.947%; route: 7.806, 74.407%; tC2Q: 0.382, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.858</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[2][B]</td>
<td>A_cpu/gpio1/n605_s11/I0</td>
</tr>
<tr>
<td>110.426</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C153[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n605_s11/F</td>
</tr>
<tr>
<td>110.428</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/n605_s9/I1</td>
</tr>
<tr>
<td>111.007</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n605_s9/F</td>
</tr>
<tr>
<td>111.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.009</td>
<td>5.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/rdata_17_s1/G</td>
</tr>
<tr>
<td>99.974</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
<tr>
<td>99.910</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.777</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.331, 22.263%; route: 7.758, 74.084%; tC2Q: 0.382, 3.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.009, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.635</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C150[0][B]</td>
<td>A_cpu/gpio1/n595_s10/I0</td>
</tr>
<tr>
<td>110.202</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C150[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n595_s10/F</td>
</tr>
<tr>
<td>110.413</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[2][A]</td>
<td>A_cpu/gpio1/n595_s9/I0</td>
</tr>
<tr>
<td>110.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n595_s9/F</td>
</tr>
<tr>
<td>110.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.024</td>
<td>5.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C148[2][A]</td>
<td>A_cpu/gpio1/rdata_27_s1/G</td>
</tr>
<tr>
<td>99.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
<tr>
<td>99.925</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C148[2][A]</td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 22.212%; route: 7.742, 74.126%; tC2Q: 0.382, 3.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.024, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.637</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C151[0][A]</td>
<td>A_cpu/gpio1/n597_s10/I0</td>
</tr>
<tr>
<td>110.216</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C151[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n597_s10/F</td>
</tr>
<tr>
<td>110.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C151[0][B]</td>
<td>A_cpu/gpio1/n597_s9/I0</td>
</tr>
<tr>
<td>110.896</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C151[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n597_s9/F</td>
</tr>
<tr>
<td>110.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C151[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.031</td>
<td>5.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C151[0][B]</td>
<td>A_cpu/gpio1/rdata_25_s1/G</td>
</tr>
<tr>
<td>99.996</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
<tr>
<td>99.932</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C151[0][B]</td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.755</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.271, 21.923%; route: 7.706, 74.385%; tC2Q: 0.382, 3.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.031, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.863</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[3][B]</td>
<td>A_cpu/gpio1/n598_s10/I0</td>
</tr>
<tr>
<td>110.182</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C152[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n598_s10/F</td>
</tr>
<tr>
<td>110.187</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td>A_cpu/gpio1/n598_s9/I0</td>
</tr>
<tr>
<td>110.766</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n598_s9/F</td>
</tr>
<tr>
<td>110.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td>A_cpu/gpio1/rdata_24_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td>99.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[2][A]</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.082, 20.357%; route: 7.765, 75.904%; tC2Q: 0.382, 3.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.480</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C148[1][A]</td>
<td>A_cpu/gpio1/n976_s5/I3</td>
</tr>
<tr>
<td>107.768</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R51C148[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n976_s5/F</td>
</tr>
<tr>
<td>108.791</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C152[0][B]</td>
<td>A_cpu/gpio1/n607_s12/I3</td>
</tr>
<tr>
<td>109.298</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n607_s12/F</td>
</tr>
<tr>
<td>109.450</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C152[3][B]</td>
<td>A_cpu/gpio1/n607_s10/I3</td>
</tr>
<tr>
<td>109.997</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C152[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n607_s10/F</td>
</tr>
<tr>
<td>110.378</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][A]</td>
<td>A_cpu/gpio1/n607_s9/I2</td>
</tr>
<tr>
<td>110.667</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n607_s9/F</td>
</tr>
<tr>
<td>110.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.952</td>
<td>4.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[0][A]</td>
<td>A_cpu/gpio1/rdata_15_s1/G</td>
</tr>
<tr>
<td>99.917</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_15_s1</td>
</tr>
<tr>
<td>99.853</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C149[0][A]</td>
<td>A_cpu/gpio1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.834</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.270, 22.406%; route: 7.479, 73.819%; tC2Q: 0.382, 3.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.952, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.488</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C150[1][A]</td>
<td>A_cpu/gpio1/n596_s10/I3</td>
</tr>
<tr>
<td>110.056</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C150[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n596_s10/F</td>
</tr>
<tr>
<td>110.228</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C150[0][A]</td>
<td>A_cpu/gpio1/n596_s9/I0</td>
</tr>
<tr>
<td>110.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C150[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n596_s9/F</td>
</tr>
<tr>
<td>110.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C150[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C150[0][A]</td>
<td>A_cpu/gpio1/rdata_26_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
<tr>
<td>99.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C150[0][A]</td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.260, 22.157%; route: 7.558, 74.093%; tC2Q: 0.382, 3.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.863</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[3][A]</td>
<td>A_cpu/gpio1/n618_s12/I3</td>
</tr>
<tr>
<td>110.182</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C152[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s12/F</td>
</tr>
<tr>
<td>110.187</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/n618_s9/I2</td>
</tr>
<tr>
<td>110.695</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s9/F</td>
</tr>
<tr>
<td>110.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td>99.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.011, 19.798%; route: 7.765, 76.437%; tC2Q: 0.382, 3.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.426</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C151[3][B]</td>
<td>A_cpu/gpio1/n619_s11/I3</td>
</tr>
<tr>
<td>110.000</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n619_s11/F</td>
</tr>
<tr>
<td>110.172</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C152[1][A]</td>
<td>A_cpu/gpio1/n619_s9/I1</td>
</tr>
<tr>
<td>110.680</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C152[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n619_s9/F</td>
</tr>
<tr>
<td>110.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C152[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.018</td>
<td>5.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C152[1][A]</td>
<td>A_cpu/gpio1/rdata_3_s1/G</td>
</tr>
<tr>
<td>99.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_3_s1</td>
</tr>
<tr>
<td>99.919</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C152[1][A]</td>
<td>A_cpu/gpio1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.768</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.266, 22.341%; route: 7.495, 73.888%; tC2Q: 0.382, 3.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.018, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[1][B]</td>
<td>A_cpu/gpio1/n614_s15/I3</td>
</tr>
<tr>
<td>108.668</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R48C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s15/F</td>
</tr>
<tr>
<td>109.466</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[3][A]</td>
<td>A_cpu/gpio1/n614_s12/I0</td>
</tr>
<tr>
<td>110.013</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C150[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s12/F</td>
</tr>
<tr>
<td>110.016</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td>A_cpu/gpio1/n614_s9/I2</td>
</tr>
<tr>
<td>110.523</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s9/F</td>
</tr>
<tr>
<td>110.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td>A_cpu/gpio1/rdata_8_s1/G</td>
</tr>
<tr>
<td>99.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
<tr>
<td>99.780</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C150[0][B]</td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.260, 22.628%; route: 7.345, 73.542%; tC2Q: 0.382, 3.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.501</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C153[2][B]</td>
<td>A_cpu/gpio1/n609_s11/I1</td>
</tr>
<tr>
<td>110.068</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C153[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n609_s11/F</td>
</tr>
<tr>
<td>110.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td>A_cpu/gpio1/n609_s9/I1</td>
</tr>
<tr>
<td>110.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n609_s9/F</td>
</tr>
<tr>
<td>110.650</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.011</td>
<td>5.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td>A_cpu/gpio1/rdata_13_s1/G</td>
</tr>
<tr>
<td>99.976</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td>99.912</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C153[1][A]</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.331, 23.050%; route: 7.400, 73.168%; tC2Q: 0.382, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.011, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.265</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C148[3][A]</td>
<td>A_cpu/gpio1/n612_s10/I3</td>
</tr>
<tr>
<td>109.721</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n612_s10/F</td>
</tr>
<tr>
<td>110.081</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[0][A]</td>
<td>A_cpu/gpio1/n612_s9/I0</td>
</tr>
<tr>
<td>110.648</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C148[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n612_s9/F</td>
</tr>
<tr>
<td>110.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.024</td>
<td>5.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C148[0][A]</td>
<td>A_cpu/gpio1/rdata_10_s1/G</td>
</tr>
<tr>
<td>99.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
<tr>
<td>99.925</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C148[0][A]</td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.762</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.209, 21.842%; route: 7.521, 74.376%; tC2Q: 0.382, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.024, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.681</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n1071_s2/I2</td>
</tr>
<tr>
<td>108.260</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s2/F</td>
</tr>
<tr>
<td>109.446</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C153[0][B]</td>
<td>A_cpu/gpio1/n616_s10/I2</td>
</tr>
<tr>
<td>110.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C153[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n616_s10/F</td>
</tr>
<tr>
<td>110.197</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td>A_cpu/gpio1/n616_s9/I0</td>
</tr>
<tr>
<td>110.486</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n616_s9/F</td>
</tr>
<tr>
<td>110.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.869</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td>A_cpu/gpio1/rdata_6_s1/G</td>
</tr>
<tr>
<td>99.834</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
<tr>
<td>99.770</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C153[1][A]</td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.084, 20.942%; route: 7.484, 75.214%; tC2Q: 0.382, 3.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.869, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.483</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C148[3][A]</td>
<td>A_cpu/gpio1/n622_s11/I0</td>
</tr>
<tr>
<td>109.940</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n622_s11/F</td>
</tr>
<tr>
<td>110.112</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/n622_s9/I1</td>
</tr>
<tr>
<td>110.620</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n622_s9/F</td>
</tr>
<tr>
<td>110.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.012</td>
<td>5.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/rdata_0_s1/G</td>
</tr>
<tr>
<td>99.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
<tr>
<td>99.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.773</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.149, 21.309%; route: 7.553, 74.898%; tC2Q: 0.382, 3.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.013, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.413</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C148[3][B]</td>
<td>A_cpu/gpio1/n611_s10/I0</td>
</tr>
<tr>
<td>109.961</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C148[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n611_s10/F</td>
</tr>
<tr>
<td>109.963</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/n611_s9/I0</td>
</tr>
<tr>
<td>110.542</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n611_s9/F</td>
</tr>
<tr>
<td>110.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/rdata_11_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
<tr>
<td>99.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.311, 23.098%; route: 7.312, 73.079%; tC2Q: 0.382, 3.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.681</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n1071_s2/I2</td>
</tr>
<tr>
<td>108.260</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s2/F</td>
</tr>
<tr>
<td>109.250</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C151[1][B]</td>
<td>A_cpu/gpio1/n603_s11/I3</td>
</tr>
<tr>
<td>109.817</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C151[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n603_s11/F</td>
</tr>
<tr>
<td>109.990</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td>A_cpu/gpio1/n603_s9/I1</td>
</tr>
<tr>
<td>110.497</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n603_s9/F</td>
</tr>
<tr>
<td>110.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td>A_cpu/gpio1/rdata_19_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td>99.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[1][A]</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 23.002%; route: 7.287, 73.158%; tC2Q: 0.382, 3.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.480</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C148[2][B]</td>
<td>A_cpu/gpio1/n602_s14/I3</td>
</tr>
<tr>
<td>107.987</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R51C148[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n602_s14/F</td>
</tr>
<tr>
<td>109.210</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[3][B]</td>
<td>A_cpu/gpio1/n602_s12/I1</td>
</tr>
<tr>
<td>109.757</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C153[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n602_s12/F</td>
</tr>
<tr>
<td>109.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td>A_cpu/gpio1/n602_s9/I2</td>
</tr>
<tr>
<td>110.338</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n602_s9/F</td>
</tr>
<tr>
<td>110.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.869</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td>A_cpu/gpio1/rdata_20_s1/G</td>
</tr>
<tr>
<td>99.834</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
<tr>
<td>99.770</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C153[1][B]</td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.271, 23.170%; route: 7.149, 72.928%; tC2Q: 0.382, 3.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.869, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.277</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[3][B]</td>
<td>A_cpu/gpio1/n594_s11/I0</td>
</tr>
<tr>
<td>109.733</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n594_s11/F</td>
</tr>
<tr>
<td>109.906</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/n594_s9/I1</td>
</tr>
<tr>
<td>110.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n594_s9/F</td>
</tr>
<tr>
<td>110.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.012</td>
<td>5.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/rdata_28_s1/G</td>
</tr>
<tr>
<td>99.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_28_s1</td>
</tr>
<tr>
<td>99.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.773</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.149, 21.754%; route: 7.346, 74.374%; tC2Q: 0.382, 3.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.013, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[1][B]</td>
<td>A_cpu/gpio1/n614_s15/I3</td>
</tr>
<tr>
<td>108.668</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R48C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s15/F</td>
</tr>
<tr>
<td>109.106</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C151[2][A]</td>
<td>A_cpu/gpio1/n620_s10/I1</td>
</tr>
<tr>
<td>109.685</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C151[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n620_s10/F</td>
</tr>
<tr>
<td>109.857</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][A]</td>
<td>A_cpu/gpio1/n620_s9/I2</td>
</tr>
<tr>
<td>110.365</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n620_s9/F</td>
</tr>
<tr>
<td>110.365</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.971</td>
<td>4.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C151[0][A]</td>
<td>A_cpu/gpio1/rdata_2_s1/G</td>
</tr>
<tr>
<td>99.936</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
<tr>
<td>99.872</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C151[0][A]</td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 23.312%; route: 7.155, 72.797%; tC2Q: 0.382, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.971, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.063</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C151[3][A]</td>
<td>A_cpu/gpio1/n606_s11/I0</td>
</tr>
<tr>
<td>109.520</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C151[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n606_s11/F</td>
</tr>
<tr>
<td>109.692</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td>A_cpu/gpio1/n606_s9/I1</td>
</tr>
<tr>
<td>110.200</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n606_s9/F</td>
</tr>
<tr>
<td>110.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td>A_cpu/gpio1/rdata_16_s1/G</td>
</tr>
<tr>
<td>99.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td>99.780</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C152[1][A]</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.149, 22.235%; route: 7.133, 73.807%; tC2Q: 0.382, 3.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>108.101</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[3][B]</td>
<td>A_cpu/gpio1/n1039_s4/I2</td>
</tr>
<tr>
<td>108.648</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R48C149[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1039_s4/F</td>
</tr>
<tr>
<td>109.063</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[1][B]</td>
<td>A_cpu/gpio1/n593_s11/I3</td>
</tr>
<tr>
<td>109.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C150[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n593_s11/F</td>
</tr>
<tr>
<td>109.573</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][A]</td>
<td>A_cpu/gpio1/n593_s9/I1</td>
</tr>
<tr>
<td>110.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n593_s9/F</td>
</tr>
<tr>
<td>110.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C150[0][A]</td>
<td>A_cpu/gpio1/rdata_29_s1/G</td>
</tr>
<tr>
<td>99.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
<tr>
<td>99.780</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C150[0][A]</td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.260, 23.529%; route: 6.963, 72.488%; tC2Q: 0.382, 3.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.536</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.918</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>103.287</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I2</td>
</tr>
<tr>
<td>103.606</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R59C142[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>106.552</td>
<td>2.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C146[3][B]</td>
<td>A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/I3</td>
</tr>
<tr>
<td>106.871</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R53C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/uart_interrupt_i/iir_n_2_s3/F</td>
</tr>
<tr>
<td>107.681</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n1071_s2/I2</td>
</tr>
<tr>
<td>108.260</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s2/F</td>
</tr>
<tr>
<td>109.088</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n617_s10/I2</td>
</tr>
<tr>
<td>109.636</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n617_s10/F</td>
</tr>
<tr>
<td>109.638</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][B]</td>
<td>A_cpu/gpio1/n617_s9/I0</td>
</tr>
<tr>
<td>110.217</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n617_s9/F</td>
</tr>
<tr>
<td>110.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.971</td>
<td>4.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C151[0][B]</td>
<td>A_cpu/gpio1/rdata_5_s1/G</td>
</tr>
<tr>
<td>99.936</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
<tr>
<td>99.872</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C151[0][B]</td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.342, 24.196%; route: 6.956, 71.853%; tC2Q: 0.382, 3.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.971, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>504.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>500.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>503.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>504.591</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>504.626</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>504.651</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.913</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/tx_fifo_clr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/tx_fifo_clr_n_s2/I3</td>
</tr>
<tr>
<td>252.544</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C147[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/tx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>252.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C147[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/tx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.577</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[0][B]</td>
<td>A_cpu/uart1/tx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>254.612</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>254.637</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C147[0][B]</td>
<td>A_cpu/uart1/tx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 9.749%; route: 0.000, 0.000%; tC2Q: 2.296, 90.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/rx_fifo_clr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/rx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.316</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/rx_fifo_clr_n_s2/I3</td>
</tr>
<tr>
<td>252.564</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/rx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>252.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/rx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C147[0][A]</td>
<td>A_cpu/uart1/rx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/rx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>254.642</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C147[0][A]</td>
<td>A_cpu/uart1/rx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 9.672%; route: 0.000, 0.000%; tC2Q: 2.316, 90.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.631</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.577</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[3][A]</td>
<td>A_cpu/uart1/regs_q_25_s0/CLK</td>
</tr>
<tr>
<td>254.612</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_25_s0</td>
</tr>
<tr>
<td>254.543</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C147[3][A]</td>
<td>A_cpu/uart1/regs_q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.655%; route: 0.081, 3.079%; tC2Q: 2.296, 87.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.658</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_68_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.578</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][A]</td>
<td>A_cpu/uart1/regs_q_68_s0/CLK</td>
</tr>
<tr>
<td>254.613</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
<tr>
<td>254.544</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C148[0][A]</td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.556%; route: 0.081, 3.047%; tC2Q: 2.323, 87.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/n608_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.324</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/n608_s0/I2</td>
</tr>
<tr>
<td>252.584</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/n608_s0/F</td>
</tr>
<tr>
<td>252.683</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/trigger_level_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.586</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[1][A]</td>
<td>A_cpu/uart1/trigger_level_q_0_s0/CLK</td>
</tr>
<tr>
<td>254.621</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td>254.552</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C150[1][A]</td>
<td>A_cpu/uart1/trigger_level_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 9.691%; route: 0.099, 3.690%; tC2Q: 2.324, 86.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/n608_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/trigger_level_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.324</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/n608_s0/I2</td>
</tr>
<tr>
<td>252.584</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/n608_s0/F</td>
</tr>
<tr>
<td>252.683</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/trigger_level_q_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.586</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[1][B]</td>
<td>A_cpu/uart1/trigger_level_q_1_s0/CLK</td>
</tr>
<tr>
<td>254.621</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/trigger_level_q_1_s0</td>
</tr>
<tr>
<td>254.552</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C150[1][B]</td>
<td>A_cpu/uart1/trigger_level_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 9.691%; route: 0.099, 3.690%; tC2Q: 2.324, 86.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.689</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.591</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[3][A]</td>
<td>A_cpu/uart1/regs_q_12_s0/CLK</td>
</tr>
<tr>
<td>254.626</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
<tr>
<td>254.557</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C148[3][A]</td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.446%; route: 0.102, 3.793%; tC2Q: 2.333, 86.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.689</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.591</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[2][B]</td>
<td>A_cpu/uart1/regs_q_13_s0/CLK</td>
</tr>
<tr>
<td>254.626</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_13_s0</td>
</tr>
<tr>
<td>254.557</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C148[2][B]</td>
<td>A_cpu/uart1/regs_q_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.446%; route: 0.102, 3.793%; tC2Q: 2.333, 86.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.693</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.592</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C149[1][A]</td>
<td>A_cpu/uart1/regs_q_8_s0/CLK</td>
</tr>
<tr>
<td>254.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
<tr>
<td>254.558</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C149[1][A]</td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.432%; route: 0.106, 3.936%; tC2Q: 2.333, 86.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.693</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.592</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C149[0][B]</td>
<td>A_cpu/uart1/regs_q_14_s0/CLK</td>
</tr>
<tr>
<td>254.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
<tr>
<td>254.558</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C149[0][B]</td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.432%; route: 0.106, 3.936%; tC2Q: 2.333, 86.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.754</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_78_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[0][A]</td>
<td>A_cpu/uart1/regs_q_78_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[0][A]</td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.223%; route: 0.177, 6.427%; tC2Q: 2.323, 84.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.748</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.574</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[3][A]</td>
<td>A_cpu/uart1/regs_q_24_s0/CLK</td>
</tr>
<tr>
<td>254.609</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_24_s0</td>
</tr>
<tr>
<td>254.540</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C148[3][A]</td>
<td>A_cpu/uart1/regs_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.244%; route: 0.198, 7.206%; tC2Q: 2.296, 83.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.748</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.574</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[2][A]</td>
<td>A_cpu/uart1/regs_q_26_s0/CLK</td>
</tr>
<tr>
<td>254.609</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_26_s0</td>
</tr>
<tr>
<td>254.540</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C148[2][A]</td>
<td>A_cpu/uart1/regs_q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.244%; route: 0.198, 7.206%; tC2Q: 2.296, 83.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.748</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.574</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[1][B]</td>
<td>A_cpu/uart1/regs_q_27_s0/CLK</td>
</tr>
<tr>
<td>254.609</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_27_s0</td>
</tr>
<tr>
<td>254.540</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C148[1][B]</td>
<td>A_cpu/uart1/regs_q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.244%; route: 0.198, 7.206%; tC2Q: 2.296, 83.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.748</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.574</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[1][A]</td>
<td>A_cpu/uart1/regs_q_28_s0/CLK</td>
</tr>
<tr>
<td>254.609</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_28_s0</td>
</tr>
<tr>
<td>254.540</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C148[1][A]</td>
<td>A_cpu/uart1/regs_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.244%; route: 0.198, 7.206%; tC2Q: 2.296, 83.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s3/I3</td>
</tr>
<tr>
<td>252.550</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C147[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s3/F</td>
</tr>
<tr>
<td>252.748</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.574</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C148[0][A]</td>
<td>A_cpu/uart1/regs_q_29_s0/CLK</td>
</tr>
<tr>
<td>254.609</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_29_s0</td>
</tr>
<tr>
<td>254.540</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C148[0][A]</td>
<td>A_cpu/uart1/regs_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.244%; route: 0.198, 7.206%; tC2Q: 2.296, 83.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.773</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_64_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[2][B]</td>
<td>A_cpu/uart1/regs_q_64_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[2][B]</td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.160%; route: 0.196, 7.068%; tC2Q: 2.323, 83.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.773</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_65_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[3][A]</td>
<td>A_cpu/uart1/regs_q_65_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[3][A]</td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.160%; route: 0.196, 7.068%; tC2Q: 2.323, 83.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.773</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_67_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[2][A]</td>
<td>A_cpu/uart1/regs_q_67_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[2][A]</td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.160%; route: 0.196, 7.068%; tC2Q: 2.323, 83.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.773</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_69_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[1][B]</td>
<td>A_cpu/uart1/regs_q_69_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[1][B]</td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.160%; route: 0.196, 7.068%; tC2Q: 2.323, 83.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s1/I3</td>
</tr>
<tr>
<td>252.577</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s1/F</td>
</tr>
<tr>
<td>252.773</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_70_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.582</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C149[1][A]</td>
<td>A_cpu/uart1/regs_q_70_s0/CLK</td>
</tr>
<tr>
<td>254.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
<tr>
<td>254.548</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C149[1][A]</td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.160%; route: 0.196, 7.068%; tC2Q: 2.323, 83.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.795</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C149[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.595</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C149[1][B]</td>
<td>A_cpu/uart1/regs_q_9_s0/CLK</td>
</tr>
<tr>
<td>254.630</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
<tr>
<td>254.561</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C149[1][B]</td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.088%; route: 0.208, 7.442%; tC2Q: 2.333, 83.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.795</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.595</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C149[0][A]</td>
<td>A_cpu/uart1/regs_q_11_s0/CLK</td>
</tr>
<tr>
<td>254.630</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
<tr>
<td>254.561</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C149[0][A]</td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.088%; route: 0.208, 7.442%; tC2Q: 2.333, 83.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_9</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R53C145[3][A]</td>
<td>A_cpu/uart1/n60_s5/F</td>
</tr>
<tr>
<td>252.333</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.587</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.795</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.593</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C149[0][B]</td>
<td>A_cpu/uart1/regs_q_10_s0/CLK</td>
</tr>
<tr>
<td>254.628</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_10_s0</td>
</tr>
<tr>
<td>254.559</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C149[0][B]</td>
<td>A_cpu/uart1/regs_q_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.088%; route: 0.208, 7.442%; tC2Q: 2.333, 83.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.490</td>
<td>2.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.197</td>
<td>6.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[0][B]</td>
<td>A_cpu/pwm1/rdata_1_s1/G</td>
</tr>
<tr>
<td>101.162</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td>100.814</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C146[0][B]</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 23.350%; route: 5.658, 71.796%; tC2Q: 0.382, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.197, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.490</td>
<td>2.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.197</td>
<td>6.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[1][A]</td>
<td>A_cpu/pwm1/rdata_16_s1/G</td>
</tr>
<tr>
<td>101.162</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td>100.814</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C146[1][A]</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 23.350%; route: 5.658, 71.796%; tC2Q: 0.382, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.197, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.490</td>
<td>2.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.197</td>
<td>6.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[1][B]</td>
<td>A_cpu/pwm1/rdata_20_s1/G</td>
</tr>
<tr>
<td>101.162</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td>100.814</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C146[1][B]</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 23.350%; route: 5.658, 71.796%; tC2Q: 0.382, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.197, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.490</td>
<td>2.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[3][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.197</td>
<td>6.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[3][B]</td>
<td>A_cpu/pwm1/rdata_23_s1/G</td>
</tr>
<tr>
<td>101.162</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
<tr>
<td>100.814</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C146[3][B]</td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 23.350%; route: 5.658, 71.796%; tC2Q: 0.382, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.197, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.272</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.175</td>
<td>6.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>A_cpu/pwm1/rdata_9_s1/G</td>
</tr>
<tr>
<td>101.140</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
<tr>
<td>100.793</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.017%; route: 5.439, 70.990%; tC2Q: 0.382, 4.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.175, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.272</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.181</td>
<td>6.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[0][A]</td>
<td>A_cpu/pwm1/rdata_7_s1/G</td>
</tr>
<tr>
<td>101.146</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td>100.799</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C145[0][A]</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.017%; route: 5.439, 70.990%; tC2Q: 0.382, 4.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.181, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.272</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.191</td>
<td>6.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td>A_cpu/pwm1/rdata_3_s1/G</td>
</tr>
<tr>
<td>101.156</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td>100.808</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C146[0][B]</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.017%; route: 5.439, 70.990%; tC2Q: 0.382, 4.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.191, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.220</td>
<td>2.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.187</td>
<td>6.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[0][B]</td>
<td>A_cpu/pwm1/rdata_2_s1/G</td>
</tr>
<tr>
<td>101.152</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td>100.805</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[0][B]</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.179%; route: 5.387, 70.795%; tC2Q: 0.382, 5.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.187, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.220</td>
<td>2.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.187</td>
<td>6.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[0][A]</td>
<td>A_cpu/pwm1/rdata_6_s1/G</td>
</tr>
<tr>
<td>101.152</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td>100.805</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[0][A]</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.179%; route: 5.387, 70.795%; tC2Q: 0.382, 5.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.187, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.220</td>
<td>2.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.187</td>
<td>6.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[2][B]</td>
<td>A_cpu/pwm1/rdata_15_s1/G</td>
</tr>
<tr>
<td>101.152</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td>100.805</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[2][B]</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.179%; route: 5.387, 70.795%; tC2Q: 0.382, 5.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.187, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.062</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.193</td>
<td>6.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[0][B]</td>
<td>A_cpu/pwm1/rdata_4_s1/G</td>
</tr>
<tr>
<td>101.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td>100.811</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C145[0][B]</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.694%; route: 5.229, 70.173%; tC2Q: 0.382, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.193, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.062</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.193</td>
<td>6.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1/G</td>
</tr>
<tr>
<td>101.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td>100.811</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C145[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.694%; route: 5.229, 70.173%; tC2Q: 0.382, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.193, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.062</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.193</td>
<td>6.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C145[1][B]</td>
<td>A_cpu/pwm1/rdata_28_s1/G</td>
</tr>
<tr>
<td>101.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
<tr>
<td>100.811</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C145[1][B]</td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.694%; route: 5.229, 70.173%; tC2Q: 0.382, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.193, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.062</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.202</td>
<td>6.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[0][A]</td>
<td>A_cpu/pwm1/rdata_5_s1/G</td>
</tr>
<tr>
<td>101.167</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td>100.820</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C146[0][A]</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.694%; route: 5.229, 70.173%; tC2Q: 0.382, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.610</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td>A_cpu/A_axi2apb/addr_30_s0/CLK</td>
</tr>
<tr>
<td>100.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_30_s0/Q</td>
</tr>
<tr>
<td>101.747</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/I0</td>
</tr>
<tr>
<td>102.320</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s2/F</td>
</tr>
<tr>
<td>102.749</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>A_cpu/A_axi2apb/n882_s3/I2</td>
</tr>
<tr>
<td>103.328</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_axi2apb/n882_s3/F</td>
</tr>
<tr>
<td>103.543</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/I2</td>
</tr>
<tr>
<td>103.802</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R53C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s0/F</td>
</tr>
<tr>
<td>105.543</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C140[0][B]</td>
<td>A_cpu/pwm1/n654_s0/I2</td>
</tr>
<tr>
<td>105.972</td>
<td>0.429</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R49C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s0/F</td>
</tr>
<tr>
<td>108.062</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>101.202</td>
<td>6.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[1][A]</td>
<td>A_cpu/pwm1/rdata_22_s1/G</td>
</tr>
<tr>
<td>101.167</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td>100.820</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C146[1][A]</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.840, 24.694%; route: 5.229, 70.173%; tC2Q: 0.382, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>106.047</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.869</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][A]</td>
<td>A_cpu/gpio1/rdata_6_s1/G</td>
</tr>
<tr>
<td>99.834</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
<tr>
<td>99.487</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C153[1][A]</td>
<td>A_cpu/gpio1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.998</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 26.773%; route: 3.594, 66.183%; tC2Q: 0.382, 7.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.869, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>106.047</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.869</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[1][B]</td>
<td>A_cpu/gpio1/rdata_20_s1/G</td>
</tr>
<tr>
<td>99.834</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
<tr>
<td>99.487</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C153[1][B]</td>
<td>A_cpu/gpio1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.998</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 26.773%; route: 3.594, 66.183%; tC2Q: 0.382, 7.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.869, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>106.073</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_1_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td>99.639</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 26.644%; route: 3.620, 66.346%; tC2Q: 0.382, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>106.073</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td>99.639</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 26.644%; route: 3.620, 66.346%; tC2Q: 0.382, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>106.073</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.022</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[2][A]</td>
<td>A_cpu/gpio1/rdata_24_s1/G</td>
</tr>
<tr>
<td>99.987</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td>99.639</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[2][A]</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 26.644%; route: 3.620, 66.346%; tC2Q: 0.382, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.022, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>105.736</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>99.878</td>
<td>4.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C152[1][A]</td>
<td>A_cpu/gpio1/rdata_16_s1/G</td>
</tr>
<tr>
<td>99.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td>99.496</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C152[1][A]</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 28.400%; route: 3.282, 64.127%; tC2Q: 0.382, 7.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.878, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>105.863</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.011</td>
<td>5.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C153[1][A]</td>
<td>A_cpu/gpio1/rdata_13_s1/G</td>
</tr>
<tr>
<td>99.976</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td>99.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C153[1][A]</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.857</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 27.710%; route: 3.410, 64.999%; tC2Q: 0.382, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.011, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>105.863</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[1][A]</td>
<td>A_cpu/gpio1/rdata_19_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td>99.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[1][A]</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.847</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 27.710%; route: 3.410, 64.999%; tC2Q: 0.382, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>105.863</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][A]</td>
<td>A_cpu/gpio1/rdata_21_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td>99.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[0][A]</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.847</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 27.710%; route: 3.410, 64.999%; tC2Q: 0.382, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.925</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.617</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C146[0][A]</td>
<td>A_cpu/A_axi2apb/addr_18_s0/CLK</td>
</tr>
<tr>
<td>101.000</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R58C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_18_s0/Q</td>
</tr>
<tr>
<td>102.326</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/I0</td>
</tr>
<tr>
<td>102.893</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s4/F</td>
</tr>
<tr>
<td>102.898</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[1][A]</td>
<td>A_cpu/gpio1/n4_s1/I2</td>
</tr>
<tr>
<td>103.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R53C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>104.695</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][A]</td>
<td>A_cpu/gpio1/n570_s0/I2</td>
</tr>
<tr>
<td>105.013</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R49C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n570_s0/F</td>
</tr>
<tr>
<td>105.863</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_8</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[3][B]</td>
<td>A_cpu/gpio1/n4_s4/F</td>
</tr>
<tr>
<td>100.020</td>
<td>5.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1/G</td>
</tr>
<tr>
<td>99.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td>99.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.847</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.454, 27.710%; route: 3.410, 64.999%; tC2Q: 0.382, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.020, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>130.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>129.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>128.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>129.596</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[2][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>129.740</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R56C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>130.526</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][B]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>130.674</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R54C140[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>130.865</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C138[3][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R56C142[1][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>129.098</td>
<td>4.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C138[3][B]</td>
<td>A_cpu/hept1/rdata_24_s1/G</td>
</tr>
<tr>
<td>129.133</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
<tr>
<td>129.080</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C138[3][B]</td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 11.663%; route: 0.977, 76.990%; tC2Q: 0.144, 11.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.098, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_42</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_42/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_42/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_43</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.887</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_43/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.800</td>
<td>3.175</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.487</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_43/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4182</td>
<td>clk_ext32m</td>
<td>-11.492</td>
<td>3.756</td>
</tr>
<tr>
<td>704</td>
<td>reset_Z</td>
<td>19.936</td>
<td>8.744</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>13.902</td>
<td>4.942</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>-8.932</td>
<td>4.105</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>-8.914</td>
<td>9.291</td>
</tr>
<tr>
<td>351</td>
<td>LJTAG_TCK_1</td>
<td>29.675</td>
<td>5.420</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>-8.916</td>
<td>8.773</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>494.068</td>
<td>6.740</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>-8.903</td>
<td>9.619</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>9.788</td>
<td>6.528</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R59C88</td>
<td>81.94%</td>
</tr>
<tr>
<td>R60C80</td>
<td>81.94%</td>
</tr>
<tr>
<td>R35C100</td>
<td>80.56%</td>
</tr>
<tr>
<td>R40C88</td>
<td>80.56%</td>
</tr>
<tr>
<td>R60C82</td>
<td>80.56%</td>
</tr>
<tr>
<td>R36C89</td>
<td>80.56%</td>
</tr>
<tr>
<td>R63C87</td>
<td>80.56%</td>
</tr>
<tr>
<td>R62C81</td>
<td>79.17%</td>
</tr>
<tr>
<td>R61C81</td>
<td>79.17%</td>
</tr>
<tr>
<td>R61C87</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_50M -period 20 -waveform {0 10} [get_ports {CLK50M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name TCK -period 1000 -waveform {0 500} [get_ports {LJTAG_TCK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
