

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.778 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_3_VITIS_LOOP_38_4  |        ?|        ?|        45|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    681|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    2520|   1815|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    312|    -|
|Register         |        -|    -|    1107|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    3627|   3064|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |mul_31ns_33ns_63_3_1_U20  |mul_31ns_33ns_63_3_1  |        0|   4|   170|    51|    0|
    |mul_31ns_33ns_63_3_1_U21  |mul_31ns_33ns_63_3_1  |        0|   4|   170|    51|    0|
    |sparsemux_7_2_8_1_1_U23   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U24   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U25   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U26   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U27   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U28   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |urem_31ns_3ns_2_35_1_U22  |urem_31ns_3ns_2_35_1  |        0|   0|  2180|  1659|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   8|  2520|  1815|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_658_p2     |         +|   0|  0|  38|          31|           2|
    |add_ln37_2_fu_664_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln37_fu_581_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln43_1_fu_635_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln43_2_fu_1015_p2    |         +|   0|  0|  10|          10|          10|
    |add_ln43_3_fu_788_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_4_fu_803_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_5_fu_818_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_6_fu_833_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_7_fu_848_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_8_fu_863_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln43_fu_619_p2       |         +|   0|  0|  20|          15|           2|
    |add_ln48_fu_702_p2       |         +|   0|  0|  23|          16|          16|
    |empty_fu_696_p2          |         +|   0|  0|  38|          31|           2|
    |sum_4_fu_1036_p2         |         +|   0|  0|  11|          11|          11|
    |sub_ln43_1_fu_1021_p2    |         -|   0|  0|  10|          10|          10|
    |sub_ln43_fu_1000_p2      |         -|   0|  0|  14|           9|           9|
    |sum_2_fu_1042_p2         |         -|   0|  0|  11|          11|          11|
    |ap_condition_1491        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1494        |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_576_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln38_fu_594_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln47_fu_1082_p2     |      icmp|   0|  0|  10|           2|           1|
    |grp_fu_492_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_499_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_506_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_513_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_520_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_527_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln37_1_fu_670_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln37_2_fu_677_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln37_fu_599_p3    |    select|   0|  0|  17|           1|          17|
    |select_ln48_fu_1087_p3   |    select|   0|  0|   8|           1|           2|
    |sum_3_fu_1060_p3         |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 681|         452|         391|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_x                      |   9|          2|   17|         34|
    |image_1_address0_local                  |  20|          4|   14|         56|
    |image_1_address1_local                  |  20|          4|   14|         56|
    |image_2_address0_local                  |  20|          4|   14|         56|
    |image_2_address1_local                  |  20|          4|   14|         56|
    |image_3_address0_local                  |  20|          4|   14|         56|
    |image_3_address1_local                  |  20|          4|   14|         56|
    |image_4_address0_local                  |  20|          4|   14|         56|
    |image_4_address1_local                  |  20|          4|   14|         56|
    |image_5_address0_local                  |  20|          4|   14|         56|
    |image_5_address1_local                  |  20|          4|   14|         56|
    |image_r_address0_local                  |  20|          4|   14|         56|
    |image_r_address1_local                  |  20|          4|   14|         56|
    |indvar_flatten12_fu_106                 |   9|          2|   64|        128|
    |x_1_fu_98                               |   9|          2|   17|         34|
    |y_fu_102                                |   9|          2|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 312|         64|  364|       1064|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln37_reg_1133                  |  64|   0|   64|          0|
    |add_ln43_1_reg_1166                |  17|   0|   17|          0|
    |add_ln48_reg_1194                  |  16|   0|   16|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_reg_1189                     |  31|   0|   31|          0|
    |icmp_ln37_reg_1129                 |   1|   0|    1|          0|
    |icmp_ln38_reg_1138                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_106            |  64|   0|   64|          0|
    |lshr_ln1_reg_1159                  |  14|   0|   14|          0|
    |lshr_ln43_1_reg_1171               |  14|   0|   14|          0|
    |reg_534                            |   8|   0|    8|          0|
    |reg_538                            |   8|   0|    8|          0|
    |reg_542                            |   8|   0|    8|          0|
    |reg_546                            |   8|   0|    8|          0|
    |reg_550                            |   8|   0|    8|          0|
    |reg_554                            |   8|   0|    8|          0|
    |select_ln37_1_reg_1178             |  31|   0|   31|          0|
    |select_ln37_2_reg_1183             |  31|   0|   31|          0|
    |select_ln48_reg_1459               |   8|   0|    8|          0|
    |sub_ln43_1_reg_1444                |  10|   0|   10|          0|
    |sub_ln43_reg_1439                  |   9|   0|    9|          0|
    |tmp_11_cast_reg_1219               |   7|   0|    7|          0|
    |tmp_13_cast_reg_1224               |   7|   0|    7|          0|
    |tmp_1_reg_1424                     |   8|   0|    8|          0|
    |tmp_2_reg_1429                     |   8|   0|    8|          0|
    |tmp_2_reg_1429_pp0_iter42_reg      |   8|   0|    8|          0|
    |tmp_3_reg_1449                     |   2|   0|    2|          0|
    |tmp_4_reg_1434                     |   8|   0|    8|          0|
    |tmp_4_reg_1434_pp0_iter42_reg      |   8|   0|    8|          0|
    |tmp_9_cast_reg_1214                |   7|   0|    7|          0|
    |tmp_s_reg_1419                     |   8|   0|    8|          0|
    |trunc_ln37_reg_1229                |   2|   0|    2|          0|
    |trunc_ln38_reg_1149                |   1|   0|    1|          0|
    |trunc_ln48_1_reg_1144              |  16|   0|   16|          0|
    |trunc_ln48_2_reg_1454              |   8|   0|    8|          0|
    |x_1_fu_98                          |  17|   0|   17|          0|
    |y_fu_102                           |  31|   0|   31|          0|
    |add_ln48_reg_1194                  |  64|  32|   16|          0|
    |lshr_ln1_reg_1159                  |  64|  32|   14|          0|
    |lshr_ln43_1_reg_1171               |  64|  32|   14|          0|
    |tmp_11_cast_reg_1219               |  64|  32|    7|          0|
    |tmp_13_cast_reg_1224               |  64|  32|    7|          0|
    |tmp_9_cast_reg_1214                |  64|  32|    7|          0|
    |trunc_ln37_reg_1229                |  64|  32|    2|          0|
    |trunc_ln38_reg_1149                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1107| 256|  663|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|grp_fu_873_p_din0     |  out|   31|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|grp_fu_873_p_din1     |  out|   33|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|grp_fu_873_p_dout0    |   in|   63|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|grp_fu_873_p_ce       |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4|  return value|
|sub17                 |   in|   32|     ap_none|                                                    sub17|        scalar|
|mul_ln21              |   in|   64|     ap_none|                                                 mul_ln21|        scalar|
|conv_result_address0  |  out|   16|   ap_memory|                                              conv_result|         array|
|conv_result_ce0       |  out|    1|   ap_memory|                                              conv_result|         array|
|conv_result_we0       |  out|    1|   ap_memory|                                              conv_result|         array|
|conv_result_d0        |  out|    8|   ap_memory|                                              conv_result|         array|
|image_r_address0      |  out|   14|   ap_memory|                                                  image_r|         array|
|image_r_ce0           |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_q0            |   in|    8|   ap_memory|                                                  image_r|         array|
|image_r_address1      |  out|   14|   ap_memory|                                                  image_r|         array|
|image_r_ce1           |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_q1            |   in|    8|   ap_memory|                                                  image_r|         array|
|image_1_address0      |  out|   14|   ap_memory|                                                  image_1|         array|
|image_1_ce0           |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_q0            |   in|    8|   ap_memory|                                                  image_1|         array|
|image_1_address1      |  out|   14|   ap_memory|                                                  image_1|         array|
|image_1_ce1           |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_q1            |   in|    8|   ap_memory|                                                  image_1|         array|
|image_2_address0      |  out|   14|   ap_memory|                                                  image_2|         array|
|image_2_ce0           |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_q0            |   in|    8|   ap_memory|                                                  image_2|         array|
|image_2_address1      |  out|   14|   ap_memory|                                                  image_2|         array|
|image_2_ce1           |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_q1            |   in|    8|   ap_memory|                                                  image_2|         array|
|image_3_address0      |  out|   14|   ap_memory|                                                  image_3|         array|
|image_3_ce0           |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_q0            |   in|    8|   ap_memory|                                                  image_3|         array|
|image_3_address1      |  out|   14|   ap_memory|                                                  image_3|         array|
|image_3_ce1           |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_q1            |   in|    8|   ap_memory|                                                  image_3|         array|
|image_4_address0      |  out|   14|   ap_memory|                                                  image_4|         array|
|image_4_ce0           |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_q0            |   in|    8|   ap_memory|                                                  image_4|         array|
|image_4_address1      |  out|   14|   ap_memory|                                                  image_4|         array|
|image_4_ce1           |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_q1            |   in|    8|   ap_memory|                                                  image_4|         array|
|image_5_address0      |  out|   14|   ap_memory|                                                  image_5|         array|
|image_5_ce0           |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_q0            |   in|    8|   ap_memory|                                                  image_5|         array|
|image_5_address1      |  out|   14|   ap_memory|                                                  image_5|         array|
|image_5_ce1           |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_q1            |   in|    8|   ap_memory|                                                  image_5|         array|
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

