#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 17 22:07:08 2019
# Process ID: 15204
# Current directory: C:/Users/q1109/Documents/VivadoProject/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9784 C:\Users\q1109\Documents\VivadoProject\MIPS32\MIPS32.xpr
# Log file: C:/Users/q1109/Documents/VivadoProject/MIPS32/vivado.log
# Journal file: C:/Users/q1109/Documents/VivadoProject/MIPS32\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.xprScanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.oopen_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 777.289 ; gain = 128.598
update_compile_order -fileset sources_1
close [ open C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v w ]
add_files C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v
update_compile_order -fileset sources_1
set_property top EX [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-1532] use of undefined macro DataBus [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:27]
ERROR: [VRFC 10-1532] use of undefined macro RegBus [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:30]
ERROR: [VRFC 10-1532] use of undefined macro Ori [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:41]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:41]
ERROR: [VRFC 10-1532] use of undefined macro NonData [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:48]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:48]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:47]
ERROR: [VRFC 10-1532] use of undefined macro Logic [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:56]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:56]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:63]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:62]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:46]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:61]
ERROR: [VRFC 10-2787] module EX ignored due to previous errors [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 17 22:47:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 17 22:49:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 848.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 856.289 ; gain = 8.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 865.340 ; gain = 3.980
set_property top Instr_Decode [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 891.770 ; gain = 25.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 895.297 ; gain = 1.723
step
step
step
step
step
step
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 55
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 35
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 64
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 55
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 37
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 38
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 45
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 57
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 64
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 67
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 68
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 69
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 70
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 73
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 74
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 76
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 55
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 52
step
Stopped at time : 5 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 50
step
Stopped at time : 100 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 60
step
Stopped at time : 100 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 61
step
Stopped at time : 100 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 100 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" Line 39
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 45
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 57
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 64
step
Stopped at time : 105 ns : File "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" Line 55
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 901.156 ; gain = 3.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.188 ; gain = 0.000
close [ open C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v w ]
add_files C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Instr_Decode [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 17 23:35:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 17 23:36:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 17 23:39:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50tcpg236-3
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a50tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.820 ; gain = 442.152
launch_runs impl_1 -jobs 4
WARNING: [Constraints 18-5210] No constraint will be written out.
[Wed Apr 17 23:40:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Constraints 18-5210] No constraint will be written out.
[Wed Apr 17 23:42:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 17 23:47:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteReg [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 55.508 ; gain = 1.012
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 23:54:48 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1816.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1816.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteReg [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1816.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteReg [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1816.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 23:58:22 2019...
