{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758516343600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758516343601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 21 22:45:43 2025 " "Processing started: Sun Sep 21 22:45:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758516343601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516343601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516343601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758516343840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758516343841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2StopWatch-behavioral " "Found design unit 1: lab2StopWatch-behavioral" {  } { { "LAB2_TOP.vhd" "" { Text "C:/Users/ddane/OneDrive/Desktop/Current Classes/ECE5730/ECE-5730/lab2/LAB2_TOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758516348997 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2StopWatch " "Found entity 1: lab2StopWatch" {  } { { "LAB2_TOP.vhd" "" { Text "C:/Users/ddane/OneDrive/Desktop/Current Classes/ECE5730/ECE-5730/lab2/LAB2_TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758516348997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516348997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab2_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516348998 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "SIZE LAB2_TOP.vhd(92) " "VHDL error at LAB2_TOP.vhd(92): formal port or parameter \"SIZE\" must have actual or default value" {  } { { "LAB2_TOP.vhd" "" { Text "C:/Users/ddane/OneDrive/Desktop/Current Classes/ECE5730/ECE-5730/lab2/LAB2_TOP.vhd" 92 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1758516348998 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SIZE numeric_std_vhdl1993.vhd(712) " "HDL error at numeric_std_vhdl1993.vhd(712): see declaration for object \"SIZE\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_standard/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 712 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758516348998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758516349083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 21 22:45:49 2025 " "Processing ended: Sun Sep 21 22:45:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758516349083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758516349083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758516349083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516349083 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758516349719 ""}
