{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 12:37:36 2016 " "Info: Processing started: Sat Dec 03 12:37:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|reg96_ld " "Warning: Node \"controller:inst2\|reg96_ld\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[7\] " "Warning: Node \"demux1to12:inst\|Data_out11\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[7\] " "Warning: Node \"demux1to12:inst\|Data_out10\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[7\] " "Warning: Node \"demux1to12:inst\|Data_out1\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[7\] " "Warning: Node \"demux1to12:inst\|Data_out2\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[7\] " "Warning: Node \"demux1to12:inst\|Data_out6\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[7\] " "Warning: Node \"demux1to12:inst\|Data_out7\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[6\] " "Warning: Node \"demux1to12:inst\|Data_out10\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[6\] " "Warning: Node \"demux1to12:inst\|Data_out11\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[6\] " "Warning: Node \"demux1to12:inst\|Data_out1\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[6\] " "Warning: Node \"demux1to12:inst\|Data_out2\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[6\] " "Warning: Node \"demux1to12:inst\|Data_out6\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[6\] " "Warning: Node \"demux1to12:inst\|Data_out7\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S0_394 " "Warning: Node \"controller:inst2\|nstate.S0_394\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S14_282 " "Warning: Node \"controller:inst2\|nstate.S14_282\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S13_290 " "Warning: Node \"controller:inst2\|nstate.S13_290\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S12_298 " "Warning: Node \"controller:inst2\|nstate.S12_298\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S10_314 " "Warning: Node \"controller:inst2\|nstate.S10_314\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S11_306 " "Warning: Node \"controller:inst2\|nstate.S11_306\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S7_338 " "Warning: Node \"controller:inst2\|nstate.S7_338\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S6_346 " "Warning: Node \"controller:inst2\|nstate.S6_346\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S9_322 " "Warning: Node \"controller:inst2\|nstate.S9_322\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S2_378 " "Warning: Node \"controller:inst2\|nstate.S2_378\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S5_354 " "Warning: Node \"controller:inst2\|nstate.S5_354\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S3_370 " "Warning: Node \"controller:inst2\|nstate.S3_370\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S1_386 " "Warning: Node \"controller:inst2\|nstate.S1_386\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S8_330 " "Warning: Node \"controller:inst2\|nstate.S8_330\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[5\] " "Warning: Node \"demux1to12:inst\|Data_out11\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[5\] " "Warning: Node \"demux1to12:inst\|Data_out10\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[5\] " "Warning: Node \"demux1to12:inst\|Data_out1\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[5\] " "Warning: Node \"demux1to12:inst\|Data_out2\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[5\] " "Warning: Node \"demux1to12:inst\|Data_out6\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[5\] " "Warning: Node \"demux1to12:inst\|Data_out7\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[4\] " "Warning: Node \"demux1to12:inst\|Data_out10\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[4\] " "Warning: Node \"demux1to12:inst\|Data_out11\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[4\] " "Warning: Node \"demux1to12:inst\|Data_out1\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[4\] " "Warning: Node \"demux1to12:inst\|Data_out2\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[4\] " "Warning: Node \"demux1to12:inst\|Data_out6\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[4\] " "Warning: Node \"demux1to12:inst\|Data_out7\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[3\] " "Warning: Node \"demux1to12:inst\|Data_out11\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[3\] " "Warning: Node \"demux1to12:inst\|Data_out10\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[3\] " "Warning: Node \"demux1to12:inst\|Data_out1\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[3\] " "Warning: Node \"demux1to12:inst\|Data_out2\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[3\] " "Warning: Node \"demux1to12:inst\|Data_out6\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[3\] " "Warning: Node \"demux1to12:inst\|Data_out7\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[2\] " "Warning: Node \"demux1to12:inst\|Data_out10\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[2\] " "Warning: Node \"demux1to12:inst\|Data_out11\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[2\] " "Warning: Node \"demux1to12:inst\|Data_out1\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[2\] " "Warning: Node \"demux1to12:inst\|Data_out2\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[2\] " "Warning: Node \"demux1to12:inst\|Data_out6\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[2\] " "Warning: Node \"demux1to12:inst\|Data_out7\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[1\] " "Warning: Node \"demux1to12:inst\|Data_out6\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[1\] " "Warning: Node \"demux1to12:inst\|Data_out7\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[1\] " "Warning: Node \"demux1to12:inst\|Data_out11\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[1\] " "Warning: Node \"demux1to12:inst\|Data_out10\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[1\] " "Warning: Node \"demux1to12:inst\|Data_out1\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[1\] " "Warning: Node \"demux1to12:inst\|Data_out2\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[0\] " "Warning: Node \"demux1to12:inst\|Data_out6\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[0\] " "Warning: Node \"demux1to12:inst\|Data_out7\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[0\] " "Warning: Node \"demux1to12:inst\|Data_out10\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[0\] " "Warning: Node \"demux1to12:inst\|Data_out11\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[0\] " "Warning: Node \"demux1to12:inst\|Data_out1\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[0\] " "Warning: Node \"demux1to12:inst\|Data_out2\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S4_362 " "Warning: Node \"controller:inst2\|nstate.S4_362\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[7\] " "Warning: Node \"demux1to12:inst\|Data_out9\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[7\] " "Warning: Node \"demux1to12:inst\|Data_out12\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[7\] " "Warning: Node \"demux1to12:inst\|Data_out3\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[7\] " "Warning: Node \"demux1to12:inst\|Data_out4\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[7\] " "Warning: Node \"demux1to12:inst\|Data_out5\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[7\] " "Warning: Node \"demux1to12:inst\|Data_out8\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[6\] " "Warning: Node \"demux1to12:inst\|Data_out9\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[6\] " "Warning: Node \"demux1to12:inst\|Data_out12\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[6\] " "Warning: Node \"demux1to12:inst\|Data_out3\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[6\] " "Warning: Node \"demux1to12:inst\|Data_out4\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[6\] " "Warning: Node \"demux1to12:inst\|Data_out5\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[6\] " "Warning: Node \"demux1to12:inst\|Data_out8\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[5\] " "Warning: Node \"demux1to12:inst\|Data_out12\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[4\] " "Warning: Node \"demux1to12:inst\|Data_out12\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[3\] " "Warning: Node \"demux1to12:inst\|Data_out12\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[2\] " "Warning: Node \"demux1to12:inst\|Data_out12\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[1\] " "Warning: Node \"demux1to12:inst\|Data_out12\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[0\] " "Warning: Node \"demux1to12:inst\|Data_out12\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[5\] " "Warning: Node \"demux1to12:inst\|Data_out3\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[4\] " "Warning: Node \"demux1to12:inst\|Data_out3\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[3\] " "Warning: Node \"demux1to12:inst\|Data_out3\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[2\] " "Warning: Node \"demux1to12:inst\|Data_out3\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[1\] " "Warning: Node \"demux1to12:inst\|Data_out3\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[0\] " "Warning: Node \"demux1to12:inst\|Data_out3\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[5\] " "Warning: Node \"demux1to12:inst\|Data_out9\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[5\] " "Warning: Node \"demux1to12:inst\|Data_out4\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[5\] " "Warning: Node \"demux1to12:inst\|Data_out5\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[5\] " "Warning: Node \"demux1to12:inst\|Data_out8\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[4\] " "Warning: Node \"demux1to12:inst\|Data_out9\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[4\] " "Warning: Node \"demux1to12:inst\|Data_out4\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[4\] " "Warning: Node \"demux1to12:inst\|Data_out5\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[4\] " "Warning: Node \"demux1to12:inst\|Data_out8\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[3\] " "Warning: Node \"demux1to12:inst\|Data_out9\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[3\] " "Warning: Node \"demux1to12:inst\|Data_out4\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[3\] " "Warning: Node \"demux1to12:inst\|Data_out5\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[3\] " "Warning: Node \"demux1to12:inst\|Data_out8\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[2\] " "Warning: Node \"demux1to12:inst\|Data_out9\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[2\] " "Warning: Node \"demux1to12:inst\|Data_out4\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[2\] " "Warning: Node \"demux1to12:inst\|Data_out5\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[2\] " "Warning: Node \"demux1to12:inst\|Data_out8\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[1\] " "Warning: Node \"demux1to12:inst\|Data_out5\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[1\] " "Warning: Node \"demux1to12:inst\|Data_out8\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[1\] " "Warning: Node \"demux1to12:inst\|Data_out9\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[1\] " "Warning: Node \"demux1to12:inst\|Data_out4\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[0\] " "Warning: Node \"demux1to12:inst\|Data_out5\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[0\] " "Warning: Node \"demux1to12:inst\|Data_out8\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[0\] " "Warning: Node \"demux1to12:inst\|Data_out9\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[0\] " "Warning: Node \"demux1to12:inst\|Data_out4\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cf_load " "Info: Assuming node \"cf_load\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[1\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[1\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[3\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[3\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[2\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[2\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[0\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[0\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~11 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~11\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~10 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~10\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~9 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~9\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~8 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~8\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~7 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~7\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~6 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~6\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~5 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~5\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~4 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~4\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~3 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~3\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~2 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~2\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~1 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~1\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~0 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~0\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector48~3 " "Info: Detected gated clock \"controller:inst2\|Selector48~3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector48~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector48~2 " "Info: Detected gated clock \"controller:inst2\|Selector48~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector48~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector48~1 " "Info: Detected gated clock \"controller:inst2\|Selector48~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector48~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S13 " "Info: Detected ripple clock \"controller:inst2\|pstate.S13\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|reg96_ld~3 " "Info: Detected gated clock \"controller:inst2\|reg96_ld~3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|reg96_ld~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector17~1 " "Info: Detected gated clock \"controller:inst2\|Selector17~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector17~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mux_select1\[0\] register MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 32.67 MHz 30.607 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.67 MHz between source register \"controller:inst2\|mux_select1\[0\]\" and destination register \"MAC:inst4\|dontCareFilter:inst2\|dout\[15\]\" (period= 30.607 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.751 ns + Longest register register " "Info: + Longest register to register delay is 22.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X9_Y8_N8 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N8; Fanout = 37; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(0.740 ns) 3.720 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~87 2 COMB LC_X10_Y9_N3 1 " "Info: 2: + IC(2.980 ns) + CELL(0.740 ns) = 3.720 ns; Loc. = LC_X10_Y9_N3; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.225 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~88 3 COMB LC_X10_Y9_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.225 ns; Loc. = LC_X10_Y9_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 5.494 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~89 4 COMB LC_X10_Y9_N7 4 " "Info: 4: + IC(0.758 ns) + CELL(0.511 ns) = 5.494 ns; Loc. = LC_X10_Y9_N7; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.772 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~41 5 COMB LC_X10_Y9_N9 7 " "Info: 5: + IC(0.767 ns) + CELL(0.511 ns) = 6.772 ns; Loc. = LC_X10_Y9_N9; Fanout = 7; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.740 ns) 9.409 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\] 6 COMB LC_X9_Y7_N0 9 " "Info: 6: + IC(1.897 ns) + CELL(0.740 ns) = 9.409 ns; Loc. = LC_X9_Y7_N0; Fanout = 9; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(0.200 ns) 12.199 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le5a\[3\] 7 COMB LC_X8_Y8_N8 3 " "Info: 7: + IC(2.590 ns) + CELL(0.200 ns) = 12.199 ns; Loc. = LC_X8_Y8_N8; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le5a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.747 ns) 15.475 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[1\]~23 8 COMB LC_X6_Y7_N5 2 " "Info: 8: + IC(2.529 ns) + CELL(0.747 ns) = 15.475 ns; Loc. = LC_X6_Y7_N5; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[1\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.598 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[2\]~21 9 COMB LC_X6_Y7_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 15.598 ns; Loc. = LC_X6_Y7_N6; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[2\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.721 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[3\]~19 10 COMB LC_X6_Y7_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 15.721 ns; Loc. = LC_X6_Y7_N7; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[3\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.844 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17 11 COMB LC_X6_Y7_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 15.844 ns; Loc. = LC_X6_Y7_N8; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 16.243 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15 12 COMB LC_X6_Y7_N9 6 " "Info: 12: + IC(0.000 ns) + CELL(0.399 ns) = 16.243 ns; Loc. = LC_X6_Y7_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 17.477 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~10 13 COMB LC_X7_Y7_N1 3 " "Info: 13: + IC(0.000 ns) + CELL(1.234 ns) = 17.477 ns; Loc. = LC_X7_Y7_N1; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.978 ns) 20.877 ns MAC:inst4\|dontCareFilter:inst2\|dout\[9\]~13 14 COMB LC_X6_Y6_N1 2 " "Info: 14: + IC(2.422 ns) + CELL(0.978 ns) = 20.877 ns; Loc. = LC_X6_Y6_N1; Fanout = 2; COMB Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[9\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|dontCareFilter:inst2|dout[9]~13 } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.000 ns MAC:inst4\|dontCareFilter:inst2\|dout\[10\]~11 15 COMB LC_X6_Y6_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 21.000 ns; Loc. = LC_X6_Y6_N2; Fanout = 2; COMB Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[10\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|dontCareFilter:inst2|dout[9]~13 MAC:inst4|dontCareFilter:inst2|dout[10]~11 } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.123 ns MAC:inst4\|dontCareFilter:inst2\|dout\[11\]~9 16 COMB LC_X6_Y6_N3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 21.123 ns; Loc. = LC_X6_Y6_N3; Fanout = 2; COMB Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[11\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|dontCareFilter:inst2|dout[10]~11 MAC:inst4|dontCareFilter:inst2|dout[11]~9 } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 21.384 ns MAC:inst4\|dontCareFilter:inst2\|dout\[12\]~7 17 COMB LC_X6_Y6_N4 3 " "Info: 17: + IC(0.000 ns) + CELL(0.261 ns) = 21.384 ns; Loc. = LC_X6_Y6_N4; Fanout = 3; COMB Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[12\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { MAC:inst4|dontCareFilter:inst2|dout[11]~9 MAC:inst4|dontCareFilter:inst2|dout[12]~7 } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 22.751 ns MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 18 REG LC_X6_Y6_N7 2 " "Info: 18: + IC(0.000 ns) + CELL(1.367 ns) = 22.751 ns; Loc. = LC_X6_Y6_N7; Fanout = 2; REG Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.503 ns ( 37.37 % ) " "Info: Total cell delay = 8.503 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.248 ns ( 62.63 % ) " "Info: Total interconnect delay = 14.248 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.751 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|dontCareFilter:inst2|dout[9]~13 MAC:inst4|dontCareFilter:inst2|dout[10]~11 MAC:inst4|dontCareFilter:inst2|dout[11]~9 MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.751 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 {} MAC:inst4|dontCareFilter:inst2|dout[9]~13 {} MAC:inst4|dontCareFilter:inst2|dout[10]~11 {} MAC:inst4|dontCareFilter:inst2|dout[11]~9 {} MAC:inst4|dontCareFilter:inst2|dout[12]~7 {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 2.980ns 0.305ns 0.758ns 0.767ns 1.897ns 2.590ns 2.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.422ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 0.740ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.523 ns - Smallest " "Info: - Smallest clock skew is -7.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 2 REG LC_X6_Y6_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y6_N7; Fanout = 2; REG Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.342 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S14 2 REG LC_X12_Y1_N2 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N2; Fanout = 17; REG Node = 'controller:inst2\|pstate.S14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S14 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.740 ns) 6.992 ns controller:inst2\|Selector17~1 3 COMB LC_X12_Y3_N4 8 " "Info: 3: + IC(2.057 ns) + CELL(0.740 ns) = 6.992 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; COMB Node = 'controller:inst2\|Selector17~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { controller:inst2|pstate.S14 controller:inst2|Selector17~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.839 ns) + CELL(0.511 ns) 11.342 ns controller:inst2\|mux_select1\[0\] 4 REG LC_X9_Y8_N8 37 " "Info: 4: + IC(3.839 ns) + CELL(0.511 ns) = 11.342 ns; Loc. = LC_X9_Y8_N8; Fanout = 37; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.708 ns ( 32.69 % ) " "Info: Total cell delay = 3.708 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.634 ns ( 67.31 % ) " "Info: Total interconnect delay = 7.634 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.839ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.839ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.751 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|dontCareFilter:inst2|dout[9]~13 MAC:inst4|dontCareFilter:inst2|dout[10]~11 MAC:inst4|dontCareFilter:inst2|dout[11]~9 MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.751 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le5a[3] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[1]~23 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[2]~21 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[3]~19 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 {} MAC:inst4|dontCareFilter:inst2|dout[9]~13 {} MAC:inst4|dontCareFilter:inst2|dout[10]~11 {} MAC:inst4|dontCareFilter:inst2|dout[11]~9 {} MAC:inst4|dontCareFilter:inst2|dout[12]~7 {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 2.980ns 0.305ns 0.758ns 0.767ns 1.897ns 2.590ns 2.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.422ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 0.740ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.839ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 39 " "Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S12 controller:inst2\|reg96_ld clk 5.326 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S12\" and destination pin or register \"controller:inst2\|reg96_ld\" for clock \"clk\" (Hold time is 5.326 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.573 ns + Largest " "Info: + Largest clock skew is 9.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.392 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S13 2 REG LC_X12_Y1_N3 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N3; Fanout = 5; REG Node = 'controller:inst2\|pstate.S13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S13 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.038 ns) + CELL(0.914 ns) 9.147 ns controller:inst2\|reg96_ld~3 3 COMB LC_X12_Y1_N2 1 " "Info: 3: + IC(4.038 ns) + CELL(0.914 ns) = 9.147 ns; Loc. = LC_X12_Y1_N2; Fanout = 1; COMB Node = 'controller:inst2\|reg96_ld~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { controller:inst2|pstate.S13 controller:inst2|reg96_ld~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.331 ns) + CELL(0.914 ns) 13.392 ns controller:inst2\|reg96_ld 4 REG LC_X12_Y1_N5 97 " "Info: 4: + IC(3.331 ns) + CELL(0.914 ns) = 13.392 ns; Loc. = LC_X12_Y1_N5; Fanout = 97; REG Node = 'controller:inst2\|reg96_ld'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { controller:inst2|reg96_ld~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.285 ns ( 32.00 % ) " "Info: Total cell delay = 4.285 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.107 ns ( 68.00 % ) " "Info: Total interconnect delay = 9.107 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.392 ns" { clk controller:inst2|pstate.S13 controller:inst2|reg96_ld~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.392 ns" { clk {} clk~combout {} controller:inst2|pstate.S13 {} controller:inst2|reg96_ld~3 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 1.738ns 4.038ns 3.331ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S12 2 REG LC_X13_Y3_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N4; Fanout = 5; REG Node = 'controller:inst2\|pstate.S12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.392 ns" { clk controller:inst2|pstate.S13 controller:inst2|reg96_ld~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.392 ns" { clk {} clk~combout {} controller:inst2|pstate.S13 {} controller:inst2|reg96_ld~3 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 1.738ns 4.038ns 3.331ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.871 ns - Shortest register register " "Info: - Shortest register to register delay is 3.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S12 1 REG LC_X13_Y3_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y3_N4; Fanout = 5; REG Node = 'controller:inst2\|pstate.S12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.511 ns) 3.137 ns controller:inst2\|Selector3~2 2 COMB LC_X12_Y1_N4 1 " "Info: 2: + IC(2.626 ns) + CELL(0.511 ns) = 3.137 ns; Loc. = LC_X12_Y1_N4; Fanout = 1; COMB Node = 'controller:inst2\|Selector3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { controller:inst2|pstate.S12 controller:inst2|Selector3~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 3.871 ns controller:inst2\|reg96_ld 3 REG LC_X12_Y1_N5 97 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 3.871 ns; Loc. = LC_X12_Y1_N5; Fanout = 97; REG Node = 'controller:inst2\|reg96_ld'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { controller:inst2|Selector3~2 controller:inst2|reg96_ld } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 18.37 % ) " "Info: Total cell delay = 0.711 ns ( 18.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.160 ns ( 81.63 % ) " "Info: Total interconnect delay = 3.160 ns ( 81.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { controller:inst2|pstate.S12 controller:inst2|Selector3~2 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.871 ns" { controller:inst2|pstate.S12 {} controller:inst2|Selector3~2 {} controller:inst2|reg96_ld {} } { 0.000ns 2.626ns 0.534ns } { 0.000ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.392 ns" { clk controller:inst2|pstate.S13 controller:inst2|reg96_ld~3 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.392 ns" { clk {} clk~combout {} controller:inst2|pstate.S13 {} controller:inst2|reg96_ld~3 {} controller:inst2|reg96_ld {} } { 0.000ns 0.000ns 1.738ns 4.038ns 3.331ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { controller:inst2|pstate.S12 controller:inst2|Selector3~2 controller:inst2|reg96_ld } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.871 ns" { controller:inst2|pstate.S12 {} controller:inst2|Selector3~2 {} controller:inst2|reg96_ld {} } { 0.000ns 2.626ns 0.534ns } { 0.000ns 0.511ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controller:inst2\|nstate.S1_386 cf_load clk -0.062 ns register " "Info: tsu for register \"controller:inst2\|nstate.S1_386\" (data pin = \"cf_load\", clock pin = \"clk\") is -0.062 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.301 ns + Longest pin register " "Info: + Longest pin to register delay is 7.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 CLK PIN_N10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_N10; Fanout = 5; CLK Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.576 ns) + CELL(0.511 ns) 5.219 ns controller:inst2\|Selector3~3 2 COMB LC_X12_Y3_N5 1 " "Info: 2: + IC(3.576 ns) + CELL(0.511 ns) = 5.219 ns; Loc. = LC_X12_Y3_N5; Fanout = 1; COMB Node = 'controller:inst2\|Selector3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { cf_load controller:inst2|Selector3~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.914 ns) 7.301 ns controller:inst2\|nstate.S1_386 3 REG LC_X13_Y3_N7 1 " "Info: 3: + IC(1.168 ns) + CELL(0.914 ns) = 7.301 ns; Loc. = LC_X13_Y3_N7; Fanout = 1; REG Node = 'controller:inst2\|nstate.S1_386'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { controller:inst2|Selector3~3 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.557 ns ( 35.02 % ) " "Info: Total cell delay = 2.557 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.744 ns ( 64.98 % ) " "Info: Total interconnect delay = 4.744 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.301 ns" { cf_load controller:inst2|Selector3~3 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.301 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector3~3 {} controller:inst2|nstate.S1_386 {} } { 0.000ns 0.000ns 3.576ns 1.168ns } { 0.000ns 1.132ns 0.511ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.544 ns + " "Info: + Micro setup delay of destination is 2.544 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.907 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S14 2 REG LC_X12_Y1_N2 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N2; Fanout = 17; REG Node = 'controller:inst2\|pstate.S14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S14 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.512 ns) + CELL(0.200 ns) 9.907 ns controller:inst2\|nstate.S1_386 3 REG LC_X13_Y3_N7 1 " "Info: 3: + IC(5.512 ns) + CELL(0.200 ns) = 9.907 ns; Loc. = LC_X13_Y3_N7; Fanout = 1; REG Node = 'controller:inst2\|nstate.S1_386'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { controller:inst2|pstate.S14 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 26.82 % ) " "Info: Total cell delay = 2.657 ns ( 26.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.250 ns ( 73.18 % ) " "Info: Total interconnect delay = 7.250 ns ( 73.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.907 ns" { clk controller:inst2|pstate.S14 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.907 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|nstate.S1_386 {} } { 0.000ns 0.000ns 1.738ns 5.512ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.301 ns" { cf_load controller:inst2|Selector3~3 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.301 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector3~3 {} controller:inst2|nstate.S1_386 {} } { 0.000ns 0.000ns 3.576ns 1.168ns } { 0.000ns 1.132ns 0.511ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.907 ns" { clk controller:inst2|pstate.S14 controller:inst2|nstate.S1_386 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.907 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|nstate.S1_386 {} } { 0.000ns 0.000ns 1.738ns 5.512ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test0\[0\] controller:inst2\|mux_select1\[0\] 22.994 ns register " "Info: tco from clock \"clk\" to destination pin \"test0\[0\]\" through register \"controller:inst2\|mux_select1\[0\]\" is 22.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.342 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S14 2 REG LC_X12_Y1_N2 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N2; Fanout = 17; REG Node = 'controller:inst2\|pstate.S14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S14 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.740 ns) 6.992 ns controller:inst2\|Selector17~1 3 COMB LC_X12_Y3_N4 8 " "Info: 3: + IC(2.057 ns) + CELL(0.740 ns) = 6.992 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; COMB Node = 'controller:inst2\|Selector17~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { controller:inst2|pstate.S14 controller:inst2|Selector17~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.839 ns) + CELL(0.511 ns) 11.342 ns controller:inst2\|mux_select1\[0\] 4 REG LC_X9_Y8_N8 37 " "Info: 4: + IC(3.839 ns) + CELL(0.511 ns) = 11.342 ns; Loc. = LC_X9_Y8_N8; Fanout = 37; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.708 ns ( 32.69 % ) " "Info: Total cell delay = 3.708 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.634 ns ( 67.31 % ) " "Info: Total interconnect delay = 7.634 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.839ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.652 ns + Longest register pin " "Info: + Longest register to pin delay is 11.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X9_Y8_N8 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N8; Fanout = 37; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(0.740 ns) 3.720 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~87 2 COMB LC_X10_Y9_N3 1 " "Info: 2: + IC(2.980 ns) + CELL(0.740 ns) = 3.720 ns; Loc. = LC_X10_Y9_N3; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.225 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~88 3 COMB LC_X10_Y9_N4 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.225 ns; Loc. = LC_X10_Y9_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 5.494 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~89 4 COMB LC_X10_Y9_N7 4 " "Info: 4: + IC(0.758 ns) + CELL(0.511 ns) = 5.494 ns; Loc. = LC_X10_Y9_N7; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.772 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~41 5 COMB LC_X10_Y9_N9 7 " "Info: 5: + IC(0.767 ns) + CELL(0.511 ns) = 6.772 ns; Loc. = LC_X10_Y9_N9; Fanout = 7; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[0\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(2.322 ns) 11.652 ns test0\[0\] 6 PIN PIN_E10 0 " "Info: 6: + IC(2.558 ns) + CELL(2.322 ns) = 11.652 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'test0\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 test0[0] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -440 784 800 -264 "test0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.284 ns ( 36.77 % ) " "Info: Total cell delay = 4.284 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.368 ns ( 63.23 % ) " "Info: Total interconnect delay = 7.368 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.652 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 test0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.652 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 {} test0[0] {} } { 0.000ns 2.980ns 0.305ns 0.758ns 0.767ns 2.558ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.342 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.342 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.839ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.652 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 test0[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.652 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~87 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~88 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~89 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[0]~41 {} test0[0] {} } { 0.000ns 2.980ns 0.305ns 0.758ns 0.767ns 2.558ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "demux1to12:inst\|Data_out9\[6\] din\[6\] clk 14.439 ns register " "Info: th for register \"demux1to12:inst\|Data_out9\[6\]\" (data pin = \"din\[6\]\", clock pin = \"clk\") is 14.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 159 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 159; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S14 2 REG LC_X12_Y1_N2 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y1_N2; Fanout = 17; REG Node = 'controller:inst2\|pstate.S14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S14 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.740 ns) 6.992 ns controller:inst2\|Selector17~1 3 COMB LC_X12_Y3_N4 8 " "Info: 3: + IC(2.057 ns) + CELL(0.740 ns) = 6.992 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; COMB Node = 'controller:inst2\|Selector17~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { controller:inst2|pstate.S14 controller:inst2|Selector17~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.821 ns) + CELL(0.511 ns) 11.324 ns controller:inst2\|demuxto12_sel\[3\] 4 REG LC_X10_Y4_N8 13 " "Info: 4: + IC(3.821 ns) + CELL(0.511 ns) = 11.324 ns; Loc. = LC_X10_Y4_N8; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { controller:inst2|Selector17~1 controller:inst2|demuxto12_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.905 ns) + CELL(0.914 ns) 16.143 ns demux1to12:inst\|Equal0~2 5 COMB LC_X11_Y8_N7 8 " "Info: 5: + IC(3.905 ns) + CELL(0.914 ns) = 16.143 ns; Loc. = LC_X11_Y8_N7; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~2 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.914 ns) 19.867 ns demux1to12:inst\|Data_out9\[6\] 6 REG LC_X11_Y8_N5 1 " "Info: 6: + IC(2.810 ns) + CELL(0.914 ns) = 19.867 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out9\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { demux1to12:inst|Equal0~2 demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.536 ns ( 27.87 % ) " "Info: Total cell delay = 5.536 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.331 ns ( 72.13 % ) " "Info: Total interconnect delay = 14.331 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.867 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~2 demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.867 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|demuxto12_sel[3] {} demux1to12:inst|Equal0~2 {} demux1to12:inst|Data_out9[6] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.821ns 3.905ns 2.810ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.428 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[6\] 1 PIN PIN_A11 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 12; PIN Node = 'din\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.200 ns) 5.428 ns demux1to12:inst\|Data_out9\[6\] 2 REG LC_X11_Y8_N5 1 " "Info: 2: + IC(4.096 ns) + CELL(0.200 ns) = 5.428 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out9\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { din[6] demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 24.54 % ) " "Info: Total cell delay = 1.332 ns ( 24.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 75.46 % ) " "Info: Total interconnect delay = 4.096 ns ( 75.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { din[6] demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { din[6] {} din[6]~combout {} demux1to12:inst|Data_out9[6] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.867 ns" { clk controller:inst2|pstate.S14 controller:inst2|Selector17~1 controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~2 demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.867 ns" { clk {} clk~combout {} controller:inst2|pstate.S14 {} controller:inst2|Selector17~1 {} controller:inst2|demuxto12_sel[3] {} demux1to12:inst|Equal0~2 {} demux1to12:inst|Data_out9[6] {} } { 0.000ns 0.000ns 1.738ns 2.057ns 3.821ns 3.905ns 2.810ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { din[6] demux1to12:inst|Data_out9[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { din[6] {} din[6]~combout {} demux1to12:inst|Data_out9[6] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 125 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 12:37:37 2016 " "Info: Processing ended: Sat Dec 03 12:37:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
