Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 11:29:49 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DCT_control_sets_placed.rpt
| Design       : DCT
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   386 |
| Minimum Number of register sites lost to control set restrictions |   133 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2801 |         1029 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             958 |          452 |
| Yes          | No                    | No                     |            6736 |         1512 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                Enable Signal                                                |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | DCT_Loop_2_proc_U0/Xbuff_ce0                                                                                |                                                                                                                                                                            |                2 |              4 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_mux_8to1_sel3_32_1_U29/din0_buf1_reg[23]_0                                                                       |                2 |              4 |
|  ap_clk      | DCT_Loop_2_proc_U0/Xmat_ce0                                                                                 | DCT_Loop_2_proc_U0/colidx_reg_600                                                                                                                                          |                1 |              4 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_reg_ppstg_tmp_18_reg_1499_pp0_it5[2]                                                                              |                4 |              4 |
|  ap_clk      | DCT_Loop_2_proc_U0/ap_sig_bdd_50                                                                            |                                                                                                                                                                            |                2 |              4 |
|  ap_clk      | DCT_Loop_2_proc_U0/rowidx_reg_490                                                                           | DCT_Loop_2_proc_U0/rowidx_reg_49                                                                                                                                           |                2 |              4 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_mux_8to1_sel3_32_1_U27/din0_buf1_reg[23]_0                                                                       |                3 |              4 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_2_n_2                |                                                                                                                                                                            |                1 |              4 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U13/din0_buf1[23]_i_1__6_n_2                                                         |                3 |              5 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U17/din0_buf1[31]_i_1__3_n_2                                                         |                3 |              5 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U20/din0_buf1[23]_i_1__7_n_2                                                         |                2 |              5 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U16/din0_buf1[15]_i_1__3_n_2                                                         |                3 |              5 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/tmp_19_reg_1511[2]_i_1_n_2                            |                                                                                                                                                                            |                2 |              6 |
|  ap_clk      | DCT_Loop_2_proc_U0/ap_CS_fsm[3]_i_1_n_2                                                                     |                                                                                                                                                                            |                3 |              6 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/tmp_20_reg_140870                               |                                                                                                                                                                            |                2 |              6 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/tmp_3_reg_140870                                  |                                                                                                                                                                            |                2 |              6 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U20/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                4 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U13/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                3 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U14/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                3 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U15/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                5 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U16/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                3 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U17/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                4 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U18/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                2 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U19/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out      |                2 |              7 |
|  ap_clk      | DCT_Loop_3_proc_U0/Ymat_ce0                                                                                 |                                                                                                                                                                            |                2 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U185/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out |                3 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U186/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out |                2 |              7 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_reg_1193[3]_i_2_n_2                           | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_reg_1193[3]_i_1_n_2                                                                                          |                3 |              7 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_2_n_2                | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_1_n_2                                                                               |                2 |              7 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_next_reg_21010                     |                                                                                                                                                                            |                3 |              7 |
|  ap_clk      | DCT_Loop_3_proc_U0/E[0]                                                                                     | DCT_Loop_3_proc_U0/write_idx_reg_49                                                                                                                                        |                3 |              7 |
|  ap_clk      | DCT_Loop_1_proc_U0/WEA[0]                                                                                   | DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44                                                                                                                                   |                4 |              7 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_reg_ready_DCT_MAT_Multiply_U0_C_7_pipo_status                                                                     |                6 |              8 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_sig_bdd_296                                        |                                                                                                                                                                            |                3 |              8 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_560                                    | ap_rst                                                                                                                                                                     |                6 |              9 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/indvar_flatten_reg_700                            | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/j_0_i_i_reg_92[3]_i_1_n_2                                                                                        |                4 |             11 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/indvar_flatten_reg_7080                               | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/j_1_reg_730[3]_i_1_n_2                                                                                               |                2 |             11 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/indvar_flatten_reg_700                          | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/j_0_i_i_reg_92[3]_i_1__0_n_2                                                                                   |                2 |             11 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_reg_2124[31]_i_1_n_2                          | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_mid2_reg_2106[3]_i_1_n_2                                                                                     |                5 |             14 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U19/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                5 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U185/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out  |                7 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U17/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                7 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U186/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out  |                5 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U18/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                5 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U16/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                6 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U15/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                7 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U14/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                6 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U13/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                4 |             22 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U20/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out       |                6 |             22 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_1_1_reg_607[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | temp_3_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |               13 |             32 |
|  ap_clk      | temp_3_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_3_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               12 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_7_1_reg_859[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_6_1_reg_835[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_5_1_reg_823[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_4_1_reg_799[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_3_1_reg_787[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_2_1_reg_763[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_1_1_reg_751[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_0_1_reg_727[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_7_1_reg_715[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_6_1_reg_691[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_5_1_reg_679[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_4_1_reg_655[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_3_1_reg_643[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_2_1_reg_619[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_1_1_reg_391[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_0_1_reg_583[31]_i_1_n_2                |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_6_1_reg_547[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_5_1_reg_535[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_2_1_reg_475[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_7_1_reg_523[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_6_1_reg_559[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_5_1_reg_595[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_2_1_reg_703[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_7_1_reg_811[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_0_1_reg_775[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_6_1_reg_847[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_1_1_reg_739[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_5_1_reg_451[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_4_1_reg_439[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_3_1_reg_415[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_2_1_reg_403[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_1_1_reg_379[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_0_1_reg_367[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_7_1_reg_343[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_6_1_reg_331[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_5_1_reg_307[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_4_1_reg_295[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_3_1_reg_271[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_2_1_reg_259[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_1_1_reg_235[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_0_1_reg_223[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_7_1_reg_199[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_6_1_reg_187[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_5_1_reg_163[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_4_1_reg_151[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_3_1_reg_127[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_2_1_reg_115[31]_i_1_n_2                |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_1_1_reg_103[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_0_1_reg_139[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_7_1_reg_175[31]_i_1_n_2                |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_5_1_reg_247[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_6_1_reg_211[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_4_1_reg_283[31]_i_1_n_2                |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_3_1_reg_319[31]_i_1_n_2                |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_2_1_reg_355[31]_i_1_n_2                |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | temp_3_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_0_1_reg_427[31]_i_1_n_2                |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | temp_4_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |                9 |             32 |
|  ap_clk      | temp_4_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_4_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | temp_4_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_5_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |               14 |             32 |
|  ap_clk      | temp_5_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_5_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |                9 |             32 |
|  ap_clk      | temp_5_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_6_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_6_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_6_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | temp_6_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_7_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |               12 |             32 |
|  ap_clk      | temp_7_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_7_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_7_reg_1683[31]_i_1_n_2                         |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/tmp_9_reg_1538[31]_i_1_n_2                            |                                                                                                                                                                            |               10 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_0_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_1_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_2_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_4_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_5_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_6_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_0_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_1_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_2_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_3_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_4_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_5_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_6_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_U0/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_7_channel_ram/shiftReg_ce     |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_427[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_1_1_reg_391[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_2_1_reg_355[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_3_1_reg_319[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_4_1_reg_283[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_211[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_247[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_0_1_reg_139[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_1_1_reg_103[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_2_1_reg_115[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_3_1_reg_127[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_4_1_reg_151[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_5_1_reg_163[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_6_1_reg_187[31]_i_1__0_n_2           |                                                                                                                                                                            |                9 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_7_1_reg_199[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_0_1_reg_223[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_1_1_reg_235[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_2_1_reg_259[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_3_1_reg_271[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_4_1_reg_295[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_5_1_reg_307[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_331[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_7_1_reg_343[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_0_1_reg_367[31]_i_1__0_n_2           |                                                                                                                                                                            |                9 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_1_1_reg_379[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_2_1_reg_403[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_3_1_reg_415[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_4_1_reg_439[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_5_1_reg_451[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_6_1_reg_847[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_7_1_reg_811[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_0_1_reg_775[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_1_1_reg_739[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_703[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_3_1_reg_667[31]_i_1__0_n_2           |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_4_1_reg_631[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_5_1_reg_595[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_6_1_reg_559[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_7_1_reg_523[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_0_1_reg_487[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_1_1_reg_463[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_2_1_reg_475[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_3_1_reg_499[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_4_1_reg_511[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_5_1_reg_535[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_6_1_reg_547[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_7_1_reg_571[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_0_1_reg_583[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_1_1_reg_607[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_2_1_reg_619[31]_i_1__0_n_2           |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_3_1_reg_643[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_4_1_reg_655[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_6_1_reg_691[31]_i_1__0_n_2           |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_7_1_reg_715[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_1_reg_727[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_1_1_reg_751[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_2_1_reg_763[31]_i_1__0_n_2           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_3_1_reg_787[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_4_1_reg_799[31]_i_1__0_n_2           |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_5_1_reg_823[31]_i_1__0_n_2           |                                                                                                                                                                            |                6 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_6_1_reg_835[31]_i_1__0_n_2           |                                                                                                                                                                            |                5 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_7_1_reg_859[31]_i_1__0_n_2           |                                                                                                                                                                            |                7 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_1_reg_2266[31]_i_1_n_2                     |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_2_reg_2271[31]_i_1_n_2                     |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_3_reg_2276[31]_i_1_n_2                     |                                                                                                                                                                            |                9 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_4_reg_2281[31]_i_1_n_2                     |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_5_reg_2286[31]_i_1_n_2                     |                                                                                                                                                                            |               10 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_6_reg_2291[31]_i_1_n_2                     |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_7_reg_2296[31]_i_1_n_2                     |                                                                                                                                                                            |               14 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_reg_2261[31]_i_1_n_2                       |                                                                                                                                                                            |               12 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_1_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_2_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_4_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | temp_7_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_5_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_6_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/shiftReg_ce |                                                                                                                                                                            |                4 |             32 |
|  ap_clk      | temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_0_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | temp_0_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_1_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               10 |             32 |
|  ap_clk      | temp_1_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_2_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[0]_4                           |                                                                                                                                                                            |               11 |             32 |
|  ap_clk      | temp_2_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_1                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | temp_2_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce0[1]_3                           |                                                                                                                                                                            |               12 |             32 |
|  ap_clk      | temp_2_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_0                           |                                                                                                                                                                            |                8 |             32 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_498                                    |                                                                                                                                                                            |               18 |             46 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_U0/B_cached_1_4_channel_U/ap_reg_ready_B_cached_7_7_channel_full_n                                                                                        |               51 |             64 |
|  ap_clk      |                                                                                                             | DCT_MAT_Multiply_1_U0/B_cached_1_5_channel_U/ap_reg_ready_B_cached_7_7_channel_full_n                                                                                      |               45 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_4_reg_2241[31]_i_1_n_2                      |                                                                                                                                                                            |               13 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in                                                |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_0                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_1                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_10                                             |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_11                                             |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_12                                             |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_13                                             |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_14                                             |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_2                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_3                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_4                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_5                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_6                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_7                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_8                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251[31]_i_1_n_2                      |                                                                                                                                                                            |               16 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_reg_2211[31]_i_1_n_2                        |                                                                                                                                                                            |               28 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_9                                              |                                                                                                                                                                            |                8 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_2_reg_1593[31]_i_1_n_2                         |                                                                                                                                                                            |               15 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_1_reg_1573[31]_i_1_n_2                         |                                                                                                                                                                            |               18 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_reg_1553[31]_i_1_n_2                           |                                                                                                                                                                            |               20 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_6_reg_1673[31]_i_1_n_2                         |                                                                                                                                                                            |               21 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_5_reg_1653[31]_i_1_n_2                         |                                                                                                                                                                            |               14 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_4_reg_1633[31]_i_1_n_2                         |                                                                                                                                                                            |               20 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_20_reg_2156[31]_i_1_n_2                       |                                                                                                                                                                            |               20 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_24_reg_2176[31]_i_1_n_2                       |                                                                                                                                                                            |               22 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_28_reg_2196[31]_i_1_n_2                       |                                                                                                                                                                            |               17 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_2_reg_2231[31]_i_1_n_2                      |                                                                                                                                                                            |               18 |             64 |
|  ap_clk      | DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_3_reg_1613[31]_i_1_n_2                         |                                                                                                                                                                            |               21 |             64 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_reg_2124[31]_i_1_n_2                          |                                                                                                                                                                            |               24 |             67 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_546                                    |                                                                                                                                                                            |               27 |            128 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_560                                    |                                                                                                                                                                            |               16 |            128 |
|  ap_clk      | DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_450                                    |                                                                                                                                                                            |               22 |            140 |
|  ap_clk      |                                                                                                             | ap_rst                                                                                                                                                                     |              241 |            500 |
|  ap_clk      |                                                                                                             |                                                                                                                                                                            |             1049 |           2859 |
+--------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


