Analysis & Synthesis report for DSP_FPGA_COMM
Fri Jun 10 20:23:15 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated
 16. Parameter Settings for User Entity Instance: PLL_IP:U0|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: RAM_2_PORT:U4|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "AD7606_DRIVER:U5|REST:U1"
 22. SignalTap II Logic Analyzer Settings
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 10 20:23:15 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DSP_FPGA_COMM                               ;
; Top-level Entity Name              ; PARA_COMM                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,879                                       ;
;     Total combinational functions  ; 918                                         ;
;     Dedicated logic registers      ; 1,500                                       ;
; Total registers                    ; 1500                                        ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,343,488                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F23I7      ;                    ;
; Top-level entity name                                                      ; PARA_COMM          ; DSP_FPGA_COMM      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; ../Rtl/HIGN.vhd                   ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd                                ;         ;
; ../Rtl/AD7606_DRIVER.vhd          ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd                       ;         ;
; ../Rtl/REST.vhd                   ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/REST.vhd                                ;         ;
; ../Rtl/CONVENT.vhd                ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/CONVENT.vhd                             ;         ;
; ../Rtl/READ1.vhd                  ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/READ1.vhd                               ;         ;
; ../Rtl/FPGAWR_DSPRE_CTRL.vhd      ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd                   ;         ;
; ../Rtl/DSPWR_FPGARE_CTRL.vhd      ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd                   ;         ;
; ../Rtl/PARA_COMM.vhd              ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd                           ;         ;
; ../Rtl/DATABUS_SWAP.vhd           ; yes             ; User VHDL File               ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd                        ;         ;
; ip_core/RAM_2_PORT/RAM_2_PORT.vhd ; yes             ; User Wizard-Generated File   ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd       ;         ;
; ip_core/PLL/PLL_IP.vhd            ; yes             ; User Wizard-Generated File   ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd                  ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                    ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_ip_altpll.v                ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v                      ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_auq3.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf                  ;         ;
; sld_signaltap.vhd                 ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd            ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd               ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                     ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd      ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd            ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_q124.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_q124.tdf                  ;         ;
; db/decode_jsa.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_jsa.tdf                       ;         ;
; db/mux_qob.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_qob.tdf                          ;         ;
; altdpram.tdf                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                       ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc               ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                    ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                       ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_1tc.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_1tc.tdf                          ;         ;
; lpm_decode.tdf                    ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                        ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_dvf.tdf                       ;         ;
; lpm_counter.tdf                   ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                      ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc           ; yes             ; Megafunction                 ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_qgi.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_qgi.tdf                         ;         ;
; db/cmpr_tgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_tgc.tdf                         ;         ;
; db/cntr_bbj.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_bbj.tdf                         ;         ;
; db/cntr_kgi.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_kgi.tdf                         ;         ;
; db/cmpr_rgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_rgc.tdf                         ;         ;
; db/cntr_23j.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_23j.tdf                         ;         ;
; db/cmpr_ngc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_ngc.tdf                         ;         ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                  ; yes             ; Encrypted Megafunction       ; d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,879                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 918                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 419                                                                             ;
;     -- 3 input functions                    ; 285                                                                             ;
;     -- <=2 input functions                  ; 214                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 783                                                                             ;
;     -- arithmetic mode                      ; 135                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1500                                                                            ;
;     -- Dedicated logic registers            ; 1500                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 71                                                                              ;
; Total memory bits                           ; 1343488                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1019                                                                            ;
; Total fan-out                               ; 12861                                                                           ;
; Average fan-out                             ; 4.66                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PARA_COMM                                                                                              ; 918 (1)           ; 1500 (0)     ; 1343488     ; 0            ; 0       ; 0         ; 71   ; 0            ; |PARA_COMM                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |AD7606_DRIVER:U5|                                                                                   ; 41 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|AD7606_DRIVER:U5                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |CONVENT:U2|                                                                                      ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|AD7606_DRIVER:U5|CONVENT:U2                                                                                                                                                                                                                                                                                                          ; work         ;
;       |HIGN:U5|                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|AD7606_DRIVER:U5|HIGN:U5                                                                                                                                                                                                                                                                                                             ; work         ;
;       |READ1:U3|                                                                                        ; 24 (24)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|AD7606_DRIVER:U5|READ1:U3                                                                                                                                                                                                                                                                                                            ; work         ;
;       |REST:U1|                                                                                         ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|AD7606_DRIVER:U5|REST:U1                                                                                                                                                                                                                                                                                                             ; work         ;
;    |DATABUS_SWAP:U1|                                                                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|DATABUS_SWAP:U1                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |DSPWR_FPGARE_CTRL:U3|                                                                               ; 30 (30)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|DSPWR_FPGARE_CTRL:U3                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |FPGAWR_DSPRE_CTRL:U2|                                                                               ; 65 (65)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|FPGAWR_DSPRE_CTRL:U2                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |PLL_IP:U0|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|PLL_IP:U0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|PLL_IP:U0|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |PLL_IP_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;    |RAM_2_PORT:U4|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|RAM_2_PORT:U4                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|RAM_2_PORT:U4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_auq3:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 644 (1)           ; 1345 (156)   ; 1277952     ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 643 (0)           ; 1189 (0)     ; 1277952     ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 643 (88)          ; 1189 (400)   ; 1277952     ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 31 (0)            ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_1tc:auto_generated|                                                              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 2 (0)             ; 1 (0)        ; 1277952     ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_q124:auto_generated|                                                         ; 2 (0)             ; 1 (1)        ; 1277952     ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated                                                                                                                                           ; work         ;
;                   |decode_jsa:decode2|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated|decode_jsa:decode2                                                                                                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 109 (109)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 184 (1)           ; 406 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 156 (0)           ; 390 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 234 (234)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 156 (0)           ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 27 (27)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 179 (10)          ; 163 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_qgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_bbj:auto_generated|                                                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 78 (78)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PARA_COMM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 78           ; 16384        ; 78           ; 1277952 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |PARA_COMM|PLL_IP:U0     ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd            ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |PARA_COMM|RAM_2_PORT:U4 ; D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[0]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[1]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[2]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[3]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[4]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[5]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[6]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[7]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[8]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[9]                 ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[10]                ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; FPGAWR_DSPRE_CTRL:U2|ADDR_FPGAWR[11]                ; FPGAWR_DSPRE_CTRL:U2|WREN_A ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; AD7606_DRIVER:U5|REST:U1|EN           ; Stuck at VCC due to stuck port data_in ;
; FPGAWR_DSPRE_CTRL:U2|CH_CNT[0..2]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1500  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 146   ;
; Number of registers using Asynchronous Clear ; 518   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 618   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AD7606_DRIVER:U5|READ1:U3|RD1                                                                                                                                                  ; 11      ;
; DSPWR_FPGARE_CTRL:U3|ADDR_FPGARE[11]                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 21                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PARA_COMM|AD7606_DRIVER:U5|READ1:U3|CNTRD[2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |PARA_COMM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_IP:U0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_IP ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 33333                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 5                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 5                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 3                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; PLL_IP_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_PORT:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_auq3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 78                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 78                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 27432                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 22153                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 262                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL_IP:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 33333                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; RAM_2_PORT:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 4096                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 16                                            ;
;     -- NUMWORDS_B                         ; 4096                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "AD7606_DRIVER:U5|REST:U1" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; sys_ret_n ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 78                  ; 78               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; CLK_DAC                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[1]      ; N/A     ;
; CLK_DAC                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[1]      ; N/A     ;
; PLL_IP:U0|c0                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0]      ; N/A     ;
; RAMB_OUT[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[0]  ; N/A     ;
; RAMB_OUT[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[0]  ; N/A     ;
; RAMB_OUT[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[10] ; N/A     ;
; RAMB_OUT[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[10] ; N/A     ;
; RAMB_OUT[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[11] ; N/A     ;
; RAMB_OUT[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[11] ; N/A     ;
; RAMB_OUT[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[12] ; N/A     ;
; RAMB_OUT[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[12] ; N/A     ;
; RAMB_OUT[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[13] ; N/A     ;
; RAMB_OUT[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[13] ; N/A     ;
; RAMB_OUT[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[14] ; N/A     ;
; RAMB_OUT[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[14] ; N/A     ;
; RAMB_OUT[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[15] ; N/A     ;
; RAMB_OUT[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[15] ; N/A     ;
; RAMB_OUT[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[1]  ; N/A     ;
; RAMB_OUT[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[1]  ; N/A     ;
; RAMB_OUT[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[2]  ; N/A     ;
; RAMB_OUT[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[2]  ; N/A     ;
; RAMB_OUT[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[3]  ; N/A     ;
; RAMB_OUT[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[3]  ; N/A     ;
; RAMB_OUT[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[4]  ; N/A     ;
; RAMB_OUT[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[4]  ; N/A     ;
; RAMB_OUT[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[5]  ; N/A     ;
; RAMB_OUT[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[5]  ; N/A     ;
; RAMB_OUT[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[6]  ; N/A     ;
; RAMB_OUT[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[6]  ; N/A     ;
; RAMB_OUT[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[7]  ; N/A     ;
; RAMB_OUT[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[7]  ; N/A     ;
; RAMB_OUT[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[8]  ; N/A     ;
; RAMB_OUT[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[8]  ; N/A     ;
; RAMB_OUT[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[9]  ; N/A     ;
; RAMB_OUT[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[9]  ; N/A     ;
; RAM_2_PORT:U4|address_b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[0]~0                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[0]~0                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[10]~1                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[10]~1                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[11]~2                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[11]~2                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[1]~3                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[1]~3                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[2]~4                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[2]~4                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[3]~5                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[3]~5                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[4]~6                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[4]~6                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[5]~7                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[5]~7                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[6]~8                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[6]~8                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[7]~9                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[7]~9                                                  ; N/A     ;
; RAM_2_PORT:U4|address_b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[8]~10                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[8]~10                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[9]~11                                                 ; N/A     ;
; RAM_2_PORT:U4|address_b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|ADDRESS_B[9]~11                                                 ; N/A     ;
; RAM_2_PORT:U4|q_b[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[0]  ; N/A     ;
; RAM_2_PORT:U4|q_b[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[0]  ; N/A     ;
; RAM_2_PORT:U4|q_b[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[10] ; N/A     ;
; RAM_2_PORT:U4|q_b[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[10] ; N/A     ;
; RAM_2_PORT:U4|q_b[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[11] ; N/A     ;
; RAM_2_PORT:U4|q_b[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[11] ; N/A     ;
; RAM_2_PORT:U4|q_b[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[12] ; N/A     ;
; RAM_2_PORT:U4|q_b[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[12] ; N/A     ;
; RAM_2_PORT:U4|q_b[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[13] ; N/A     ;
; RAM_2_PORT:U4|q_b[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[13] ; N/A     ;
; RAM_2_PORT:U4|q_b[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[14] ; N/A     ;
; RAM_2_PORT:U4|q_b[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[14] ; N/A     ;
; RAM_2_PORT:U4|q_b[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[15] ; N/A     ;
; RAM_2_PORT:U4|q_b[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[15] ; N/A     ;
; RAM_2_PORT:U4|q_b[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[1]  ; N/A     ;
; RAM_2_PORT:U4|q_b[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[1]  ; N/A     ;
; RAM_2_PORT:U4|q_b[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[2]  ; N/A     ;
; RAM_2_PORT:U4|q_b[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[2]  ; N/A     ;
; RAM_2_PORT:U4|q_b[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[3]  ; N/A     ;
; RAM_2_PORT:U4|q_b[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[3]  ; N/A     ;
; RAM_2_PORT:U4|q_b[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[4]  ; N/A     ;
; RAM_2_PORT:U4|q_b[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[4]  ; N/A     ;
; RAM_2_PORT:U4|q_b[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[5]  ; N/A     ;
; RAM_2_PORT:U4|q_b[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[5]  ; N/A     ;
; RAM_2_PORT:U4|q_b[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[6]  ; N/A     ;
; RAM_2_PORT:U4|q_b[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[6]  ; N/A     ;
; RAM_2_PORT:U4|q_b[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[7]  ; N/A     ;
; RAM_2_PORT:U4|q_b[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[7]  ; N/A     ;
; RAM_2_PORT:U4|q_b[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[8]  ; N/A     ;
; RAM_2_PORT:U4|q_b[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[8]  ; N/A     ;
; RAM_2_PORT:U4|q_b[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[9]  ; N/A     ;
; RAM_2_PORT:U4|q_b[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_b[9]  ; N/A     ;
; RAM_2_PORT:U4|rden_b        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|RDEN_B                                                          ; N/A     ;
; RAM_2_PORT:U4|rden_b        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|RDEN_B                                                          ; N/A     ;
; RAM_2_PORT:U4|wren_b        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|WREN_B                                                          ; N/A     ;
; RAM_2_PORT:U4|wren_b        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DSPWR_FPGARE_CTRL:U3|WREN_B                                                          ; N/A     ;
; XA[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[0]                                                                                ; N/A     ;
; XA[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[0]                                                                                ; N/A     ;
; XA[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[10]                                                                               ; N/A     ;
; XA[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[10]                                                                               ; N/A     ;
; XA[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[11]                                                                               ; N/A     ;
; XA[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[11]                                                                               ; N/A     ;
; XA[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[1]                                                                                ; N/A     ;
; XA[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[1]                                                                                ; N/A     ;
; XA[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[2]                                                                                ; N/A     ;
; XA[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[2]                                                                                ; N/A     ;
; XA[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[3]                                                                                ; N/A     ;
; XA[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[3]                                                                                ; N/A     ;
; XA[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[4]                                                                                ; N/A     ;
; XA[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[4]                                                                                ; N/A     ;
; XA[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[5]                                                                                ; N/A     ;
; XA[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[5]                                                                                ; N/A     ;
; XA[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[6]                                                                                ; N/A     ;
; XA[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[6]                                                                                ; N/A     ;
; XA[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[7]                                                                                ; N/A     ;
; XA[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[7]                                                                                ; N/A     ;
; XA[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[8]                                                                                ; N/A     ;
; XA[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[8]                                                                                ; N/A     ;
; XA[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[9]                                                                                ; N/A     ;
; XA[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XA[9]                                                                                ; N/A     ;
; XD[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[0]                                                                                ; N/A     ;
; XD[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[0]                                                                                ; N/A     ;
; XD[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[10]                                                                               ; N/A     ;
; XD[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[10]                                                                               ; N/A     ;
; XD[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[11]                                                                               ; N/A     ;
; XD[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[11]                                                                               ; N/A     ;
; XD[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[12]                                                                               ; N/A     ;
; XD[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[12]                                                                               ; N/A     ;
; XD[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[13]                                                                               ; N/A     ;
; XD[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[13]                                                                               ; N/A     ;
; XD[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[14]                                                                               ; N/A     ;
; XD[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[14]                                                                               ; N/A     ;
; XD[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[15]                                                                               ; N/A     ;
; XD[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[15]                                                                               ; N/A     ;
; XD[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[1]                                                                                ; N/A     ;
; XD[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[1]                                                                                ; N/A     ;
; XD[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[2]                                                                                ; N/A     ;
; XD[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[2]                                                                                ; N/A     ;
; XD[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[3]                                                                                ; N/A     ;
; XD[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[3]                                                                                ; N/A     ;
; XD[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[4]                                                                                ; N/A     ;
; XD[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[4]                                                                                ; N/A     ;
; XD[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[5]                                                                                ; N/A     ;
; XD[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[5]                                                                                ; N/A     ;
; XD[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[6]                                                                                ; N/A     ;
; XD[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[6]                                                                                ; N/A     ;
; XD[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[7]                                                                                ; N/A     ;
; XD[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[7]                                                                                ; N/A     ;
; XD[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[8]                                                                                ; N/A     ;
; XD[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[8]                                                                                ; N/A     ;
; XD[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[9]                                                                                ; N/A     ;
; XD[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XD[9]                                                                                ; N/A     ;
; XRD                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XRD                                                                                  ; N/A     ;
; XRD                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XRD                                                                                  ; N/A     ;
; XWE                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XWE                                                                                  ; N/A     ;
; XWE                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XWE                                                                                  ; N/A     ;
; XZCS_7                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XZCS_7                                                                               ; N/A     ;
; XZCS_7                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; XZCS_7                                                                               ; N/A     ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jun 10 20:23:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/hign.vhd
    Info (12022): Found design unit 1: HIGN-ART
    Info (12023): Found entity 1: HIGN
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/ad7606_driver.vhd
    Info (12022): Found design unit 1: AD7606_DRIVER-ART
    Info (12023): Found entity 1: AD7606_DRIVER
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/rest.vhd
    Info (12022): Found design unit 1: REST-ART
    Info (12023): Found entity 1: REST
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/convent.vhd
    Info (12022): Found design unit 1: CONVENT-ART
    Info (12023): Found entity 1: CONVENT
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/read1.vhd
    Info (12022): Found design unit 1: READ1-ART
    Info (12023): Found entity 1: READ1
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/fpgawr_dspre_ctrl.vhd
    Info (12022): Found design unit 1: FPGAWR_DSPRE_CTRL-A
    Info (12023): Found entity 1: FPGAWR_DSPRE_CTRL
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/dspwr_fpgare_ctrl.vhd
    Info (12022): Found design unit 1: DSPWR_FPGARE_CTRL-A
    Info (12023): Found entity 1: DSPWR_FPGARE_CTRL
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/para_comm.vhd
    Info (12022): Found design unit 1: PARA_COMM-A
    Info (12023): Found entity 1: PARA_COMM
Info (12021): Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/databus_swap.vhd
    Info (12022): Found design unit 1: DATABUS_SWAP-A
    Info (12023): Found entity 1: DATABUS_SWAP
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/ram_2_port/ram_2_port.vhd
    Info (12022): Found design unit 1: ram_2_port-SYN
    Info (12023): Found entity 1: RAM_2_PORT
Info (12021): Found 2 design units, including 1 entities, in source file ip_core/pll/pll_ip.vhd
    Info (12022): Found design unit 1: pll_ip-SYN
    Info (12023): Found entity 1: PLL_IP
Info (12127): Elaborating entity "PARA_COMM" for the top level hierarchy
Info (12128): Elaborating entity "PLL_IP" for hierarchy "PLL_IP:U0"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_IP:U0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_IP:U0|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_IP:U0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "33333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_IP"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v
    Info (12023): Found entity 1: PLL_IP_altpll
Info (12128): Elaborating entity "PLL_IP_altpll" for hierarchy "PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated"
Info (12128): Elaborating entity "DATABUS_SWAP" for hierarchy "DATABUS_SWAP:U1"
Info (12128): Elaborating entity "FPGAWR_DSPRE_CTRL" for hierarchy "FPGAWR_DSPRE_CTRL:U2"
Warning (10492): VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(48): signal "XA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(50): signal "ADDR_FPGAWR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal "CH_CNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal "ADDRESS_CH" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(65): inferring latch(es) for signal or variable "ADDR_FPGAWR", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ADDR_FPGAWR[0]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[1]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[2]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[3]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[4]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[5]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[6]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[7]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[8]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[9]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[10]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (10041): Inferred latch for "ADDR_FPGAWR[11]" at FPGAWR_DSPRE_CTRL.vhd(65)
Info (12128): Elaborating entity "DSPWR_FPGARE_CTRL" for hierarchy "DSPWR_FPGARE_CTRL:U3"
Warning (10492): VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(45): signal "XA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(47): signal "ADDR_FPGARE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "RAM_2_PORT" for hierarchy "RAM_2_PORT:U4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_PORT:U4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM_2_PORT:U4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM_2_PORT:U4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_auq3.tdf
    Info (12023): Found entity 1: altsyncram_auq3
Info (12128): Elaborating entity "altsyncram_auq3" for hierarchy "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated"
Info (12128): Elaborating entity "AD7606_DRIVER" for hierarchy "AD7606_DRIVER:U5"
Warning (10540): VHDL Signal Declaration warning at AD7606_DRIVER.vhd(79): used explicit default value for signal "RESTIN" because signal was never assigned a value
Info (12128): Elaborating entity "REST" for hierarchy "AD7606_DRIVER:U5|REST:U1"
Info (12128): Elaborating entity "CONVENT" for hierarchy "AD7606_DRIVER:U5|CONVENT:U2"
Info (12128): Elaborating entity "READ1" for hierarchy "AD7606_DRIVER:U5|READ1:U3"
Info (12128): Elaborating entity "HIGN" for hierarchy "AD7606_DRIVER:U5|HIGN:U5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf
    Info (12023): Found entity 1: altsyncram_q124
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[0]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[1]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[2]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[3]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[4]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[5]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[6]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[7]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[8]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[9]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[10]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[11]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[12]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[13]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[14]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DATABUS_SWAP:U1|DATA_B[15]" to the node "RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[15]" into an OR gate
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 157 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FIRSTDATA"
Info (21057): Implemented 2162 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1913 logic cells
    Info (21064): Implemented 172 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4740 megabytes
    Info: Processing ended: Fri Jun 10 20:23:15 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


