
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SUGARPIE/Desktop/waveform/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.180 ; gain = 238.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/wav_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ax_debounce' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/ax_debounce.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ax_debounce' (1#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/ax_debounce.v:2]
INFO: [Synth 8-6157] synthesizing module 'video_pll' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_pll' (2#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adda_pll' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adda_pll' (3#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/adda_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'da_rom_square' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/da_rom_square_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'da_rom_square' (4#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/da_rom_square_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_bg.v:2]
	Parameter H_ACTIVE bound to: 16'b0000011110000000 
	Parameter H_FP bound to: 16'b0000000001011000 
	Parameter H_SYNC bound to: 16'b0000000000101100 
	Parameter H_BP bound to: 16'b0000000010010100 
	Parameter V_ACTIVE bound to: 16'b0000010000111000 
	Parameter V_FP bound to: 16'b0000000000000100 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000100100 
	Parameter HS_POL bound to: 1'b1 
	Parameter VS_POL bound to: 1'b1 
	Parameter H_TOTAL bound to: 16'b0000100010011000 
	Parameter V_TOTAL bound to: 16'b0000010001100101 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element active_x_reg was removed.  [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_bg.v:187]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (5#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_bg.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (6#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'draw_grid' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_grid.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/timing_gen_xy.v:1]
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (7#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/timing_gen_xy.v:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_grid' (8#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_grid.v:1]
INFO: [Synth 8-6157] synthesizing module 'an108_adc' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/an108_adc.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_SAMPLE bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_data_d1_reg was removed.  [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/an108_adc.v:37]
INFO: [Synth 8-6155] done synthesizing module 'an108_adc' (9#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/an108_adc.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'adc_buf_addr' does not match port width (12) of module 'an108_adc' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/wav_top.v:217]
INFO: [Synth 8-6157] synthesizing module 'draw_wav' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_wav.v:1]
INFO: [Synth 8-6157] synthesizing module 'dpram2048x8' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dpram2048x8' (10#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/dpram2048x8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'draw_wav' (11#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/draw_wav.v:1]
INFO: [Synth 8-6157] synthesizing module 'osd_display' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/imports/14_hdmi_char/hdmi_char.srcs/sources_1/src/osd_display.v:1]
	Parameter OSD_WIDTH bound to: 12'b000100110000 
	Parameter OSD_HEGIHT bound to: 12'b000000100000 
INFO: [Synth 8-6157] synthesizing module 'osd_rom' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/osd_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'osd_rom' (12#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/.Xil/Vivado-3840-SUGARPIE/realtime/osd_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'osd_rom' [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/imports/14_hdmi_char/hdmi_char.srcs/sources_1/src/osd_display.v:95]
WARNING: [Synth 8-6014] Unused sequential element region_active_d1_reg was removed.  [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/imports/14_hdmi_char/hdmi_char.srcs/sources_1/src/osd_display.v:53]
WARNING: [Synth 8-6014] Unused sequential element region_active_d2_reg was removed.  [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/imports/14_hdmi_char/hdmi_char.srcs/sources_1/src/osd_display.v:54]
INFO: [Synth 8-6155] done synthesizing module 'osd_display' (13#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/imports/14_hdmi_char/hdmi_char.srcs/sources_1/src/osd_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (14#1) [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/src/wav_top.v:1]
WARNING: [Synth 8-3331] design draw_wav has unconnected port adc_buf_addr[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.141 ; gain = 314.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.141 ; gain = 314.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.141 ; gain = 314.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1070.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_m0'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_m0'
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/dpram2048x8/dpram2048x8/dpram2048x8_in_context.xdc] for cell 'draw_wav_m0/buffer'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/dpram2048x8/dpram2048x8/dpram2048x8_in_context.xdc] for cell 'draw_wav_m0/buffer'
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/adda_pll/adda_pll/adda_pll_in_context.xdc] for cell 'adda_pll_m0'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/adda_pll/adda_pll/adda_pll_in_context.xdc] for cell 'adda_pll_m0'
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/da_rom_square/ip/da_rom_square/da_rom_square/da_rom_square_in_context.xdc] for cell 'da_rom_square0'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/da_rom_square/ip/da_rom_square/da_rom_square/da_rom_square_in_context.xdc] for cell 'da_rom_square0'
Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/osd_rom/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Finished Parsing XDC File [c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/osd_rom/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Parsing XDC File [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/constrs_1/new/an108_hdmi.xdc]
Finished Parsing XDC File [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/constrs_1/new/an108_hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/constrs_1/new/an108_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1180.684 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'da_rom_square0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'draw_wav_m0/buffer' at clock pin 'clkb' is different from the actual clock period '13.474', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'osd_display_m0/osd_rom_m0' at clock pin 'clka' is different from the actual clock period '13.474', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  c:/Users/SUGARPIE/Desktop/waveform/an108_wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for rgb2dvi_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for draw_wav_m0/buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adda_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for da_rom_square0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for osd_display_m0/osd_rom_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'an108_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                              000
                S_SAMPLE |                              010 |                              001
                  S_WAIT |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'an108_adc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 9     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module draw_bg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module draw_grid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module an108_adc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module draw_wav 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module osd_display 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_b_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_g_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_bg_m0/rgb_r_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[0]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[2]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[7]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[15]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[16]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[17]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[18]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[22]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[0]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[2]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[7]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[9]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[15]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[16]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[17]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[18]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[22]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23] )
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/timing_gen_xy_m0/i_data_d1_reg[23]' (FD) to 'draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[0]' (FD) to 'draw_grid_m0/v_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[1]' (FD) to 'draw_grid_m0/v_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[2]' (FD) to 'draw_grid_m0/v_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[3]' (FD) to 'draw_grid_m0/v_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[4]' (FD) to 'draw_grid_m0/v_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[5]' (FD) to 'draw_grid_m0/v_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[6]' (FD) to 'draw_grid_m0/v_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[7]' (FD) to 'draw_grid_m0/v_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[8]' (FD) to 'draw_grid_m0/v_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[9]' (FD) to 'draw_grid_m0/v_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[10]' (FD) to 'draw_grid_m0/v_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[11]' (FD) to 'draw_grid_m0/v_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[12]' (FD) to 'draw_grid_m0/v_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[13]' (FD) to 'draw_grid_m0/v_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[14]' (FD) to 'draw_grid_m0/v_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[15]' (FD) to 'draw_grid_m0/v_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[16]' (FD) to 'draw_grid_m0/v_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[17]' (FD) to 'draw_grid_m0/v_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[18]' (FD) to 'draw_grid_m0/v_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[19]' (FD) to 'draw_grid_m0/v_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[20]' (FD) to 'draw_grid_m0/v_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_grid_m0/v_data_reg[21]' (FD) to 'draw_grid_m0/v_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[0]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[2]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[7]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[15]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[16]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[17]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[18]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[0]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[2]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[7]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_grid_m0/timing_gen_xy_m0/i_data_d0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_grid_m0/v_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_grid_m0/v_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_grid_m0/v_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_wav_m0/v_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_wav_m0/v_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\draw_wav_m0/v_data_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | osd_display_m0/timing_gen_xy_m0/hs_d1_reg         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | draw_wav_m0/timing_gen_xy_m0/i_data_d1_reg[23]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[23] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
|2     |adda_pll      |         1|
|3     |da_rom_square |         1|
|4     |rgb2dvi_0     |         1|
|5     |dpram2048x8   |         1|
|6     |osd_rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |adda_pll      |     1|
|2     |da_rom_square |     1|
|3     |dpram2048x8   |     1|
|4     |osd_rom       |     1|
|5     |rgb2dvi_0     |     1|
|6     |video_pll     |     1|
|7     |BUFG          |     1|
|8     |CARRY4        |    48|
|9     |LUT1          |    15|
|10    |LUT2          |    84|
|11    |LUT3          |    85|
|12    |LUT4          |    31|
|13    |LUT5          |    51|
|14    |LUT6          |    58|
|15    |SRL16E        |     5|
|16    |FDCE          |   190|
|17    |FDPE          |     2|
|18    |FDRE          |    73|
|19    |IBUF          |    11|
|20    |OBUF          |    11|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   704|
|2     |  an108_adc_m0       |an108_adc       |   129|
|3     |  draw_bg_m0         |draw_bg         |    76|
|4     |  draw_grid_m0       |draw_grid       |   100|
|5     |    timing_gen_xy_m0 |timing_gen_xy_1 |    78|
|6     |  draw_wav_m0        |draw_wav        |   124|
|7     |    timing_gen_xy_m0 |timing_gen_xy_0 |    91|
|8     |  osd_display_m0     |osd_display     |   119|
|9     |    timing_gen_xy_m0 |timing_gen_xy   |    76|
|10    |  pl_key2_m0         |ax_debounce     |    90|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.758 ; gain = 314.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.758 ; gain = 428.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1194.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1194.793 ; gain = 740.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SUGARPIE/Desktop/waveform/an108_wave.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 30 20:25:41 2022...
