# RISCV-Single-Cycle
This project uses Verilog to construct a single-cycle RISC-V core processor. The core can perform a subset of fundamental RISC-V instructions in a single clock cycle since it follows the RV32I instruction set architecture (ISA).
