// Seed: 1772325677
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wor id_19
    , id_39,
    output tri1 id_20,
    input tri0 id_21,
    input uwire id_22,
    output tri1 id_23,
    output wand id_24,
    input supply1 id_25,
    output tri1 id_26,
    input uwire id_27,
    input supply1 id_28,
    input wand id_29,
    input tri id_30,
    output wor id_31,
    input wand id_32,
    input tri0 id_33,
    input tri id_34,
    input tri0 id_35,
    output tri1 id_36,
    input supply0 id_37
);
  wire id_40;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output logic id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply1 id_8
);
  initial begin : LABEL_0
    id_2 <= 1;
  end
  supply0 id_10 = 1;
  assign id_4 = 1;
  supply1 id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_4,
      id_7,
      id_1,
      id_7,
      id_8,
      id_0,
      id_3,
      id_8,
      id_6,
      id_6,
      id_3,
      id_1,
      id_5,
      id_8,
      id_8,
      id_5,
      id_5,
      id_1,
      id_4,
      id_8,
      id_6,
      id_0,
      id_8,
      id_4,
      id_3,
      id_1,
      id_7,
      id_8,
      id_5,
      id_8
  );
endmodule
