<profile>

<section name = "Vitis HLS Report for 'viterbi_Pipeline_L_init'" level="0">
<item name = "Date">Fri Oct  3 11:20:14 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.865 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">72, 72, 0.720 us, 0.720 us, 72, 72, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_init">70, 70, 8, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1774, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 18, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 294, 32, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_21_64_1_1_U2">mux_21_64_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_22_64_1_1_U3">mux_22_64_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_208_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln14_1_fu_244_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln14_2_fu_250_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln14_fu_358_p2">+, 0, 0, 20, 13, 13</column>
<column name="icmp_ln13_fu_202_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="lshr_ln14_2_fu_319_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="lshr_ln14_3_fu_384_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="lshr_ln14_4_fu_402_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="lshr_ln14_fu_301_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_s_1">9, 2, 7, 14</column>
<column name="llike_we0">9, 2, 8, 16</column>
<column name="s_fu_92">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add6_reg_497">64, 0, 64, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="s_1_reg_450">7, 0, 7, 0</column>
<column name="s_fu_92">7, 0, 7, 0</column>
<column name="tmp_11_reg_472">1, 0, 1, 0</column>
<column name="tmp_2_reg_487">64, 0, 64, 0</column>
<column name="tmp_5_reg_492">64, 0, 64, 0</column>
<column name="zext_ln13_cast_reg_445">8, 0, 13, 5</column>
<column name="s_1_reg_450">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="grp_fu_249_p_din0">out, 64, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="grp_fu_249_p_din1">out, 64, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="grp_fu_249_p_opcode">out, 2, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="grp_fu_249_p_dout0">in, 64, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="grp_fu_249_p_ce">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_init, return value</column>
<column name="llike_address0">out, 12, ap_memory, llike, array</column>
<column name="llike_ce0">out, 1, ap_memory, llike, array</column>
<column name="llike_we0">out, 16, ap_memory, llike, array</column>
<column name="llike_d0">out, 128, ap_memory, llike, array</column>
<column name="init_0_address0">out, 4, ap_memory, init_0, array</column>
<column name="init_0_ce0">out, 1, ap_memory, init_0, array</column>
<column name="init_0_q0">in, 128, ap_memory, init_0, array</column>
<column name="init_1_address0">out, 4, ap_memory, init_1, array</column>
<column name="init_1_ce0">out, 1, ap_memory, init_1, array</column>
<column name="init_1_q0">in, 128, ap_memory, init_1, array</column>
<column name="zext_ln13">in, 8, ap_none, zext_ln13, scalar</column>
<column name="zext_ln14_5">in, 8, ap_none, zext_ln14_5, scalar</column>
<column name="zext_ln14_3">in, 8, ap_none, zext_ln14_3, scalar</column>
<column name="emission_0_address0">out, 10, ap_memory, emission_0, array</column>
<column name="emission_0_ce0">out, 1, ap_memory, emission_0, array</column>
<column name="emission_0_q0">in, 128, ap_memory, emission_0, array</column>
<column name="emission_1_address0">out, 10, ap_memory, emission_1, array</column>
<column name="emission_1_ce0">out, 1, ap_memory, emission_1, array</column>
<column name="emission_1_q0">in, 128, ap_memory, emission_1, array</column>
</table>
</item>
</section>
</profile>
