m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/cfaber/common/Documents/ECE571/RISC-V-Floating-Point-Processor/src/design/chuck_test_code
T_opt
!s110 1623340979
VjL8SB:fPNI]gSaAL0bTL`2
Z1 04 3 4 work top fast 0
=1-5254006cf05e-60c237b3-a5854-d662
o-quiet -auto_acc_if_foreign -work work -suppress 8630,8604
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2019.2_1;69
T_opt1
!s110 1623307492
Vm=6nRlMB4kC8gE6J;X4^S2
R1
=1-5254006cf05e-60c1b4e4-32053-2d5e
o-quiet -auto_acc_if_foreign -work work
R2
n@_opt1
R3
R0
T_opt2
!s110 1623307335
VbZB3h:jADITUT2>KDP^n^2
R1
=1-5254006cf05e-60c1b447-6429e-2a05
o-quiet -auto_acc_if_foreign -work work -suppress 8630
R2
n@_opt2
R3
R0
vadd_significands
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
DXx4 work 16 add_sigs_sv_unit 0 22 CSQFL<dTb_Rg7?Pk6kEgT2
Z5 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 ca^PgIVgRN:EWNMS3`dP^3
IIC8nfN9F_3aj>:=T0Q^SR0
!s105 add_sigs_sv_unit
S1
Z6 d/home/cfaber/common/Documents/ECE571/RISC-V-Floating-Point-Processor/src/chuck_test_code
Z7 w1623036206
Z8 8design/add_sigs.sv
Z9 Fdesign/add_sigs.sv
L0 4
Z10 OL;L;2019.2_1;69
31
Z11 !s108 1623340973.000000
Z12 !s107 verification/add_sub_top_tb.sv|design/swap.sv|design/sign_logic.sv|design/shift.sv|design/rounding.sv|design/postcomplement.sv|design/normalize.sv|design/newton24.sv|design/nbit_fullsubt.sv|design/nbit_fulladdr.sv|design/fullsubt.sv|design/fulladdr.sv|design/fp_pkg.sv|design/fp_mul.sv|design/find_first_1.sv|design/fdiv_newton.sv|design/error_check.sv|design/denorm_zero.sv|design/concat_1.sv|design/complement.sv|design/compare_exponents.sv|design/align_significands.sv|design/add_sub_top.sv|design/add_sigs.sv|
Z13 !s90 design/add_sigs.sv|design/add_sub_top.sv|design/align_significands.sv|design/compare_exponents.sv|design/complement.sv|design/concat_1.sv|design/denorm_zero.sv|design/error_check.sv|design/fdiv_newton.sv|design/find_first_1.sv|design/fp_mul.sv|design/fp_pkg.sv|design/fulladdr.sv|design/fullsubt.sv|design/nbit_fulladdr.sv|design/nbit_fullsubt.sv|design/newton24.sv|design/normalize.sv|design/postcomplement.sv|design/rounding.sv|design/shift.sv|design/sign_logic.sv|design/swap.sv|verification/add_sub_top_tb.sv|-lint=full|+define+CORNERCASES|+define+RANDCASES|
!i113 0
Z14 o-lint=full -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z15 !s92 -lint=full +define+CORNERCASES +define+RANDCASES -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Xadd_sigs_sv_unit
R4
VCSQFL<dTb_Rg7?Pk6kEgT2
r1
!s85 0
!i10b 1
!s100 UndHiN7P24`kjQ>Pm?gcP3
ICSQFL<dTb_Rg7?Pk6kEgT2
!i103 1
S1
R6
R7
R8
R9
L0 2
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vadd_sub_top
R4
Z16 DXx4 work 6 fp_pkg 0 22 @lUQ??CD287YK[H<5N=2@0
DXx4 work 19 add_sub_top_sv_unit 0 22 _mQ4PhfnEWQ[hO_@IhK4z0
R5
r1
!s85 0
!i10b 1
!s100 e1ZGG@0[94fO<^A>2[fli3
IPdd60G_On9bm16]R[UFml3
!s105 add_sub_top_sv_unit
S1
R6
Z17 w1623264005
Z18 8design/add_sub_top.sv
Z19 Fdesign/add_sub_top.sv
Z20 L0 26
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xadd_sub_top_sv_unit
R4
R16
V_mQ4PhfnEWQ[hO_@IhK4z0
r1
!s85 0
!i10b 1
!s100 OP7D1H91oZoF<cDG0f]l]0
I_mQ4PhfnEWQ[hO_@IhK4z0
!i103 1
S1
R6
R17
R18
R19
Z21 L0 23
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xadd_sub_top_tb_sv_unit
R4
R16
VFhcPAOaeTbB?ki_9INW]00
r1
!s85 0
!i10b 1
!s100 PPU0ajELZiE19L3;Qi_;a3
IFhcPAOaeTbB?ki_9INW]00
!i103 1
S1
R6
Z22 w1623340955
Z23 8verification/add_sub_top_tb.sv
Z24 Fverification/add_sub_top_tb.sv
L0 1
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xaddpkg
R4
!s110 1623036422
!i10b 1
!s100 n3O9oGfHEdm6ZB_h>F@KI0
!s11b 1HfF`1NUCMMUV_fQMJTLf0
IkSP31Y;`9eT69bNBi6W>J3
VkSP31Y;`9eT69bNBi6W>J3
S1
R6
w1623036418
8design/addpkg.sv
Fdesign/addpkg.sv
L0 1
R10
r1
!s85 0
31
!s108 1623036422.000000
!s107 verification/add_sub_top_tb.sv|design/swap.sv|design/sign_logic.sv|design/rounding.sv|design/postcomplement.sv|design/normalize.sv|design/nbit_fullsubt.sv|design/nbit_fulladdr.sv|design/fullsubt.sv|design/fulladdr.sv|design/find_first_1.sv|design/error_check.sv|design/denorm_zero.sv|design/concat_1.sv|design/complement.sv|design/compare_exponents.sv|design/align_significands.sv|design/add_sub_top.sv|design/add_sigs.sv|design/addpkg.sv|
!s90 design/addpkg.sv|design/add_sigs.sv|design/add_sub_top.sv|design/align_significands.sv|design/compare_exponents.sv|design/complement.sv|design/concat_1.sv|design/denorm_zero.sv|design/error_check.sv|design/find_first_1.sv|design/fulladdr.sv|design/fullsubt.sv|design/nbit_fulladdr.sv|design/nbit_fullsubt.sv|design/normalize.sv|design/postcomplement.sv|design/rounding.sv|design/sign_logic.sv|design/swap.sv|verification/add_sub_top_tb.sv|-lint=full|
!i113 0
R14
R2
valign_significands
R4
DXx4 work 26 align_significands_sv_unit 0 22 ATn`27eXj:UKi`<RF;[2C2
R5
r1
!s85 0
!i10b 1
!s100 W>1U7WiDD20UEfz6c`KU^0
IQ52m9bY34=TB8c1bDm2zk3
!s105 align_significands_sv_unit
S1
R6
Z25 w1623256772
Z26 8design/align_significands.sv
Z27 Fdesign/align_significands.sv
L0 29
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xalign_significands_sv_unit
R4
VATn`27eXj:UKi`<RF;[2C2
r1
!s85 0
!i10b 1
!s100 E[4meCWSFlKj3M0cLWknf2
IATn`27eXj:UKi`<RF;[2C2
!i103 1
S1
R6
R25
R26
R27
R20
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vcompare_exponents
R4
DXx4 work 25 compare_exponents_sv_unit 0 22 5ekc?0`5>5`DTH62@d=G92
R5
r1
!s85 0
!i10b 1
!s100 zYNM02:SfVcn==]^A6WOL1
I1R[eUNNi;6mG;OoO6EY2@0
!s105 compare_exponents_sv_unit
S1
R6
R7
Z28 8design/compare_exponents.sv
Z29 Fdesign/compare_exponents.sv
R21
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xcompare_exponents_sv_unit
R4
V5ekc?0`5>5`DTH62@d=G92
r1
!s85 0
!i10b 1
!s100 o[PQP^E@=5a`L?_OIPWVW2
I5ekc?0`5>5`DTH62@d=G92
!i103 1
S1
R6
R7
R28
R29
L0 21
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vcomplement
R4
DXx4 work 18 complement_sv_unit 0 22 lR^=lSN<2o3oeGo>Y:AnZ0
R5
r1
!s85 0
!i10b 1
!s100 <Hg5afJZlWHi4i29VkGCC0
IeK0ZV=d7JSYG<S0L]8Bh73
!s105 complement_sv_unit
S1
R6
R7
Z30 8design/complement.sv
Z31 Fdesign/complement.sv
Z32 L0 24
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xcomplement_sv_unit
R4
VlR^=lSN<2o3oeGo>Y:AnZ0
r1
!s85 0
!i10b 1
!s100 W>nAX9IlXWR5eWCbM=YIh3
IlR^=lSN<2o3oeGo>Y:AnZ0
!i103 1
S1
R6
R7
R30
R31
Z33 L0 22
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vconcat_1
R4
DXx4 work 16 concat_1_sv_unit 0 22 :H2_i0GQM_:gK`RbF>]KD3
R5
r1
!s85 0
!i10b 1
!s100 ?=_2W^O?MIM`E2;`5@M7G2
I;bSW6RQ?;ZN:UDV?d4WjG3
!s105 concat_1_sv_unit
S1
R6
R7
Z34 8design/concat_1.sv
Z35 Fdesign/concat_1.sv
R32
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xconcat_1_sv_unit
R4
V:H2_i0GQM_:gK`RbF>]KD3
r1
!s85 0
!i10b 1
!s100 =JQ8A`oPgK74i>:L3]36`0
I:H2_i0GQM_:gK`RbF>]KD3
!i103 1
S1
R6
R7
R34
R35
R33
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vdenorm_zero
R4
DXx4 work 19 denorm_zero_sv_unit 0 22 fQOlJWa;;dG<h=I_YXMaf0
R16
R5
r1
!s85 0
!i10b 1
!s100 zc<AK>VK93A[L5Rk0ciai2
If@B`h@]M<LFTclMlT`n]@0
!s105 denorm_zero_sv_unit
S1
R6
Z36 w1623265257
Z37 8design/denorm_zero.sv
Z38 Fdesign/denorm_zero.sv
L0 27
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xdenorm_zero_sv_unit
R4
VfQOlJWa;;dG<h=I_YXMaf0
r1
!s85 0
!i10b 1
!s100 KdTmn>i5XI8SFeijmAm9i1
IfQOlJWa;;dG<h=I_YXMaf0
!i103 1
S1
R6
R36
R37
R38
L0 25
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
verror_check
R4
DXx4 work 19 error_check_sv_unit 0 22 zCBPZn:ZzLeKNjYk_3d6i0
R16
R5
r1
!s85 0
!i10b 1
!s100 SUW71zT=`SH>4kj;>]RfR2
I1:l60PEO[OLCRFOJQ]Xif1
!s105 error_check_sv_unit
S1
R6
Z39 w1623178791
Z40 8design/error_check.sv
Z41 Fdesign/error_check.sv
L0 32
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xerror_check_sv_unit
R4
VzCBPZn:ZzLeKNjYk_3d6i0
r1
!s85 0
!i10b 1
!s100 H@WdWS3;G_Z>PLnP6AgDM3
IzCBPZn:ZzLeKNjYk_3d6i0
!i103 1
S1
R6
R39
R40
R41
L0 30
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vfdiv_newton
R4
R16
DXx4 work 19 fdiv_newton_sv_unit 0 22 <[QPg_0a6?81QDAm>Rbh`2
R5
r1
!s85 0
!i10b 1
!s100 l;=@^Abehm7Jn@?]m<jGY2
I[DMU;`A8hLmkR;Nga?Age1
!s105 fdiv_newton_sv_unit
S1
R6
R22
Z42 8design/fdiv_newton.sv
Z43 Fdesign/fdiv_newton.sv
L0 3
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xfdiv_newton_sv_unit
R4
R16
V<[QPg_0a6?81QDAm>Rbh`2
r1
!s85 0
!i10b 1
!s100 ?Yh<BS4X;caEIU6V4=e`a3
I<[QPg_0a6?81QDAm>Rbh`2
!i103 1
S1
R6
R22
R42
R43
L0 1
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vfdiv_tb
R4
!s110 1623174781
!i10b 1
!s100 VK49@H7L>^e_;1DFBh]?m3
!s11b 7;CmgmdC:IbfNI9fL^gV62
I203KaV8TRBJI=F5GcW6>g1
R5
S1
R6
w1623174477
8design/fdiv_tb.sv
Fdesign/fdiv_tb.sv
L0 3
R10
r1
!s85 0
31
!s108 1623174780.000000
!s107 verification/add_sub_top_tb.sv|design/swap.sv|design/sign_logic.sv|design/shift.sv|design/rounding.sv|design/postcomplement.sv|design/normalize.sv|design/newton24.sv|design/nbit_fullsubt.sv|design/nbit_fulladdr.sv|design/fullsubt.sv|design/fulladdr.sv|design/fp_pkg.sv|design/find_first_1.sv|design/fdiv_tb.sv|design/fdiv_newton.sv|design/error_check.sv|design/denorm_zero.sv|design/concat_1.sv|design/complement.sv|design/compare_exponents.sv|design/align_significands.sv|design/add_sub_top.sv|design/add_sigs.sv|
!s90 design/add_sigs.sv|design/add_sub_top.sv|design/align_significands.sv|design/compare_exponents.sv|design/complement.sv|design/concat_1.sv|design/denorm_zero.sv|design/error_check.sv|design/fdiv_newton.sv|design/fdiv_tb.sv|design/find_first_1.sv|design/fp_pkg.sv|design/fulladdr.sv|design/fullsubt.sv|design/nbit_fulladdr.sv|design/nbit_fullsubt.sv|design/newton24.sv|design/normalize.sv|design/postcomplement.sv|design/rounding.sv|design/shift.sv|design/sign_logic.sv|design/swap.sv|verification/add_sub_top_tb.sv|-lint=full|
!i113 0
R14
R2
vfind_first_1
R4
Z44 !s110 1623340974
!i10b 1
!s100 KiNIa0f56Z9i@:cP^m4<Z2
!s11b i7RG?WoiPUI3ZMh<`:Ic^1
Ig?7JShG[d0IQK7NDhI3A30
R5
S1
R6
w1623263273
8design/find_first_1.sv
Fdesign/find_first_1.sv
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vfp_multiplier
R4
R44
!i10b 1
!s100 29ZCkWg_nk9bO<zE=^OiR2
!s11b d]mU[8fRoV9ezh?Ef^GBG1
IeE@lldLNF^SUVNOzBc5YO1
R5
S1
R6
w1623305421
8design/fp_mul.sv
Fdesign/fp_mul.sv
L0 4
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
Xfp_pkg
R4
R44
!i10b 1
!s100 Ldg;z1d]0CkfT9e[R?]Fm3
!s11b lJb;lU`TL;h]9M3Y10CbK2
I@lUQ??CD287YK[H<5N=2@0
V@lUQ??CD287YK[H<5N=2@0
S1
R6
w1623213556
8design/fp_pkg.sv
Fdesign/fp_pkg.sv
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vFullAdder
R4
Z45 !s110 1622412181
!i10b 1
!s100 7OZYKKmkom8JzB9AfTF]A3
!s11b 1S^;GmPIK<]R[nzf<_>:n3
I=zigbA=T?c;1e?:98GWk_2
R5
S1
R0
w1621811737
Z46 8design/fulladdr.sv
Z47 Fdesign/fulladdr.sv
L0 1
R10
r1
!s85 0
31
Z48 !s108 1622412181.000000
Z49 !s107 verification/add_sub_top_tb.sv|design/swap.sv|design/sign_logic.sv|design/rounding.sv|design/postcomplement.sv|design/normalize.sv|design/nbit_fullsubt.sv|design/nbit_fulladdr.sv|design/fullsubt.sv|design/fulladdr.sv|design/find_first_1.sv|design/error_check.sv|design/denorm_zero.sv|design/concat_1.sv|design/complement.sv|design/compare_exponents.sv|design/align_significands.sv|design/addpkg.sv|design/add_sub_top.sv|design/add_sigs.sv|
Z50 !s90 design/add_sigs.sv|design/add_sub_top.sv|design/addpkg.sv|design/align_significands.sv|design/compare_exponents.sv|design/complement.sv|design/concat_1.sv|design/denorm_zero.sv|design/error_check.sv|design/find_first_1.sv|design/fulladdr.sv|design/fullsubt.sv|design/nbit_fulladdr.sv|design/nbit_fullsubt.sv|design/normalize.sv|design/postcomplement.sv|design/rounding.sv|design/sign_logic.sv|design/swap.sv|verification/add_sub_top_tb.sv|-lint=full|
!i113 0
R14
R2
n@full@adder
vfulladder
R4
R44
!i10b 1
!s100 Jd;fh;:M:N3K@GHJBPgd53
!s11b Noa7H9G0m_1XRdMLaO84Y2
IhEF:z9nCAMI_S5Lf4n8aV0
R5
S1
R6
w1622484932
R46
R47
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vFullSubtractor
R4
R45
!i10b 1
!s100 B8[KB?IjaAce`T;R`klNk3
Z51 !s11b QNiN=W0hJe7@fS[W_Sh2c2
Ia<@imQN=8dD1<9ANRVK?g1
R5
S1
R0
Z52 w1621811738
Z53 8design/fullsubt.sv
Z54 Fdesign/fullsubt.sv
L0 1
R10
r1
!s85 0
31
R48
R49
R50
!i113 0
R14
R2
n@full@subtractor
vfullsubtractor
R4
R44
!i10b 1
!s100 0cg3cjlAUKijXT9W71Vk?3
R51
I6hCA?a<FSCb96g^^`A>EK1
R5
S1
R6
w1622412267
R53
R54
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vNbit_FullAdder
R4
R45
!i10b 1
!s100 nFmg?4AA0h_M1e]_NG_a=1
!s11b G1ege?@Leh?6fOT6;B3>?3
IYdZCbzRf0iBe@:A@JNR?b1
R5
S1
R0
R52
Z55 8design/nbit_fulladdr.sv
Z56 Fdesign/nbit_fulladdr.sv
L0 1
R10
r1
!s85 0
31
R48
R49
R50
!i113 0
R14
R2
n@nbit_@full@adder
vnbit_fulladder
R4
R44
!i10b 1
!s100 _[eWAF32^TCaXX<Lz@A8G3
!s11b ;G[g30[5<CglJn44Cllj^2
IFa`Rd:UXYNf_oRGYgh`=33
R5
S1
R6
w1622412274
R55
R56
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vNbit_FullSubtractor
R4
R45
!i10b 1
!s100 D26I3NI4zQUgTN;AF>baL1
!s11b ekC9cUH4jK4BkU>Z==II:0
I^nXAU1PBMdfNPFPniYQ631
R5
S1
R0
R52
Z57 8design/nbit_fullsubt.sv
Z58 Fdesign/nbit_fullsubt.sv
L0 1
R10
r1
!s85 0
31
R48
R49
R50
!i113 0
R14
R2
n@nbit_@full@subtractor
vnbit_fullsubtractor
R4
R44
!i10b 1
!s100 1b=9[]RQf[o56=9[8`54@0
!s11b CZ2VPVMoD4HfSSeQ3MH8@3
IXR95iFKd]XPjSn5>[ANz00
R5
S1
R6
w1622412281
R57
R58
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vnewton24
R4
R44
!i10b 1
!s100 4n:i^mE>A0a23_U[z7VY30
!s11b KUfQBnPaHU_cIcX];X;lE2
I0il;Q]KS[S=2>;JcCXeej2
R5
S1
R6
R39
8design/newton24.sv
Fdesign/newton24.sv
L0 2
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vnormalize
R4
DXx4 work 17 normalize_sv_unit 0 22 GSG[k4KNJ6SXejjhb[EEz0
R5
r1
!s85 0
!i10b 1
!s100 4Va?l@kb?`f=[I4M;Ybag0
I9DA:]3JfJK]OzP>_fOf<F2
!s105 normalize_sv_unit
S1
R6
Z59 w1623261823
Z60 8design/normalize.sv
Z61 Fdesign/normalize.sv
L0 28
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xnormalize_sv_unit
R4
VGSG[k4KNJ6SXejjhb[EEz0
r1
!s85 0
!i10b 1
!s100 >GSBo>HC6bX4cGl0gZJej0
IGSG[k4KNJ6SXejjhb[EEz0
!i103 1
S1
R6
R59
R60
R61
R20
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vpostcomplement
R4
R44
!i10b 1
!s100 AXclNG@M4E]c[3]9W7ZHM3
!s11b o6oLzYSQQ78;YdjRKAe7=1
I277HU=J8LbMo_L:<WCI[N0
R5
S1
R6
w1621824593
8design/postcomplement.sv
Fdesign/postcomplement.sv
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vrounding
R4
DXx4 work 16 rounding_sv_unit 0 22 dd]581S:^REoS18QmXj9Z0
R5
r1
!s85 0
!i10b 1
!s100 FY0D3P?nHaaKn[?AB_@4H1
I=Q<jFb?L3eg=lPUUnz_@A0
!s105 rounding_sv_unit
S1
R6
R7
Z62 8design/rounding.sv
Z63 Fdesign/rounding.sv
L0 4
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xrounding_sv_unit
R4
Vdd]581S:^REoS18QmXj9Z0
r1
!s85 0
!i10b 1
!s100 M]VWeJAh4a[PAPClS0KhK2
Idd]581S:^REoS18QmXj9Z0
!i103 1
S1
R6
R7
R62
R63
L0 2
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vshift_to_msb_equ_1
R4
R44
!i10b 1
!s100 F4Ej>b8hch6^`aa53^JXI2
!s11b nRDhT2D5J^EIZ<^bi>hYf1
IYhVg2GgT0DTzU2;7HN2<K1
R5
S1
R6
R39
8design/shift.sv
Fdesign/shift.sv
L0 1
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vsign_logic
R4
R44
!i10b 1
!s100 4QR`4H6=[h:M=QUj:CMf;3
!s11b J`H0Z5fDobYJ=OOHKT`eo3
In?BmB3Lb21f52ikVE>GXY3
R5
S1
R6
w1621811739
8design/sign_logic.sv
Fdesign/sign_logic.sv
L0 31
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R2
vswap
R4
DXx4 work 12 swap_sv_unit 0 22 a>]?NS2j[R?=2OBf;PS[z0
R5
r1
!s85 0
!i10b 1
!s100 VWVVBYYkdz^=bCAd?:jcH3
IWEl1S0nP`Wa^=c>TWmKSz3
!s105 swap_sv_unit
S1
R6
R7
Z64 8design/swap.sv
Z65 Fdesign/swap.sv
R32
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
Xswap_sv_unit
R4
Va>]?NS2j[R?=2OBf;PS[z0
r1
!s85 0
!i10b 1
!s100 mn=b^;VPD:je7zWN=fNlL0
Ia>]?NS2j[R?=2OBf;PS[z0
!i103 1
S1
R6
R7
R64
R65
R33
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
vtop
R4
R16
DXx4 work 22 add_sub_top_tb_sv_unit 0 22 FhcPAOaeTbB?ki_9INW]00
R5
r1
!s85 0
!i10b 1
!s100 z@E@jz7US2KmzX:3hnm;^1
IlSREX;jVh4@[A@GXmmP`h2
!s105 add_sub_top_tb_sv_unit
S1
R6
R22
R23
R24
L0 6
R10
31
R11
R12
R13
!i113 0
R14
R15
R2
