{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574740184634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574740184634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:49:44 2019 " "Processing started: Mon Nov 25 22:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574740184634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740184634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740184634 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574740184679 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1574740184679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574740184776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574740184776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 2 2 " "Found 2 design units, including 2 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189194 ""} { "Info" "ISGN_ENTITY_NAME" "2 gen_ACC_clk " "Found entity 2: gen_ACC_clk" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574740189236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(132) " "Verilog HDL assignment warning at pdm_to_pcm.v(132): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574740189240 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(158) " "Verilog HDL assignment warning at pdm_to_pcm.v(158): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574740189241 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ACC_clk gen_ACC_clk:gpc " "Elaborating entity \"gen_ACC_clk\" for hierarchy \"gen_ACC_clk:gpc\"" {  } { { "pdm_to_pcm.v" "gpc" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pdm_to_pcm.v(211) " "Verilog HDL assignment warning at pdm_to_pcm.v(211): truncated value with size 32 to match size of target (8)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574740189263 "|pdm_to_pcm|gen_ACC_clk:gpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum accum:module_gen\[0\].accum_i " "Elaborating entity \"accum\" for hierarchy \"accum:module_gen\[0\].accum_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].accum_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740189481 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574740189481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_csi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_csi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_csi1 " "Found entity 1: dcfifo_csi1" {  } { { "db/dcfifo_csi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_csi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated " "Elaborating entity \"dcfifo_csi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_csi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_csi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lf51 " "Found entity 1: altsyncram_lf51" {  } { { "db/altsyncram_lf51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lf51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|altsyncram_lf51:fifo_ram " "Elaborating entity \"altsyncram_lf51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|altsyncram_lf51:fifo_ram\"" {  } { { "db/dcfifo_csi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\"" {  } { { "db/dcfifo_csi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\|dffpipe_6v8:dffpipe6 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_l9l:rs_dgwp\|dffpipe_6v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_m9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_m9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_m9l " "Found entity 1: alt_synch_pipe_m9l" {  } { { "db/alt_synch_pipe_m9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_m9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_m9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\"" {  } { { "db/dcfifo_csi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7v8 " "Found entity 1: dffpipe_7v8" {  } { { "db/dffpipe_7v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_7v8:dffpipe9 " "Elaborating entity \"dffpipe_7v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_7v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_m9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4h5 " "Found entity 1: cmpr_4h5" {  } { { "db/cmpr_4h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740189648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740189648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|cmpr_4h5:rdempty_eq_comp " "Elaborating entity \"cmpr_4h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_csi1:auto_generated\|cmpr_4h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_csi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740189648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740193237 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "accum:module_gen\[0\].accum_i\|buffer_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"accum:module_gen\[0\].accum_i\|buffer_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574740194484 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 255 " "Parameter TAP_DISTANCE set to 255" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574740194484 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 25 " "Parameter WIDTH set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574740194484 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574740194484 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574740194484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accum:module_gen\[0\].accum_i\|altshift_taps:buffer_rtl_0 " "Elaborated megafunction instantiation \"accum:module_gen\[0\].accum_i\|altshift_taps:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740194542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accum:module_gen\[0\].accum_i\|altshift_taps:buffer_rtl_0 " "Instantiated megafunction \"accum:module_gen\[0\].accum_i\|altshift_taps:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740194542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 255 " "Parameter \"TAP_DISTANCE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740194542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 25 " "Parameter \"WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574740194542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574740194542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkl " "Found entity 1: shift_taps_bkl" {  } { { "db/shift_taps_bkl.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_bkl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740194564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740194564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv71 " "Found entity 1: altsyncram_iv71" {  } { { "db/altsyncram_iv71.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_iv71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740194590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740194590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_97f " "Found entity 1: cntr_97f" {  } { { "db/cntr_97f.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740194619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740194619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574740194644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740194644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574740195394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574740196662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574740196662 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574740196885 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574740196885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3734 " "Implemented 3734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574740196886 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574740196886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3477 " "Implemented 3477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574740196886 ""} { "Info" "ICUT_CUT_TM_RAMS" "225 " "Implemented 225 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574740196886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574740196886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1116 " "Peak virtual memory: 1116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574740196907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:49:56 2019 " "Processing ended: Mon Nov 25 22:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574740196907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574740196907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574740196907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574740196907 ""}
