{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655802420585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655802420585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 10:07:00 2022 " "Processing started: Tue Jun 21 10:07:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655802420585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802420585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TennisCounter_Demo -c TennisCounter_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TennisCounter_Demo -c TennisCounter_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802420585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655802420933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655802420940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalgamefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalgamefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NormalGameFSM-Behav " "Found design unit 1: NormalGameFSM-Behav" {  } { { "NormalGameFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/NormalGameFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428314 ""} { "Info" "ISGN_ENTITY_NAME" "1 NormalGameFSM " "Found entity 1: NormalGameFSM" {  } { { "NormalGameFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/NormalGameFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenniscounter_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenniscounter_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TennisCounter_Demo-Structural " "Found design unit 1: TennisCounter_Demo-Structural" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""} { "Info" "ISGN_ENTITY_NAME" "1 TennisCounter_Demo " "Found entity 1: TennisCounter_Demo" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetFSM-Behav " "Found design unit 1: SetFSM-Behav" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""} { "Info" "ISGN_ENTITY_NAME" "1 SetFSM " "Found entity 1: SetFSM" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matchfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatchFSM-Behav " "Found design unit 1: MatchFSM-Behav" {  } { { "MatchFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/MatchFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatchFSM " "Found entity 1: MatchFSM" {  } { { "MatchFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/MatchFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiebreakgamefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiebreakgamefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TieBreakGameFSM-Behav " "Found design unit 1: TieBreakGameFSM-Behav" {  } { { "TieBreakGameFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TieBreakGameFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""} { "Info" "ISGN_ENTITY_NAME" "1 TieBreakGameFSM " "Found entity 1: TieBreakGameFSM" {  } { { "TieBreakGameFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TieBreakGameFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDecider-Behav " "Found design unit 1: HexDecider-Behav" {  } { { "HexDecider.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/HexDecider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDecider " "Found entity 1: HexDecider" {  } { { "HexDecider.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/HexDecider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servicefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servicefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ServiceFSM-Behav " "Found design unit 1: ServiceFSM-Behav" {  } { { "ServiceFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/ServiceFSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""} { "Info" "ISGN_ENTITY_NAME" "1 ServiceFSM " "Found entity 1: ServiceFSM" {  } { { "ServiceFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/ServiceFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalgamefsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalgamefsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NormalGameFSM_Tb-Stimulus " "Found design unit 1: NormalGameFSM_Tb-Stimulus" {  } { { "NormalGameFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/NormalGameFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""} { "Info" "ISGN_ENTITY_NAME" "1 NormalGameFSM_Tb " "Found entity 1: NormalGameFSM_Tb" {  } { { "NormalGameFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/NormalGameFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetFSM_Tb-Stimulus " "Found design unit 1: SetFSM_Tb-Stimulus" {  } { { "SetFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""} { "Info" "ISGN_ENTITY_NAME" "1 SetFSM_Tb " "Found entity 1: SetFSM_Tb" {  } { { "SetFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matchfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatchFSM_Tb-Stimulus " "Found design unit 1: MatchFSM_Tb-Stimulus" {  } { { "MatchFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/MatchFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatchFSM_Tb " "Found entity 1: MatchFSM_Tb" {  } { { "MatchFSM_Tb.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/MatchFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802428331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TennisCounter_Demo " "Elaborating entity \"TennisCounter_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655802428371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_quatroD_a TennisCounter_Demo.vhd(19) " "Verilog HDL or VHDL warning at TennisCounter_Demo.vhd(19): object \"s_quatroD_a\" assigned a value but never read" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_quatroD_b TennisCounter_Demo.vhd(19) " "Verilog HDL or VHDL warning at TennisCounter_Demo.vhd(19): object \"s_quatroD_b\" assigned a value but never read" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_seteD_a TennisCounter_Demo.vhd(131) " "VHDL Process Statement warning at TennisCounter_Demo.vhd(131): signal \"s_seteD_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_seteD_b TennisCounter_Demo.vhd(131) " "VHDL Process Statement warning at TennisCounter_Demo.vhd(131): signal \"s_seteD_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TennisCounter_Demo.vhd(131) " "VHDL Process Statement warning at TennisCounter_Demo.vhd(131): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..2\] TennisCounter_Demo.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[17..2\]\" at TennisCounter_Demo.vhd(13)" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] TennisCounter_Demo.vhd(14) " "Using initial value X (don't care) for net \"LEDG\[3\]\" at TennisCounter_Demo.vhd(14)" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428388 "|TennisCounter_Demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:s_debounceunit_a A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:s_debounceunit_a\"" {  } { { "TennisCounter_Demo.vhd" "s_debounceunit_a" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:s_debounceunit_reset A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:s_debounceunit_reset\"" {  } { { "TennisCounter_Demo.vhd" "s_debounceunit_reset" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NormalGameFSM NormalGameFSM:s_normal_fsm A:behav " "Elaborating entity \"NormalGameFSM\" using architecture \"A:behav\" for hierarchy \"NormalGameFSM:s_normal_fsm\"" {  } { { "TennisCounter_Demo.vhd" "s_normal_fsm" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SetFSM SetFSM:s_set_fsm_a A:behav " "Elaborating entity \"SetFSM\" using architecture \"A:behav\" for hierarchy \"SetFSM:s_set_fsm_a\"" {  } { { "TennisCounter_Demo.vhd" "s_set_fsm_a" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "quatroD SetFSM.vhd(9) " "VHDL Signal Declaration warning at SetFSM.vhd(9): used implicit default value for signal \"quatroD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayG SetFSM.vhd(41) " "VHDL Process Statement warning at SetFSM.vhd(41): inferring latch(es) for signal or variable \"displayG\", which holds its previous value in one or more paths through the process" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seisD SetFSM.vhd(41) " "VHDL Process Statement warning at SetFSM.vhd(41): inferring latch(es) for signal or variable \"seisD\", which holds its previous value in one or more paths through the process" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seteD SetFSM.vhd(41) " "VHDL Process Statement warning at SetFSM.vhd(41): inferring latch(es) for signal or variable \"seteD\", which holds its previous value in one or more paths through the process" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seteD SetFSM.vhd(41) " "Inferred latch for \"seteD\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seisD SetFSM.vhd(41) " "Inferred latch for \"seisD\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[0\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[0\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[1\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[1\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[2\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[2\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[3\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[3\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[4\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[4\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[5\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[5\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayG\[6\] SetFSM.vhd(41) " "Inferred latch for \"displayG\[6\]\" at SetFSM.vhd(41)" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 "|TennisCounter_Demo|SetFSM:s_set_fsm_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:s_debounceunit_aS A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:s_debounceunit_aS\"" {  } { { "TennisCounter_Demo.vhd" "s_debounceunit_aS" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MatchFSM MatchFSM:s_match_fsm A:behav " "Elaborating entity \"MatchFSM\" using architecture \"A:behav\" for hierarchy \"MatchFSM:s_match_fsm\"" {  } { { "TennisCounter_Demo.vhd" "s_match_fsm" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802428412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[0\] " "Latch SetFSM:s_set_fsm_a\|displayG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G3 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G3" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[1\] " "Latch SetFSM:s_set_fsm_a\|displayG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G4 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G4" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[2\] " "Latch SetFSM:s_set_fsm_a\|displayG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G1 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G1" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[3\] " "Latch SetFSM:s_set_fsm_a\|displayG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G3 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G3" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[4\] " "Latch SetFSM:s_set_fsm_a\|displayG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[5\] " "Latch SetFSM:s_set_fsm_a\|displayG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|displayG\[6\] " "Latch SetFSM:s_set_fsm_a\|displayG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[0\] " "Latch SetFSM:s_set_fsm_b\|displayG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G3 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G3" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[1\] " "Latch SetFSM:s_set_fsm_b\|displayG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G4 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G4" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[2\] " "Latch SetFSM:s_set_fsm_b\|displayG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G1 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G1" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[3\] " "Latch SetFSM:s_set_fsm_b\|displayG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G3 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G3" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[4\] " "Latch SetFSM:s_set_fsm_b\|displayG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[5\] " "Latch SetFSM:s_set_fsm_b\|displayG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|displayG\[6\] " "Latch SetFSM:s_set_fsm_b\|displayG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|seisD " "Latch SetFSM:s_set_fsm_a\|seisD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G5 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G5" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|seisD " "Latch SetFSM:s_set_fsm_b\|seisD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G5 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G5" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_a\|seteD " "Latch SetFSM:s_set_fsm_a\|seteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_a\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_a\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SetFSM:s_set_fsm_b\|seteD " "Latch SetFSM:s_set_fsm_b\|seteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SetFSM:s_set_fsm_b\|PS.G6 " "Ports D and ENA on the latch are fed by the same signal SetFSM:s_set_fsm_b\|PS.G6" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655802428955 ""}  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/SetFSM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655802428955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655802429132 "|TennisCounter_Demo|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655802429132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655802429222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655802429770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655802429770 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/LSD/ProjetoFinal/Projeto/TennisCounter_Demo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655802429819 "|TennisCounter_Demo|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655802429819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "612 " "Implemented 612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655802429819 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655802429819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "540 " "Implemented 540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655802429819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655802429819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655802429827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 10:07:09 2022 " "Processing ended: Tue Jun 21 10:07:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655802429827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655802429827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655802429827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802429827 ""}
