## This repository contains my coursework in Verilog HDL and project work, with SystemVerilog and C content to be updated.
