<stg><name>shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln241"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val

]]></Node>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:2 %p_03_i = memshiftread i16 @_ssdm_op_MemShiftRead.[128 x i16]P0A, i16 127, i16 %in_elem_0_0_0_0_0_val_read, i1 1

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
entry:3 %p_0_i = memshiftread i16 @_ssdm_op_MemShiftRead.[128 x i16]P0A, i16 127, i16 %p_03_i, i1 1

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16">
<![CDATA[
entry:4 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16">
<![CDATA[
entry:5 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16">
<![CDATA[
entry:6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16">
<![CDATA[
entry:7 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16">
<![CDATA[
entry:8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16">
<![CDATA[
entry:9 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:13 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:14 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:15 %store_ln201 = store i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:16 %store_ln214 = store i16 %p_0_i, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:17 %store_ln214 = store i16 %p_03_i, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:18 %store_ln214 = store i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
entry:19 %ret_ln241 = ret

]]></Node>
<StgValue><ssdm name="ret_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="in_elem_0_0_0_0_0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</port>
<port id="24" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36"/></StgValue>
</port>
<port id="25" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33"/></StgValue>
</port>
<port id="26" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30"/></StgValue>
</port>
<port id="27" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35"/></StgValue>
</port>
<port id="28" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32"/></StgValue>
</port>
<port id="29" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38"/></StgValue>
</port>
<port id="30" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37"/></StgValue>
</port>
<port id="31" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34"/></StgValue>
</port>
<port id="32" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31"/></StgValue>
</port>
<port id="33" name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecPipeline" to="specpipeline_ln241" fromId="35" toId="2">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln241" fromId="37" toId="2">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specpipeline_ln241" fromId="39" toId="2">
</dataflow>
<dataflow id="41" from="StgValue_39" to="specpipeline_ln241" fromId="39" toId="2">
</dataflow>
<dataflow id="42" from="StgValue_39" to="specpipeline_ln241" fromId="39" toId="2">
</dataflow>
<dataflow id="44" from="empty_1" to="specpipeline_ln241" fromId="43" toId="2">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_0_0_0_0_0_val_read" fromId="45" toId="3">
</dataflow>
<dataflow id="47" from="in_elem_0_0_0_0_0_val" to="in_elem_0_0_0_0_0_val_read" fromId="23" toId="3">
</dataflow>
<dataflow id="49" from="_ssdm_op_MemShiftRead.[128 x i16]P0A" to="p_03_i" fromId="48" toId="4">
</dataflow>
<dataflow id="51" from="StgValue_50" to="p_03_i" fromId="50" toId="4">
</dataflow>
<dataflow id="52" from="in_elem_0_0_0_0_0_val_read" to="p_03_i" fromId="3" toId="4">
</dataflow>
<dataflow id="54" from="StgValue_53" to="p_03_i" fromId="53" toId="4">
</dataflow>
<dataflow id="55" from="_ssdm_op_MemShiftRead.[128 x i16]P0A" to="p_0_i" fromId="48" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_56" to="p_0_i" fromId="56" toId="5">
</dataflow>
<dataflow id="58" from="p_03_i" to="p_0_i" fromId="4" toId="5">
</dataflow>
<dataflow id="59" from="StgValue_53" to="p_0_i" fromId="53" toId="5">
</dataflow>
<dataflow id="60" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39" fromId="24" toId="6">
</dataflow>
<dataflow id="61" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40" fromId="25" toId="7">
</dataflow>
<dataflow id="62" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41" fromId="26" toId="8">
</dataflow>
<dataflow id="63" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42" fromId="27" toId="9">
</dataflow>
<dataflow id="64" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43" fromId="28" toId="10">
</dataflow>
<dataflow id="65" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38" to="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44" fromId="29" toId="11">
</dataflow>
<dataflow id="66" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39" to="store_ln201" fromId="6" toId="12">
</dataflow>
<dataflow id="67" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37" to="store_ln201" fromId="30" toId="12">
</dataflow>
<dataflow id="68" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40" to="store_ln201" fromId="7" toId="13">
</dataflow>
<dataflow id="69" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34" to="store_ln201" fromId="31" toId="13">
</dataflow>
<dataflow id="70" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41" to="store_ln201" fromId="8" toId="14">
</dataflow>
<dataflow id="71" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31" to="store_ln201" fromId="32" toId="14">
</dataflow>
<dataflow id="72" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42" to="store_ln201" fromId="9" toId="15">
</dataflow>
<dataflow id="73" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36" to="store_ln201" fromId="24" toId="15">
</dataflow>
<dataflow id="74" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43" to="store_ln201" fromId="10" toId="16">
</dataflow>
<dataflow id="75" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33" to="store_ln201" fromId="25" toId="16">
</dataflow>
<dataflow id="76" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44" to="store_ln201" fromId="11" toId="17">
</dataflow>
<dataflow id="77" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30" to="store_ln201" fromId="26" toId="17">
</dataflow>
<dataflow id="78" from="p_0_i" to="store_ln214" fromId="5" toId="18">
</dataflow>
<dataflow id="79" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35" to="store_ln214" fromId="27" toId="18">
</dataflow>
<dataflow id="80" from="p_03_i" to="store_ln214" fromId="4" toId="19">
</dataflow>
<dataflow id="81" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32" to="store_ln214" fromId="28" toId="19">
</dataflow>
<dataflow id="82" from="in_elem_0_0_0_0_0_val_read" to="store_ln214" fromId="3" toId="20">
</dataflow>
<dataflow id="83" from="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38" to="store_ln214" fromId="29" toId="20">
</dataflow>
</dataflows>


</stg>
