multiline_comment|/*&n; *  linux/arch/arm/mach-integrator/core.c&n; *&n; *  Copyright (C) 2000-2003 Deep Blue Solutions Ltd&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2, as&n; * published by the Free Software Foundation.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/device.h&gt;
macro_line|#include &lt;linux/spinlock.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/hardware/amba.h&gt;
macro_line|#include &lt;asm/arch/cm.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/leds.h&gt;
macro_line|#include &lt;asm/mach/time.h&gt;
macro_line|#include &quot;common.h&quot;
DECL|variable|rtc_device
r_static
r_struct
id|amba_device
id|rtc_device
op_assign
(brace
dot
id|dev
op_assign
(brace
dot
id|bus_id
op_assign
l_string|&quot;mb:15&quot;
comma
)brace
comma
dot
id|res
op_assign
(brace
dot
id|start
op_assign
id|INTEGRATOR_RTC_BASE
comma
dot
id|end
op_assign
id|INTEGRATOR_RTC_BASE
op_plus
id|SZ_4K
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
dot
id|irq
op_assign
(brace
id|IRQ_RTCINT
comma
id|NO_IRQ
)brace
comma
dot
id|periphid
op_assign
l_int|0x00041030
comma
)brace
suffix:semicolon
DECL|variable|uart0_device
r_static
r_struct
id|amba_device
id|uart0_device
op_assign
(brace
dot
id|dev
op_assign
(brace
dot
id|bus_id
op_assign
l_string|&quot;mb:16&quot;
comma
)brace
comma
dot
id|res
op_assign
(brace
dot
id|start
op_assign
id|INTEGRATOR_UART0_BASE
comma
dot
id|end
op_assign
id|INTEGRATOR_UART0_BASE
op_plus
id|SZ_4K
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
dot
id|irq
op_assign
(brace
id|IRQ_UARTINT0
comma
id|NO_IRQ
)brace
comma
dot
id|periphid
op_assign
l_int|0x0041010
comma
)brace
suffix:semicolon
DECL|variable|uart1_device
r_static
r_struct
id|amba_device
id|uart1_device
op_assign
(brace
dot
id|dev
op_assign
(brace
dot
id|bus_id
op_assign
l_string|&quot;mb:17&quot;
comma
)brace
comma
dot
id|res
op_assign
(brace
dot
id|start
op_assign
id|INTEGRATOR_UART1_BASE
comma
dot
id|end
op_assign
id|INTEGRATOR_UART1_BASE
op_plus
id|SZ_4K
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
dot
id|irq
op_assign
(brace
id|IRQ_UARTINT1
comma
id|NO_IRQ
)brace
comma
dot
id|periphid
op_assign
l_int|0x0041010
comma
)brace
suffix:semicolon
DECL|variable|kmi0_device
r_static
r_struct
id|amba_device
id|kmi0_device
op_assign
(brace
dot
id|dev
op_assign
(brace
dot
id|bus_id
op_assign
l_string|&quot;mb:18&quot;
comma
)brace
comma
dot
id|res
op_assign
(brace
dot
id|start
op_assign
id|KMI0_BASE
comma
dot
id|end
op_assign
id|KMI0_BASE
op_plus
id|SZ_4K
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
dot
id|irq
op_assign
(brace
id|IRQ_KMIINT0
comma
id|NO_IRQ
)brace
comma
dot
id|periphid
op_assign
l_int|0x00041050
comma
)brace
suffix:semicolon
DECL|variable|kmi1_device
r_static
r_struct
id|amba_device
id|kmi1_device
op_assign
(brace
dot
id|dev
op_assign
(brace
dot
id|bus_id
op_assign
l_string|&quot;mb:19&quot;
comma
)brace
comma
dot
id|res
op_assign
(brace
dot
id|start
op_assign
id|KMI1_BASE
comma
dot
id|end
op_assign
id|KMI1_BASE
op_plus
id|SZ_4K
op_minus
l_int|1
comma
dot
id|flags
op_assign
id|IORESOURCE_MEM
comma
)brace
comma
dot
id|irq
op_assign
(brace
id|IRQ_KMIINT1
comma
id|NO_IRQ
)brace
comma
dot
id|periphid
op_assign
l_int|0x00041050
comma
)brace
suffix:semicolon
DECL|variable|__initdata
r_static
r_struct
id|amba_device
op_star
id|amba_devs
(braket
)braket
id|__initdata
op_assign
(brace
op_amp
id|rtc_device
comma
op_amp
id|uart0_device
comma
op_amp
id|uart1_device
comma
op_amp
id|kmi0_device
comma
op_amp
id|kmi1_device
comma
)brace
suffix:semicolon
DECL|function|integrator_init
r_static
r_int
id|__init
id|integrator_init
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|ARRAY_SIZE
c_func
(paren
id|amba_devs
)paren
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|amba_device
op_star
id|d
op_assign
id|amba_devs
(braket
id|i
)braket
suffix:semicolon
id|amba_device_register
c_func
(paren
id|d
comma
op_amp
id|iomem_resource
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|integrator_init
id|arch_initcall
c_func
(paren
id|integrator_init
)paren
suffix:semicolon
DECL|macro|CM_CTRL
mdefine_line|#define CM_CTRL&t;IO_ADDRESS(INTEGRATOR_HDR_BASE) + INTEGRATOR_HDR_CTRL_OFFSET
DECL|variable|cm_lock
r_static
id|spinlock_t
id|cm_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
multiline_comment|/**&n; * cm_control - update the CM_CTRL register.&n; * @mask: bits to change&n; * @set: bits to set&n; */
DECL|function|cm_control
r_void
id|cm_control
c_func
(paren
id|u32
id|mask
comma
id|u32
id|set
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|u32
id|val
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|cm_lock
comma
id|flags
)paren
suffix:semicolon
id|val
op_assign
id|readl
c_func
(paren
id|CM_CTRL
)paren
op_amp
op_complement
id|mask
suffix:semicolon
id|writel
c_func
(paren
id|val
op_or
id|set
comma
id|CM_CTRL
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|cm_lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|cm_control
id|EXPORT_SYMBOL
c_func
(paren
id|cm_control
)paren
suffix:semicolon
multiline_comment|/*&n; * Where is the timer (VA)?&n; */
DECL|macro|TIMER0_VA_BASE
mdefine_line|#define TIMER0_VA_BASE (IO_ADDRESS(INTEGRATOR_CT_BASE)+0x00000000)
DECL|macro|TIMER1_VA_BASE
mdefine_line|#define TIMER1_VA_BASE (IO_ADDRESS(INTEGRATOR_CT_BASE)+0x00000100)
DECL|macro|TIMER2_VA_BASE
mdefine_line|#define TIMER2_VA_BASE (IO_ADDRESS(INTEGRATOR_CT_BASE)+0x00000200)
DECL|macro|VA_IC_BASE
mdefine_line|#define VA_IC_BASE     IO_ADDRESS(INTEGRATOR_IC_BASE) 
multiline_comment|/*&n; * How long is the timer interval?&n; */
DECL|macro|TIMER_INTERVAL
mdefine_line|#define TIMER_INTERVAL&t;(TICKS_PER_uSEC * mSEC_10)
macro_line|#if TIMER_INTERVAL &gt;= 0x100000
DECL|macro|TICKS2USECS
mdefine_line|#define TICKS2USECS(x)&t;(256 * (x) / TICKS_PER_uSEC)
macro_line|#elif TIMER_INTERVAL &gt;= 0x10000
DECL|macro|TICKS2USECS
mdefine_line|#define TICKS2USECS(x)&t;(16 * (x) / TICKS_PER_uSEC)
macro_line|#else
DECL|macro|TICKS2USECS
mdefine_line|#define TICKS2USECS(x)&t;((x) / TICKS_PER_uSEC)
macro_line|#endif
multiline_comment|/*&n; * What does it look like?&n; */
DECL|struct|TimerStruct
r_typedef
r_struct
id|TimerStruct
(brace
DECL|member|TimerLoad
r_int
r_int
id|TimerLoad
suffix:semicolon
DECL|member|TimerValue
r_int
r_int
id|TimerValue
suffix:semicolon
DECL|member|TimerControl
r_int
r_int
id|TimerControl
suffix:semicolon
DECL|member|TimerClear
r_int
r_int
id|TimerClear
suffix:semicolon
DECL|typedef|TimerStruct_t
)brace
id|TimerStruct_t
suffix:semicolon
DECL|variable|timer_reload
r_static
r_int
r_int
id|timer_reload
suffix:semicolon
multiline_comment|/*&n; * Returns number of ms since last clock interrupt.  Note that interrupts&n; * will have been disabled by do_gettimeoffset()&n; */
DECL|function|integrator_gettimeoffset
r_int
r_int
id|integrator_gettimeoffset
c_func
(paren
r_void
)paren
(brace
r_volatile
id|TimerStruct_t
op_star
id|timer1
op_assign
(paren
id|TimerStruct_t
op_star
)paren
id|TIMER1_VA_BASE
suffix:semicolon
r_int
r_int
id|ticks1
comma
id|ticks2
comma
id|status
suffix:semicolon
multiline_comment|/*&n;&t; * Get the current number of ticks.  Note that there is a race&n;&t; * condition between us reading the timer and checking for&n;&t; * an interrupt.  We get around this by ensuring that the&n;&t; * counter has not reloaded between our two reads.&n;&t; */
id|ticks2
op_assign
id|timer1-&gt;TimerValue
op_amp
l_int|0xffff
suffix:semicolon
r_do
(brace
id|ticks1
op_assign
id|ticks2
suffix:semicolon
id|status
op_assign
id|__raw_readl
c_func
(paren
id|VA_IC_BASE
op_plus
id|IRQ_RAW_STATUS
)paren
suffix:semicolon
id|ticks2
op_assign
id|timer1-&gt;TimerValue
op_amp
l_int|0xffff
suffix:semicolon
)brace
r_while
c_loop
(paren
id|ticks2
OG
id|ticks1
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Number of ticks since last interrupt.&n;&t; */
id|ticks1
op_assign
id|timer_reload
op_minus
id|ticks2
suffix:semicolon
multiline_comment|/*&n;&t; * Interrupt pending?  If so, we&squot;ve reloaded once already.&n;&t; */
r_if
c_cond
(paren
id|status
op_amp
(paren
l_int|1
op_lshift
id|IRQ_TIMERINT1
)paren
)paren
id|ticks1
op_add_assign
id|timer_reload
suffix:semicolon
multiline_comment|/*&n;&t; * Convert the ticks to usecs&n;&t; */
r_return
id|TICKS2USECS
c_func
(paren
id|ticks1
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * IRQ handler for the timer&n; */
r_static
id|irqreturn_t
DECL|function|integrator_timer_interrupt
id|integrator_timer_interrupt
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_volatile
id|TimerStruct_t
op_star
id|timer1
op_assign
(paren
r_volatile
id|TimerStruct_t
op_star
)paren
id|TIMER1_VA_BASE
suffix:semicolon
singleline_comment|// ...clear the interrupt
id|timer1-&gt;TimerClear
op_assign
l_int|1
suffix:semicolon
id|timer_tick
c_func
(paren
id|regs
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|variable|integrator_timer_irq
r_static
r_struct
id|irqaction
id|integrator_timer_irq
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;Integrator Timer Tick&quot;
comma
dot
id|flags
op_assign
id|SA_INTERRUPT
comma
dot
id|handler
op_assign
id|integrator_timer_interrupt
)brace
suffix:semicolon
multiline_comment|/*&n; * Set up timer interrupt, and return the current time in seconds.&n; */
DECL|function|integrator_time_init
r_void
id|__init
id|integrator_time_init
c_func
(paren
r_int
r_int
id|reload
comma
r_int
r_int
id|ctrl
)paren
(brace
r_volatile
id|TimerStruct_t
op_star
id|timer0
op_assign
(paren
r_volatile
id|TimerStruct_t
op_star
)paren
id|TIMER0_VA_BASE
suffix:semicolon
r_volatile
id|TimerStruct_t
op_star
id|timer1
op_assign
(paren
r_volatile
id|TimerStruct_t
op_star
)paren
id|TIMER1_VA_BASE
suffix:semicolon
r_volatile
id|TimerStruct_t
op_star
id|timer2
op_assign
(paren
r_volatile
id|TimerStruct_t
op_star
)paren
id|TIMER2_VA_BASE
suffix:semicolon
r_int
r_int
id|timer_ctrl
op_assign
l_int|0x80
op_or
l_int|0x40
suffix:semicolon
multiline_comment|/* periodic */
id|timer_reload
op_assign
id|reload
suffix:semicolon
id|timer_ctrl
op_or_assign
id|ctrl
suffix:semicolon
r_if
c_cond
(paren
id|timer_reload
OG
l_int|0x100000
)paren
(brace
id|timer_reload
op_rshift_assign
l_int|8
suffix:semicolon
id|timer_ctrl
op_or_assign
l_int|0x08
suffix:semicolon
multiline_comment|/* /256 */
)brace
r_else
r_if
c_cond
(paren
id|timer_reload
OG
l_int|0x010000
)paren
(brace
id|timer_reload
op_rshift_assign
l_int|4
suffix:semicolon
id|timer_ctrl
op_or_assign
l_int|0x04
suffix:semicolon
multiline_comment|/* /16 */
)brace
multiline_comment|/*&n;&t; * Initialise to a known state (all timers off)&n;&t; */
id|timer0-&gt;TimerControl
op_assign
l_int|0
suffix:semicolon
id|timer1-&gt;TimerControl
op_assign
l_int|0
suffix:semicolon
id|timer2-&gt;TimerControl
op_assign
l_int|0
suffix:semicolon
id|timer1-&gt;TimerLoad
op_assign
id|timer_reload
suffix:semicolon
id|timer1-&gt;TimerValue
op_assign
id|timer_reload
suffix:semicolon
id|timer1-&gt;TimerControl
op_assign
id|timer_ctrl
suffix:semicolon
multiline_comment|/* &n;&t; * Make irqs happen for the system timer&n;&t; */
id|setup_irq
c_func
(paren
id|IRQ_TIMERINT1
comma
op_amp
id|integrator_timer_irq
)paren
suffix:semicolon
)brace
eof
