<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO40" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 12 09 07:56:24.120" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="FIFO40.lpc" type="lpc" modified="2022 12 09 07:56:22.435"/>
		<File name="FIFO40.vhd" type="top_level_vhdl" modified="2022 12 09 07:56:22.477"/>
		<File name="FIFO40_tmpl.vhd" type="template_vhdl" modified="2022 12 09 07:56:22.477"/>
		<File name="tb_FIFO40_tmpl.vhd" type="testbench_vhdl" modified="2022 12 09 07:56:22.477"/>
  </Package>
</DiamondModule>
