Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.101,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.442,--
"Core (Slow 900mV 85C Model)",0.258,0.085
"Core Recovery/Removal (Slow 900mV 85C Model)",0.829,0.496
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.306,5.102
"Write (Slow 900mV 85C Model)",-0.078,-0.078
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.093,0.709
"Bus Turnaround Time (Slow 900mV 0C Model)",5.468,--
"Core (Slow 900mV 0C Model)",0.45,0.134
"Core Recovery/Removal (Slow 900mV 0C Model)",1.079,0.474
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.428,5.181
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.065,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.653,0.132
"Core Recovery/Removal (Fast 900mV 0C Model)",2.412,0.27
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",2.929,5.625
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
