# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/types.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/active_demux.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/class.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/comparator_16_32b.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/comparator_2_32b.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/counter.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/image.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/mux.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/ram.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/src/reg.vhd" \
"../../../../../final_project/source_code/FPGA_VHDL_code_and_data/sim/KSC_test.vhd" \

# Do not sort compile order
nosort
