EESchema Schematic File Version 2
LIBS:power
LIBS:OHDSP-Lib
LIBS:OHDSP-XOVER-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title ""
Date "10 feb 2015"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1600 800  1800 1650
U 54BE4270
F0 "ADAU1701" 50
F1 "ADAU1701.sch" 50
F2 "ADCIN_LRCLK0" I L 1600 900 60 
F3 "ADCIN_BCLK0" I L 1600 1000 60 
F4 "ADCIN_SDATA0" I L 1600 1100 60 
F5 "ADCIN_SDATA1" I L 1600 1200 60 
F6 "ADCIN_SDATA2" I L 1600 1300 60 
F7 "ADCIN_SDATA3" I L 1600 1400 60 
F8 "DACOUT_LRCLK0" O R 3400 900 60 
F9 "DACOUT_BCLK0" O R 3400 1000 60 
F10 "DACOUT_SDATA0" O R 3400 1100 60 
F11 "DACOUT_SDATA1" O R 3400 1200 60 
F12 "DACOUT_SDATA2" O R 3400 1300 60 
F13 "DACOUT_SDATA3" O R 3400 1400 60 
F14 "I2C_SCL" B R 3400 1550 60 
F15 "I2C_SDA" B R 3400 1650 60 
F16 "DAC_VOUT0" O R 3400 1800 60 
F17 "RST_OUT" O L 1600 1800 60 
F18 "RST_IN1" I L 1600 1700 60 
F19 "DAC_VOUT1" O R 3400 1900 60 
F20 "DAC_VOUT2" O R 3400 2000 60 
F21 "DAC_VOUT3" O R 3400 2100 60 
F22 "ADC_IN0" I L 1600 2100 60 
F23 "ADC_IN1" I L 1600 2200 60 
F24 "RST_IN2" I L 1600 1600 60 
F25 "MCLK" I L 1600 1950 60 
F26 "SELFBOOT_WP" I R 3400 2350 60 
F27 "SELFBOOT_EN" I R 3400 2250 60 
$EndSheet
$Sheet
S 9250 2300 1650 1200
U 54E20ECF
F0 "ClockFanout" 60
F1 "ClockFanout.sch" 60
F2 "MCLK_OUT1" O L 9250 2750 60 
F3 "MCLK_OUT2" O L 9250 2900 60 
F4 "MCLK_OUT3" O L 9250 3050 60 
$EndSheet
Text Label 950  900  0    60   ~ 0
IN_LRCLK0
Text Label 950  1000 0    60   ~ 0
IN_BCLK0
Text Label 950  1100 0    60   ~ 0
IN_SDATA0
Text Label 950  1200 0    60   ~ 0
IN_SDATA1
Text Label 950  1400 0    60   ~ 0
IN_SDATA3
Text Label 950  1300 0    60   ~ 0
IN_SDATA2
Wire Wire Line
	950  900  1600 900 
Wire Wire Line
	1600 1000 950  1000
Wire Wire Line
	950  1100 1600 1100
Wire Wire Line
	1600 1200 950  1200
Wire Wire Line
	1600 1300 950  1300
Wire Wire Line
	950  1400 1600 1400
Text Label 4000 900  2    60   ~ 0
OUT_LRCLK0
Text Label 4000 1000 2    60   ~ 0
OUT_BCLK0
Text Label 4000 1100 2    60   ~ 0
OUT_SDATA0
Wire Wire Line
	3400 900  4000 900 
Wire Wire Line
	4000 1000 3400 1000
Wire Wire Line
	3400 1100 4000 1100
Text Label 4000 1200 2    60   ~ 0
OUT_SDATA1
Wire Wire Line
	3400 1200 4000 1200
Text Label 4000 1300 2    60   ~ 0
OUT_SDATA2
Wire Wire Line
	3400 1300 4000 1300
Text Label 4000 1400 2    60   ~ 0
OUT_SDATA3
Wire Wire Line
	3400 1400 4000 1400
Text Label 3650 1650 2    60   ~ 0
SDA
Text Label 3650 1550 2    60   ~ 0
SCL
Wire Wire Line
	3400 1650 3650 1650
Wire Wire Line
	3400 1550 3650 1550
Text Label 7450 4250 2    60   ~ 0
SDA
Text Label 7450 4150 2    60   ~ 0
SCL
Wire Wire Line
	6900 4250 7450 4250
Wire Wire Line
	6900 4150 7450 4150
Text Notes 7000 7100 0    59   ~ 0
Copyright Paul Janicki 2015\n\nLicensed under the TAPR Open Hardware License (www.tapr.org/OHL).\n\nThis documentation is distributed\nWITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF\nMERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A\nPARTICULAR PURPOSE.\n
Text Label 950  1600 0    60   ~ 0
PI_RESET
Wire Wire Line
	950  1600 1600 1600
Text Label 950  1700 0    60   ~ 0
ADI_RESET
Wire Wire Line
	950  1700 1600 1700
Text Label 950  2100 0    60   ~ 0
ANA_IN1
Text Label 950  2200 0    60   ~ 0
ANA_IN2
Wire Wire Line
	950  2100 1600 2100
Wire Wire Line
	1600 2200 950  2200
Text Label 3950 1800 2    60   ~ 0
ANA_OUT1
Text Label 3950 1900 2    60   ~ 0
ANA_OUT2
Text Label 3950 2000 2    60   ~ 0
ANA_OUT3
Text Label 3950 2100 2    60   ~ 0
ANA_OUT4
Wire Wire Line
	3400 1800 3950 1800
Wire Wire Line
	3400 1900 3950 1900
Wire Wire Line
	3400 2000 3950 2000
Wire Wire Line
	3400 2100 3950 2100
Text Label 4000 2750 2    60   ~ 0
ANA_OUT1
Text Label 4000 2850 2    60   ~ 0
ANA_OUT2
Text Label 4000 2950 2    60   ~ 0
ANA_OUT3
Text Label 4000 3050 2    60   ~ 0
ANA_OUT4
Wire Wire Line
	3400 2750 4000 2750
Wire Wire Line
	3400 2850 4000 2850
Wire Wire Line
	3400 2950 4000 2950
Wire Wire Line
	3400 3050 4000 3050
Text Label 950  2750 0    60   ~ 0
ANA_IN1
Text Label 950  2850 0    60   ~ 0
ANA_IN2
Wire Wire Line
	950  2750 1600 2750
Wire Wire Line
	1600 2850 950  2850
Text Label 8850 2750 0    60   ~ 0
MCLK1
Text Label 8850 2900 0    60   ~ 0
MCLK2
Text Label 8850 3050 0    60   ~ 0
MCLK3
Wire Wire Line
	8850 2750 9250 2750
Wire Wire Line
	9250 2900 8850 2900
Wire Wire Line
	8850 3050 9250 3050
Text Label 950  1950 0    60   ~ 0
MCLK1
Wire Wire Line
	950  1950 1600 1950
Text Label 950  1800 0    60   ~ 0
GLB_RESET
Wire Wire Line
	950  1800 1600 1800
$Sheet
S 9250 900  1500 1050
U 5574D2FB
F0 "PSU" 60
F1 "PSU.sch" 60
$EndSheet
$Sheet
S 4850 3600 2050 2550
U 55781C1C
F0 "AD1937 CODEC" 60
F1 "AD1937 CODEC.sch" 60
F2 "CODECDAC_LRCLK" I L 4850 3700 60 
F3 "CODECDAC_BCLK" I L 4850 3800 60 
F4 "CODECDAC_SDATA0" I L 4850 3900 60 
F5 "CODECDAC_SDATA1" I L 4850 4000 60 
F6 "CODECDAC_SDATA2" I L 4850 4100 60 
F7 "CODECDAC_SDATA3" I L 4850 4200 60 
F8 "CODECADC_LRCLK" O R 6900 3700 60 
F9 "CODECADC_BCLK" O R 6900 3800 60 
F10 "CODECADC_SDATA0" O R 6900 3900 60 
F11 "CODECADC_SDATA1" O R 6900 4000 60 
F12 "I2C_SCL" B R 6900 4150 60 
F13 "I2C_SDA" B R 6900 4250 60 
F14 "DAC_OUT1_LP" O L 4850 4400 60 
F15 "CODEC_MCLK" I R 6900 4400 60 
F16 "ADC_IN1_LP" I R 6900 4550 60 
F17 "ADC_IN1_LN" I R 6900 4650 60 
F18 "ADC_IN2_LP" I R 6900 5000 60 
F19 "ADC_IN2_LN" I R 6900 5100 60 
F20 "ADC_IN1_RP" I R 6900 4750 60 
F21 "ADC_IN1_RN" I R 6900 4850 60 
F22 "ADC_IN2_RP" I R 6900 5200 60 
F23 "ADC_IN2_RN" I R 6900 5300 60 
F24 "DAC_OUT1_LN" O L 4850 4500 60 
F25 "DAC_OUT1_RP" O L 4850 4600 60 
F26 "DAC_OUT1_RN" O L 4850 4700 60 
F27 "DAC_OUT2_LP" O L 4850 4800 60 
F28 "DAC_OUT2_LN" O L 4850 4900 60 
F29 "DAC_OUT2_RP" O L 4850 5000 60 
F30 "DAC_OUT2_RN" O L 4850 5100 60 
F31 "DAC_OUT3_LP" O L 4850 5250 60 
F32 "DAC_OUT3_LN" O L 4850 5350 60 
F33 "DAC_OUT3_RP" O L 4850 5450 60 
F34 "DAC_OUT3_RN" O L 4850 5550 60 
F35 "DAC_OUT4_LP" O L 4850 5650 60 
F36 "DAC_OUT4_LN" O L 4850 5750 60 
F37 "DAC_OUT4_RP" O L 4850 5850 60 
F38 "DAC_OUT4_RN" O L 4850 5950 60 
F39 "CODEC_RST" I R 6900 5950 60 
F40 "AD1937_CM" O R 6900 5600 60 
$EndSheet
$Sheet
S 1600 2650 1800 550 
U 54E8D6A6
F0 "Connectors" 60
F1 "Connectors.sch" 60
F2 "ANA_IN1" O L 1600 2750 60 
F3 "ANA_IN2" O L 1600 2850 60 
F4 "ANA_OUT1" I R 3400 2750 60 
F5 "ANA_OUT2" I R 3400 2850 60 
F6 "ANA_OUT3" I R 3400 2950 60 
F7 "ANA_OUT4" I R 3400 3050 60 
$EndSheet
Text Label 7450 3700 2    60   ~ 0
IN_LRCLK0
Text Label 7450 3800 2    60   ~ 0
IN_BCLK0
Text Label 7450 3900 2    60   ~ 0
IN_SDATA0
Text Label 7450 4000 2    60   ~ 0
IN_SDATA1
Wire Wire Line
	7450 3700 6900 3700
Wire Wire Line
	6900 3800 7450 3800
Wire Wire Line
	7450 3900 6900 3900
Wire Wire Line
	6900 4000 7450 4000
Text Label 4250 3700 0    60   ~ 0
OUT_LRCLK0
Text Label 4250 3800 0    60   ~ 0
OUT_BCLK0
Text Label 4250 3900 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	4850 3700 4250 3700
Wire Wire Line
	4250 3800 4850 3800
Wire Wire Line
	4850 3900 4250 3900
Text Label 4250 4000 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	4850 4000 4250 4000
Text Label 4250 4100 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	4850 4100 4250 4100
Text Label 4250 4200 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	4850 4200 4250 4200
Text Label 7450 4400 2    60   ~ 0
MCLK2
Wire Wire Line
	7450 4400 6900 4400
Text Label 7450 5950 2    60   ~ 0
GLB_RESET
Wire Wire Line
	6900 5950 7450 5950
$Sheet
S 7900 4450 1800 1300
U 55785217
F0 "AD1937_AnaIn" 60
F1 "AD1937_AnaIn.sch" 60
F2 "ANAIN_CM_IN" I L 7900 5650 60 
F3 "AD1937_ANAIN_1P" O L 7900 4600 60 
F4 "AD1937_ANAIN_1N" O L 7900 4700 60 
F5 "AD1937_ANAIN_3P" O L 7900 5100 60 
F6 "AD1937_ANAIN_3N" O L 7900 5200 60 
F7 "AD1937_ANAIN_2P" O L 7900 4850 60 
F8 "AD1937_ANAIN_2N" O L 7900 4950 60 
F9 "AD1937_ANAIN_4P" O L 7900 5350 60 
F10 "AD1937_ANAIN_4N" O L 7900 5450 60 
$EndSheet
$Sheet
S 2300 3650 1200 1150
U 557A1433
F0 "AD1937_DigiOut_1To4" 60
F1 "AD1937_DigiOut_1To4.sch" 60
F2 "DIGIOUT_1P" I R 3500 3800 60 
F3 "DIGIOUT_1N" I R 3500 3900 60 
F4 "DIGIOUT_2P" I R 3500 4050 60 
F5 "DIGIOUT_2N" I R 3500 4150 60 
F6 "DIGIOUT_3P" I R 3500 4300 60 
F7 "DIGIOUT_3N" I R 3500 4400 60 
F8 "DIGIOUT_4P" I R 3500 4550 60 
F9 "DIGIOUT_4N" I R 3500 4650 60 
$EndSheet
$Sheet
S 2300 5050 1200 1100
U 557C517E
F0 "AD1937_DigiOut_5To8" 60
F1 "AD1937_DigiOut_5To8.sch" 60
F2 "DIGIOUT_5P" I R 3500 5150 60 
F3 "DIGIOUT_5N" I R 3500 5250 60 
F4 "DIGIOUT_6P" I R 3500 5400 60 
F5 "DIGIOUT_6N" I R 3500 5500 60 
F6 "DIGIOUT_7P" I R 3500 5650 60 
F7 "DIGIOUT_7N" I R 3500 5750 60 
F8 "DIGIOUT_8P" I R 3500 5900 60 
F9 "DIGIOUT_8N" I R 3500 6000 60 
$EndSheet
Wire Wire Line
	3500 3800 4150 3800
Wire Wire Line
	4150 3800 4150 4400
Wire Wire Line
	4150 4400 4850 4400
Wire Wire Line
	4850 4500 4100 4500
Wire Wire Line
	4100 4500 4100 3900
Wire Wire Line
	4100 3900 3500 3900
Wire Wire Line
	3500 4050 4050 4050
Wire Wire Line
	4050 4050 4050 4600
Wire Wire Line
	4050 4600 4850 4600
Wire Wire Line
	4850 4700 4000 4700
Wire Wire Line
	4000 4700 4000 4150
Wire Wire Line
	4000 4150 3500 4150
Wire Wire Line
	3500 4300 3950 4300
Wire Wire Line
	3950 4300 3950 4800
Wire Wire Line
	3950 4800 4850 4800
Wire Wire Line
	4850 4900 3900 4900
Wire Wire Line
	3900 4900 3900 4400
Wire Wire Line
	3900 4400 3500 4400
Wire Wire Line
	3500 4550 3850 4550
Wire Wire Line
	3850 4550 3850 5000
Wire Wire Line
	3850 5000 4850 5000
Wire Wire Line
	4850 5100 3800 5100
Wire Wire Line
	3800 5100 3800 4650
Wire Wire Line
	3800 4650 3500 4650
Wire Wire Line
	4850 5250 3750 5250
Wire Wire Line
	3750 5250 3750 5150
Wire Wire Line
	3750 5150 3500 5150
Wire Wire Line
	3500 5250 3700 5250
Wire Wire Line
	3700 5250 3700 5350
Wire Wire Line
	3700 5350 4850 5350
Wire Wire Line
	4850 5450 3700 5450
Wire Wire Line
	3700 5450 3700 5400
Wire Wire Line
	3700 5400 3500 5400
Wire Wire Line
	3500 5500 3650 5500
Wire Wire Line
	3650 5500 3650 5550
Wire Wire Line
	3650 5550 4850 5550
Wire Wire Line
	4850 5650 3500 5650
Wire Wire Line
	3500 5750 4850 5750
Wire Wire Line
	4850 5850 3650 5850
Wire Wire Line
	3650 5850 3650 5900
Wire Wire Line
	3650 5900 3500 5900
Wire Wire Line
	3500 6000 3700 6000
Wire Wire Line
	3700 6000 3700 5950
Wire Wire Line
	3700 5950 4850 5950
Wire Wire Line
	7900 5650 7200 5650
Wire Wire Line
	7200 5650 7200 5600
Wire Wire Line
	7200 5600 6900 5600
Wire Wire Line
	6900 5300 7000 5300
Wire Wire Line
	7000 5300 7000 5450
Wire Wire Line
	7000 5450 7900 5450
Wire Wire Line
	6900 5200 7050 5200
Wire Wire Line
	7050 5200 7050 5350
Wire Wire Line
	7050 5350 7900 5350
Wire Wire Line
	7900 5200 7100 5200
Wire Wire Line
	7100 5200 7100 5100
Wire Wire Line
	7100 5100 6900 5100
Wire Wire Line
	6900 5000 7150 5000
Wire Wire Line
	7150 5000 7150 5100
Wire Wire Line
	7150 5100 7900 5100
Wire Wire Line
	7900 4950 7200 4950
Wire Wire Line
	7200 4950 7200 4850
Wire Wire Line
	7200 4850 6900 4850
Wire Wire Line
	6900 4750 7250 4750
Wire Wire Line
	7250 4750 7250 4850
Wire Wire Line
	7250 4850 7900 4850
Wire Wire Line
	6900 4650 7300 4650
Wire Wire Line
	7300 4650 7300 4700
Wire Wire Line
	7300 4700 7900 4700
Wire Wire Line
	7900 4600 7300 4600
Wire Wire Line
	7300 4600 7300 4550
Wire Wire Line
	7300 4550 6900 4550
Text Notes 8900 4850 0    60   ~ 0
5 Opamps
Text Notes 1750 5500 0    60   ~ 0
12 Opamps
Text Notes 1750 4300 0    60   ~ 0
12 Opamps
Text Notes 2450 2550 0    60   ~ 0
4 Opamps
Text Notes 700  7150 0    60   ~ 0
Total 33 Opamps - 13 Singles - 20 Dual - \nAssume OPA134/OPA2134 - \nMax 5mA per opamp - +/-12V current (per rail) is 165mA
$Sheet
S 5100 1450 1750 1350
U 55787687
F0 "ATmega32U4" 60
F1 "ATmega32U4.sch" 60
$EndSheet
$EndSCHEMATC
