# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../cpu" \
"../../../../riscvcpu-vivado.srcs/sources_1/imports/cpu/instruction_memory.v" \
"../../../../riscvcpu-vivado.srcs/sources_1/imports/tb/instruction_memory_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
