# 1.14.1 `SFRIE1` Register (offset = 00h) [reset = 0000h]

Interrupt Enable Register

<a id="figure-1-18"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7          | 6         | 5        | 4       | 3       | 2        | 1          | 0       |
| ---------- | --------- | -------- | ------- | ------- | -------- | ---------- | ------- |
| `JMBOUTIE` | `JMBINIE` | Reserved | `NMIIE` | `VMAIE` | Reserved | `OFIE` (1) | `WDTIE` |
| rw-0       | rw-0      | r0       | rw-0    | rw-0    | rw-0     | rw-0       | rw-0    |

(1) See the Clock System chapter for details.

**Figure 1-18. `SFRIE1` Register**

<a id="table-1-9"></a>

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                 |
| ---- | ---------- | ---- | ----- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved   | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                |
| 7    | `JMBOUTIE` | RW   | 0h    | JTAG mailbox output interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                            |
| 6    | `JMBINIE`  | RW   | 0h    | JTAG mailbox input interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                             |
| 5    | Reserved   | RW   | 0h    | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                   |
| 4    | `NMIIE`    | RW   | 0h    | NMI pin interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                                        |
| 3    | `VMAIE`    | RW   | 0h    | Vacant memory access interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                           |
| 2    | Reserved   | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                |
| 1    | `OFIE`     | RW   | 0h    | Oscillator fault interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                               |
| 0    | `WDTIE`    | RW   | 0h    | Watchdog timer interrupt enable. This bit enables the `WDTIFG` interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in `SFRIE1` may be used for other modules, it is recommended to set or clear this bit using `BIS.B` or `BIC.B` instructions, rather than `MOV.B` or `CLR.B` instruction.<br>0b = Interrupts disabled<br>1b = Interrupts enabled |

**Table 1-9. `SFRIE1` Register Description**