
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adbc  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e08  0800af80  0800af80  0001af80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd88  0800bd88  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd88  0800bd88  0001bd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd90  0800bd90  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd90  0800bd90  0001bd90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd94  0800bd94  0001bd94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800bd98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0005f7e4  200001d8  0800bf70  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2005f9bc  0800bf70  0002f9bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001adbb  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003158  00000000  00000000  0003b07b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  0003e1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001044  00000000  00000000  0003f6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cd7e  00000000  00000000  00040734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018877  00000000  00000000  0006d4b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00112cdb  00000000  00000000  00085d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006ae8  00000000  00000000  00198a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0019f4ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0019f559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0019f653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800af64 	.word	0x0800af64

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	0800af64 	.word	0x0800af64

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <play_sound>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	e032      	b.n	8000f66 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	ee07 3a90 	vmov	s15, r3
 8000f06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f0a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000f84 <play_sound+0x90>
 8000f0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f12:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8000f16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f1a:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <play_sound+0x94>)
 8000f1c:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <play_sound+0x94>)
 8000f22:	edd3 7a00 	vldr	s15, [r3]
 8000f26:	eeb0 0a67 	vmov.f32	s0, s15
 8000f2a:	f007 f8f9 	bl	8008120 <arm_sin_f32>
 8000f2e:	eef0 7a40 	vmov.f32	s15, s0
 8000f32:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <play_sound+0x98>)
 8000f34:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <play_sound+0x98>)
 8000f3a:	edd3 7a00 	vldr	s15, [r3]
 8000f3e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000f90 <play_sound+0x9c>
 8000f42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f46:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000f90 <play_sound+0x9c>
 8000f4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f52:	ee17 3a90 	vmov	r3, s15
 8000f56:	b299      	uxth	r1, r3
 8000f58:	4a0e      	ldr	r2, [pc, #56]	; (8000f94 <play_sound+0xa0>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3301      	adds	r3, #1
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b1d      	cmp	r3, #29
 8000f6a:	ddc9      	ble.n	8000f00 <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	231e      	movs	r3, #30
 8000f72:	4a08      	ldr	r2, [pc, #32]	; (8000f94 <play_sound+0xa0>)
 8000f74:	2100      	movs	r1, #0
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <play_sound+0xa4>)
 8000f78:	f001 fa74 	bl	8002464 <HAL_DAC_Start_DMA>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40c90fdb 	.word	0x40c90fdb
 8000f88:	20000438 	.word	0x20000438
 8000f8c:	20000434 	.word	0x20000434
 8000f90:	44fff000 	.word	0x44fff000
 8000f94:	2005f7b8 	.word	0x2005f7b8
 8000f98:	200001f4 	.word	0x200001f4

08000f9c <set_random_frequency>:

void set_random_frequency(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 8000fa2:	f007 f931 	bl	8008208 <rand>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	4b30      	ldr	r3, [pc, #192]	; (800106c <set_random_frequency+0xd0>)
 8000faa:	fb83 1302 	smull	r1, r3, r3, r2
 8000fae:	11d9      	asrs	r1, r3, #7
 8000fb0:	17d3      	asrs	r3, r2, #31
 8000fb2:	1acb      	subs	r3, r1, r3
 8000fb4:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8000fb8:	fb01 f303 	mul.w	r3, r1, r3
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b2a      	ldr	r3, [pc, #168]	; (8001070 <set_random_frequency+0xd4>)
 8000fc6:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000fc8:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <set_random_frequency+0xd8>)
 8000fca:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000fcc:	4b28      	ldr	r3, [pc, #160]	; (8001070 <set_random_frequency+0xd4>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	011b      	lsls	r3, r3, #4
 8000fd4:	1a9b      	subs	r3, r3, r2
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000fe6:	4b24      	ldr	r3, [pc, #144]	; (8001078 <set_random_frequency+0xdc>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	6a1a      	ldr	r2, [r3, #32]
 8000fec:	f241 1311 	movw	r3, #4369	; 0x1111
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10f      	bne.n	8001016 <set_random_frequency+0x7a>
 8000ff6:	4b20      	ldr	r3, [pc, #128]	; (8001078 <set_random_frequency+0xdc>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6a1a      	ldr	r2, [r3, #32]
 8000ffc:	f240 4344 	movw	r3, #1092	; 0x444
 8001000:	4013      	ands	r3, r2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d107      	bne.n	8001016 <set_random_frequency+0x7a>
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <set_random_frequency+0xdc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <set_random_frequency+0xdc>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f022 0201 	bic.w	r2, r2, #1
 8001014:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 8001016:	4b18      	ldr	r3, [pc, #96]	; (8001078 <set_random_frequency+0xdc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	62da      	str	r2, [r3, #44]	; 0x2c
 800101e:	4a16      	ldr	r2, [pc, #88]	; (8001078 <set_random_frequency+0xdc>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <set_random_frequency+0xdc>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2200      	movs	r2, #0
 800102a:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <set_random_frequency+0xdc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <set_random_frequency+0xdc>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f042 0201 	orr.w	r2, r2, #1
 800103a:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	ee07 3a90 	vmov	s15, r3
 8001042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	4613      	mov	r3, r2
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	1a9b      	subs	r3, r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800105e:	4b07      	ldr	r3, [pc, #28]	; (800107c <set_random_frequency+0xe0>)
 8001060:	edc3 7a00 	vstr	s15, [r3]
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	134679ad 	.word	0x134679ad
 8001070:	2005f7ac 	.word	0x2005f7ac
 8001074:	07270e00 	.word	0x07270e00
 8001078:	20000354 	.word	0x20000354
 800107c:	2005f7b0 	.word	0x2005f7b0

08001080 <send_msg>:

// Wrapper for UART send messages
void send_msg(char* msg){
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff f919 	bl	80002c0 <strlen>
 800108e:	4603      	mov	r3, r0
 8001090:	b29a      	uxth	r2, r3
 8001092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <send_msg+0x28>)
 800109a:	f004 ff39 	bl	8005f10 <HAL_UART_Transmit>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200003a0 	.word	0x200003a0

080010ac <HAL_UART_RxCpltCallback>:

// ADD UART RECEIVE CALLBACK:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a17      	ldr	r2, [pc, #92]	; (8001118 <HAL_UART_RxCpltCallback+0x6c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d128      	bne.n	8001110 <HAL_UART_RxCpltCallback+0x64>
    {
        uint8_t c = uart_rx_buffer[0];
 80010be:	4b17      	ldr	r3, [pc, #92]	; (800111c <HAL_UART_RxCpltCallback+0x70>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	73fb      	strb	r3, [r7, #15]

        if (c == '\r' || c == '\n') {
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	2b0d      	cmp	r3, #13
 80010c8:	d002      	beq.n	80010d0 <HAL_UART_RxCpltCallback+0x24>
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	2b0a      	cmp	r3, #10
 80010ce:	d10c      	bne.n	80010ea <HAL_UART_RxCpltCallback+0x3e>
            uart_line[uart_pos] = '\0';    // terminate string
 80010d0:	4b13      	ldr	r3, [pc, #76]	; (8001120 <HAL_UART_RxCpltCallback+0x74>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010d8:	2100      	movs	r1, #0
 80010da:	5499      	strb	r1, [r3, r2]
            uart_cmd_ready = true;
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_UART_RxCpltCallback+0x7c>)
 80010de:	2201      	movs	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
            uart_pos = 0;                  // reset for next command
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_UART_RxCpltCallback+0x74>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e00d      	b.n	8001106 <HAL_UART_RxCpltCallback+0x5a>
        }
        else if (uart_pos < sizeof(uart_line) - 1) {
 80010ea:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <HAL_UART_RxCpltCallback+0x74>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b1e      	cmp	r3, #30
 80010f0:	d809      	bhi.n	8001106 <HAL_UART_RxCpltCallback+0x5a>
            uart_line[uart_pos++] = c;     // store character
 80010f2:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <HAL_UART_RxCpltCallback+0x74>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	b2d1      	uxtb	r1, r2
 80010fa:	4a09      	ldr	r2, [pc, #36]	; (8001120 <HAL_UART_RxCpltCallback+0x74>)
 80010fc:	7011      	strb	r1, [r2, #0]
 80010fe:	4619      	mov	r1, r3
 8001100:	4a08      	ldr	r2, [pc, #32]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	5453      	strb	r3, [r2, r1]
        }

        HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1);  // restart interrupt
 8001106:	2201      	movs	r2, #1
 8001108:	4904      	ldr	r1, [pc, #16]	; (800111c <HAL_UART_RxCpltCallback+0x70>)
 800110a:	4808      	ldr	r0, [pc, #32]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 800110c:	f004 ff90 	bl	8006030 <HAL_UART_Receive_IT>
    }
}
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40013800 	.word	0x40013800
 800111c:	2005f7f4 	.word	0x2005f7f4
 8001120:	2005f838 	.word	0x2005f838
 8001124:	2005f818 	.word	0x2005f818
 8001128:	2005f814 	.word	0x2005f814
 800112c:	200003a0 	.word	0x200003a0

08001130 <process_uart_command>:

// ADD FUNCTION TO PROCESS UART COMMANDS:
void process_uart_command(char* cmd) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b092      	sub	sp, #72	; 0x48
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
    // Remove newline characters
    int len = strlen(cmd);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff f8c1 	bl	80002c0 <strlen>
 800113e:	4603      	mov	r3, r0
 8001140:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8001142:	e008      	b.n	8001156 <process_uart_command+0x26>
        cmd[len-1] = '\0';
 8001144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001146:	3b01      	subs	r3, #1
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	4413      	add	r3, r2
 800114c:	2200      	movs	r2, #0
 800114e:	701a      	strb	r2, [r3, #0]
        len--;
 8001150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001152:	3b01      	subs	r3, #1
 8001154:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8001156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001158:	2b00      	cmp	r3, #0
 800115a:	dd0d      	ble.n	8001178 <process_uart_command+0x48>
 800115c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800115e:	3b01      	subs	r3, #1
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	4413      	add	r3, r2
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b0d      	cmp	r3, #13
 8001168:	d0ec      	beq.n	8001144 <process_uart_command+0x14>
 800116a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800116c:	3b01      	subs	r3, #1
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b0a      	cmp	r3, #10
 8001176:	d0e5      	beq.n	8001144 <process_uart_command+0x14>
    }

    if (strcmp(cmd, "start") == 0 || strcmp(cmd, "s") == 0) {
 8001178:	4939      	ldr	r1, [pc, #228]	; (8001260 <process_uart_command+0x130>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f840 	bl	8000200 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d006      	beq.n	8001194 <process_uart_command+0x64>
 8001186:	4937      	ldr	r1, [pc, #220]	; (8001264 <process_uart_command+0x134>)
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff f839 	bl	8000200 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d10a      	bne.n	80011aa <process_uart_command+0x7a>
        if (gameState == IDLE) {
 8001194:	4b34      	ldr	r3, [pc, #208]	; (8001268 <process_uart_command+0x138>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d15d      	bne.n	8001258 <process_uart_command+0x128>
            send_msg("Starting game...\r\n");
 800119c:	4833      	ldr	r0, [pc, #204]	; (800126c <process_uart_command+0x13c>)
 800119e:	f7ff ff6f 	bl	8001080 <send_msg>
            gameState = PLAY_TONE;
 80011a2:	4b31      	ldr	r3, [pc, #196]	; (8001268 <process_uart_command+0x138>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
        if (gameState == IDLE) {
 80011a8:	e056      	b.n	8001258 <process_uart_command+0x128>
        }
    }
    else if (strcmp(cmd, "record") == 0 || strcmp(cmd, "r") == 0) {
 80011aa:	4931      	ldr	r1, [pc, #196]	; (8001270 <process_uart_command+0x140>)
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff f827 	bl	8000200 <strcmp>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <process_uart_command+0x96>
 80011b8:	492e      	ldr	r1, [pc, #184]	; (8001274 <process_uart_command+0x144>)
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff f820 	bl	8000200 <strcmp>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d120      	bne.n	8001208 <process_uart_command+0xd8>
        if (gameState == WAIT_FOR_RECORD) {
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <process_uart_command+0x138>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d144      	bne.n	8001258 <process_uart_command+0x128>
            send_msg("Starting recording...\r\n");
 80011ce:	482a      	ldr	r0, [pc, #168]	; (8001278 <process_uart_command+0x148>)
 80011d0:	f7ff ff56 	bl	8001080 <send_msg>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011da:	4828      	ldr	r0, [pc, #160]	; (800127c <process_uart_command+0x14c>)
 80011dc:	f002 fcbc 	bl	8003b58 <HAL_GPIO_WritePin>
            if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN) != HAL_OK) {
 80011e0:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80011e4:	4926      	ldr	r1, [pc, #152]	; (8001280 <process_uart_command+0x150>)
 80011e6:	4827      	ldr	r0, [pc, #156]	; (8001284 <process_uart_command+0x154>)
 80011e8:	f001 fe22 	bl	8002e30 <HAL_DFSDM_FilterRegularStart_DMA>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d006      	beq.n	8001200 <process_uart_command+0xd0>
                send_msg("Error starting recording!\r\n");
 80011f2:	4825      	ldr	r0, [pc, #148]	; (8001288 <process_uart_command+0x158>)
 80011f4:	f7ff ff44 	bl	8001080 <send_msg>
                gameState = IDLE;
 80011f8:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <process_uart_command+0x138>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 80011fe:	e02b      	b.n	8001258 <process_uart_command+0x128>
            } else {
                gameState = RECORD_SOUND;
 8001200:	4b19      	ldr	r3, [pc, #100]	; (8001268 <process_uart_command+0x138>)
 8001202:	2203      	movs	r2, #3
 8001204:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 8001206:	e027      	b.n	8001258 <process_uart_command+0x128>
            }
        }
    }
    else if (strcmp(cmd, "help") == 0 || strcmp(cmd, "h") == 0) {
 8001208:	4920      	ldr	r1, [pc, #128]	; (800128c <process_uart_command+0x15c>)
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7fe fff8 	bl	8000200 <strcmp>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d006      	beq.n	8001224 <process_uart_command+0xf4>
 8001216:	491e      	ldr	r1, [pc, #120]	; (8001290 <process_uart_command+0x160>)
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7fe fff1 	bl	8000200 <strcmp>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d10c      	bne.n	800123e <process_uart_command+0x10e>
        send_msg("Available commands:\r\n");
 8001224:	481b      	ldr	r0, [pc, #108]	; (8001294 <process_uart_command+0x164>)
 8001226:	f7ff ff2b 	bl	8001080 <send_msg>
        send_msg("start/s - Start the game\r\n");
 800122a:	481b      	ldr	r0, [pc, #108]	; (8001298 <process_uart_command+0x168>)
 800122c:	f7ff ff28 	bl	8001080 <send_msg>
        send_msg("record/r - Start recording (when prompted)\r\n");
 8001230:	481a      	ldr	r0, [pc, #104]	; (800129c <process_uart_command+0x16c>)
 8001232:	f7ff ff25 	bl	8001080 <send_msg>
        send_msg("help/h - Show this help\r\n");
 8001236:	481a      	ldr	r0, [pc, #104]	; (80012a0 <process_uart_command+0x170>)
 8001238:	f7ff ff22 	bl	8001080 <send_msg>
 800123c:	e00c      	b.n	8001258 <process_uart_command+0x128>
    }
    else {
        char msg[60];
        sprintf(msg, "Unknown command: '%s'. Type 'help' for commands.\r\n", cmd);
 800123e:	f107 0308 	add.w	r3, r7, #8
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	4917      	ldr	r1, [pc, #92]	; (80012a4 <process_uart_command+0x174>)
 8001246:	4618      	mov	r0, r3
 8001248:	f007 fd32 	bl	8008cb0 <siprintf>
        send_msg(msg);
 800124c:	f107 0308 	add.w	r3, r7, #8
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff15 	bl	8001080 <send_msg>
    }
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	3748      	adds	r7, #72	; 0x48
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	0800af80 	.word	0x0800af80
 8001264:	0800af88 	.word	0x0800af88
 8001268:	20000000 	.word	0x20000000
 800126c:	0800af8c 	.word	0x0800af8c
 8001270:	0800afa0 	.word	0x0800afa0
 8001274:	0800afa8 	.word	0x0800afa8
 8001278:	0800afac 	.word	0x0800afac
 800127c:	48000400 	.word	0x48000400
 8001280:	2002000c 	.word	0x2002000c
 8001284:	20000268 	.word	0x20000268
 8001288:	0800afc4 	.word	0x0800afc4
 800128c:	0800afe0 	.word	0x0800afe0
 8001290:	0800afe8 	.word	0x0800afe8
 8001294:	0800afec 	.word	0x0800afec
 8001298:	0800b004 	.word	0x0800b004
 800129c:	0800b020 	.word	0x0800b020
 80012a0:	0800b050 	.word	0x0800b050
 80012a4:	0800b06c 	.word	0x0800b06c

080012a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b090      	sub	sp, #64	; 0x40
 80012ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ae:	f000 ff0c 	bl	80020ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012b2:	f000 f8d7 	bl	8001464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b6:	f000 fa8b 	bl	80017d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ba:	f000 fa57 	bl	800176c <MX_DMA_Init>
  MX_DAC1_Init();
 80012be:	f000 f923 	bl	8001508 <MX_DAC1_Init>
  MX_TIM2_Init();
 80012c2:	f000 f9b9 	bl	8001638 <MX_TIM2_Init>
  MX_DFSDM1_Init();
 80012c6:	f000 f953 	bl	8001570 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 80012ca:	f000 fa03 	bl	80016d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 80012ce:	4858      	ldr	r0, [pc, #352]	; (8001430 <main+0x188>)
 80012d0:	f004 f97e 	bl	80055d0 <HAL_TIM_Base_Start>

  //for the random frequency:
  srand(HAL_GetTick());
 80012d4:	f000 ff62 	bl	800219c <HAL_GetTick>
 80012d8:	4603      	mov	r3, r0
 80012da:	4618      	mov	r0, r3
 80012dc:	f006 ff66 	bl	80081ac <srand>

  // START UART RECEPTION - ADD THIS LINE:
  HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	4954      	ldr	r1, [pc, #336]	; (8001434 <main+0x18c>)
 80012e4:	4854      	ldr	r0, [pc, #336]	; (8001438 <main+0x190>)
 80012e6:	f004 fea3 	bl	8006030 <HAL_UART_Receive_IT>

  send_msg("Pitch Matching Game Initialized!\r\n");
 80012ea:	4854      	ldr	r0, [pc, #336]	; (800143c <main+0x194>)
 80012ec:	f7ff fec8 	bl	8001080 <send_msg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (uart_cmd_ready) {
 80012f0:	4b53      	ldr	r3, [pc, #332]	; (8001440 <main+0x198>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <main+0x5e>
	  process_uart_command(uart_line);
 80012fa:	4852      	ldr	r0, [pc, #328]	; (8001444 <main+0x19c>)
 80012fc:	f7ff ff18 	bl	8001130 <process_uart_command>
	  uart_cmd_ready = false;
 8001300:	4b4f      	ldr	r3, [pc, #316]	; (8001440 <main+0x198>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
	}
	switch(gameState) {
 8001306:	4b50      	ldr	r3, [pc, #320]	; (8001448 <main+0x1a0>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b06      	cmp	r3, #6
 800130c:	f200 8089 	bhi.w	8001422 <main+0x17a>
 8001310:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <main+0x70>)
 8001312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001316:	bf00      	nop
 8001318:	08001335 	.word	0x08001335
 800131c:	0800133d 	.word	0x0800133d
 8001320:	08001387 	.word	0x08001387
 8001324:	0800138f 	.word	0x0800138f
 8001328:	0800142b 	.word	0x0800142b
 800132c:	08001397 	.word	0x08001397
 8001330:	0800141b 	.word	0x0800141b
		case IDLE: {
			HAL_Delay(10);
 8001334:	200a      	movs	r0, #10
 8001336:	f000 ff3d 	bl	80021b4 <HAL_Delay>
      // waiting for user input via UART
			break;
 800133a:	e077      	b.n	800142c <main+0x184>
    }
		case PLAY_TONE: {
			// Play the target frequency tone
			set_random_frequency();
 800133c:	f7ff fe2e 	bl	8000f9c <set_random_frequency>
			play_sound();
 8001340:	f7ff fdd8 	bl	8000ef4 <play_sound>
			send_msg("Listen to the target tone: ");
 8001344:	4841      	ldr	r0, [pc, #260]	; (800144c <main+0x1a4>)
 8001346:	f7ff fe9b 	bl	8001080 <send_msg>
			char freq_msg[50];
			sprintf(freq_msg, "%.2f Hz\r\n", real_freq);
 800134a:	4b41      	ldr	r3, [pc, #260]	; (8001450 <main+0x1a8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff f922 	bl	8000598 <__aeabi_f2d>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	1d38      	adds	r0, r7, #4
 800135a:	493e      	ldr	r1, [pc, #248]	; (8001454 <main+0x1ac>)
 800135c:	f007 fca8 	bl	8008cb0 <siprintf>
			send_msg(freq_msg);
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fe8c 	bl	8001080 <send_msg>
			HAL_Delay(800);  // Play tone for 800ms
 8001368:	f44f 7048 	mov.w	r0, #800	; 0x320
 800136c:	f000 ff22 	bl	80021b4 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001370:	2100      	movs	r1, #0
 8001372:	4839      	ldr	r0, [pc, #228]	; (8001458 <main+0x1b0>)
 8001374:	f001 f942 	bl	80025fc <HAL_DAC_Stop_DMA>
			send_msg("Now try to match the pitch! Send 'record' or 'r' to start recording.\r\n");
 8001378:	4838      	ldr	r0, [pc, #224]	; (800145c <main+0x1b4>)
 800137a:	f7ff fe81 	bl	8001080 <send_msg>
			gameState = WAIT_FOR_RECORD;
 800137e:	4b32      	ldr	r3, [pc, #200]	; (8001448 <main+0x1a0>)
 8001380:	2202      	movs	r2, #2
 8001382:	701a      	strb	r2, [r3, #0]
			break;
 8001384:	e052      	b.n	800142c <main+0x184>
		}
			
		case WAIT_FOR_RECORD: {
			// waiting for user input via UART
			HAL_Delay(10);
 8001386:	200a      	movs	r0, #10
 8001388:	f000 ff14 	bl	80021b4 <HAL_Delay>
			break;
 800138c:	e04e      	b.n	800142c <main+0x184>
		}
			
		case RECORD_SOUND:
			// Recording is in progress (handled by interrupt)
			HAL_Delay(10);
 800138e:	200a      	movs	r0, #10
 8001390:	f000 ff10 	bl	80021b4 <HAL_Delay>
			break;
 8001394:	e04a      	b.n	800142c <main+0x184>
      // TODO: Implement frequency analysis
			break;
			
		case PLAYBACK_SOUND:
			// Play back the recorded sound
			__HAL_TIM_DISABLE(&htim2);
 8001396:	4b26      	ldr	r3, [pc, #152]	; (8001430 <main+0x188>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6a1a      	ldr	r2, [r3, #32]
 800139c:	f241 1311 	movw	r3, #4369	; 0x1111
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d10f      	bne.n	80013c6 <main+0x11e>
 80013a6:	4b22      	ldr	r3, [pc, #136]	; (8001430 <main+0x188>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	6a1a      	ldr	r2, [r3, #32]
 80013ac:	f240 4344 	movw	r3, #1092	; 0x444
 80013b0:	4013      	ands	r3, r2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d107      	bne.n	80013c6 <main+0x11e>
 80013b6:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <main+0x188>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <main+0x188>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f022 0201 	bic.w	r2, r2, #1
 80013c4:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <main+0x188>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f640 22be 	movw	r2, #2750	; 0xabe
 80013ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80013d0:	4b17      	ldr	r3, [pc, #92]	; (8001430 <main+0x188>)
 80013d2:	f640 22be 	movw	r2, #2750	; 0xabe
 80013d6:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80013d8:	4b15      	ldr	r3, [pc, #84]	; (8001430 <main+0x188>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2200      	movs	r2, #0
 80013de:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_ENABLE(&htim2);
 80013e0:	4b13      	ldr	r3, [pc, #76]	; (8001430 <main+0x188>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b12      	ldr	r3, [pc, #72]	; (8001430 <main+0x188>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f042 0201 	orr.w	r2, r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 80013f0:	2300      	movs	r3, #0
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 80013f8:	4a19      	ldr	r2, [pc, #100]	; (8001460 <main+0x1b8>)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4816      	ldr	r0, [pc, #88]	; (8001458 <main+0x1b0>)
 80013fe:	f001 f831 	bl	8002464 <HAL_DAC_Start_DMA>
			HAL_Delay(2000);  // Play for 2 seconds
 8001402:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001406:	f000 fed5 	bl	80021b4 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800140a:	2100      	movs	r1, #0
 800140c:	4812      	ldr	r0, [pc, #72]	; (8001458 <main+0x1b0>)
 800140e:	f001 f8f5 	bl	80025fc <HAL_DAC_Stop_DMA>
			gameState = SHOW_RESULT;
 8001412:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <main+0x1a0>)
 8001414:	2206      	movs	r2, #6
 8001416:	701a      	strb	r2, [r3, #0]
			break;
 8001418:	e008      	b.n	800142c <main+0x184>
		case SHOW_RESULT: {
			// Compare frequencies and show result
			// TODO: Implement frequency comparison
      
      // go back to IDLE state
			gameState = IDLE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <main+0x1a0>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
			break;
 8001420:	e004      	b.n	800142c <main+0x184>
		}
			
		default:
			gameState = IDLE;
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <main+0x1a0>)
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
			break;
 8001428:	e000      	b.n	800142c <main+0x184>
			break;
 800142a:	bf00      	nop
	if (uart_cmd_ready) {
 800142c:	e760      	b.n	80012f0 <main+0x48>
 800142e:	bf00      	nop
 8001430:	20000354 	.word	0x20000354
 8001434:	2005f7f4 	.word	0x2005f7f4
 8001438:	200003a0 	.word	0x200003a0
 800143c:	0800b0a0 	.word	0x0800b0a0
 8001440:	2005f814 	.word	0x2005f814
 8001444:	2005f818 	.word	0x2005f818
 8001448:	20000000 	.word	0x20000000
 800144c:	0800b0c4 	.word	0x0800b0c4
 8001450:	2005f7b0 	.word	0x2005f7b0
 8001454:	0800b0e0 	.word	0x0800b0e0
 8001458:	200001f4 	.word	0x200001f4
 800145c:	0800b0ec 	.word	0x0800b0ec
 8001460:	2000043c 	.word	0x2000043c

08001464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b096      	sub	sp, #88	; 0x58
 8001468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2244      	movs	r2, #68	; 0x44
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f007 fc7f 	bl	8008d76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001478:	463b      	mov	r3, r7
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
 8001484:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001486:	2000      	movs	r0, #0
 8001488:	f002 fbb6 	bl	8003bf8 <HAL_PWREx_ControlVoltageScaling>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001492:	f000 fa81 	bl	8001998 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001496:	2310      	movs	r3, #16
 8001498:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800149a:	2301      	movs	r3, #1
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014a2:	2360      	movs	r3, #96	; 0x60
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a6:	2302      	movs	r3, #2
 80014a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014aa:	2301      	movs	r3, #1
 80014ac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80014b2:	233c      	movs	r3, #60	; 0x3c
 80014b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014be:	2302      	movs	r3, #2
 80014c0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 fc3a 	bl	8003d40 <HAL_RCC_OscConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80014d2:	f000 fa61 	bl	8001998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d6:	230f      	movs	r3, #15
 80014d8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014da:	2303      	movs	r3, #3
 80014dc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	2105      	movs	r1, #5
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 f840 	bl	8004574 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014fa:	f000 fa4d 	bl	8001998 <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3758      	adds	r7, #88	; 0x58
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08a      	sub	sp, #40	; 0x28
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800150e:	463b      	mov	r3, r7
 8001510:	2228      	movs	r2, #40	; 0x28
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f007 fc2e 	bl	8008d76 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <MX_DAC1_Init+0x60>)
 800151c:	4a13      	ldr	r2, [pc, #76]	; (800156c <MX_DAC1_Init+0x64>)
 800151e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001520:	4811      	ldr	r0, [pc, #68]	; (8001568 <MX_DAC1_Init+0x60>)
 8001522:	f000 ff7c 	bl	800241e <HAL_DAC_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800152c:	f000 fa34 	bl	8001998 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001534:	230a      	movs	r3, #10
 8001536:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001538:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800153c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800154a:	463b      	mov	r3, r7
 800154c:	2200      	movs	r2, #0
 800154e:	4619      	mov	r1, r3
 8001550:	4805      	ldr	r0, [pc, #20]	; (8001568 <MX_DAC1_Init+0x60>)
 8001552:	f001 f8b7 	bl	80026c4 <HAL_DAC_ConfigChannel>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800155c:	f000 fa1c 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	3728      	adds	r7, #40	; 0x28
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200001f4 	.word	0x200001f4
 800156c:	40007400 	.word	0x40007400

08001570 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001574:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 8001576:	4a2c      	ldr	r2, [pc, #176]	; (8001628 <MX_DFSDM1_Init+0xb8>)
 8001578:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800157a:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001580:	4b28      	ldr	r3, [pc, #160]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 8001582:	2201      	movs	r2, #1
 8001584:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8001586:	4b27      	ldr	r3, [pc, #156]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 8001588:	2201      	movs	r2, #1
 800158a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 800158c:	4b25      	ldr	r3, [pc, #148]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 8001592:	4b24      	ldr	r3, [pc, #144]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 8001594:	2237      	movs	r2, #55	; 0x37
 8001596:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8001598:	4b22      	ldr	r3, [pc, #136]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 800159a:	2201      	movs	r2, #1
 800159c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 800159e:	4821      	ldr	r0, [pc, #132]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 80015a0:	f001 fb26 	bl	8002bf0 <HAL_DFSDM_FilterInit>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 80015aa:	f000 f9f5 	bl	8001998 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015b0:	4a1f      	ldr	r2, [pc, #124]	; (8001630 <MX_DFSDM1_Init+0xc0>)
 80015b2:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015c2:	2232      	movs	r2, #50	; 0x32
 80015c4:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80015c6:	4b19      	ldr	r3, [pc, #100]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80015cc:	4b17      	ldr	r3, [pc, #92]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80015d2:	4b16      	ldr	r3, [pc, #88]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015e0:	2204      	movs	r2, #4
 80015e2:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80015fc:	480b      	ldr	r0, [pc, #44]	; (800162c <MX_DFSDM1_Init+0xbc>)
 80015fe:	f001 fa37 	bl	8002a70 <HAL_DFSDM_ChannelInit>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8001608:	f000 f9c6 	bl	8001998 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800160c:	2201      	movs	r2, #1
 800160e:	4909      	ldr	r1, [pc, #36]	; (8001634 <MX_DFSDM1_Init+0xc4>)
 8001610:	4804      	ldr	r0, [pc, #16]	; (8001624 <MX_DFSDM1_Init+0xb4>)
 8001612:	f001 fbc7 	bl	8002da4 <HAL_DFSDM_FilterConfigRegChannel>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 800161c:	f000 f9bc 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000268 	.word	0x20000268
 8001628:	40016100 	.word	0x40016100
 800162c:	200002bc 	.word	0x200002bc
 8001630:	40016040 	.word	0x40016040
 8001634:	00020004 	.word	0x00020004

08001638 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001656:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <MX_TIM2_Init+0x98>)
 8001658:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800165c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <MX_TIM2_Init+0x98>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_TIM2_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 800166a:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <MX_TIM2_Init+0x98>)
 800166c:	f640 22be 	movw	r2, #2750	; 0xabe
 8001670:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <MX_TIM2_Init+0x98>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <MX_TIM2_Init+0x98>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800167e:	4814      	ldr	r0, [pc, #80]	; (80016d0 <MX_TIM2_Init+0x98>)
 8001680:	f003 ff4e 	bl	8005520 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800168a:	f000 f985 	bl	8001998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001692:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	4619      	mov	r1, r3
 800169a:	480d      	ldr	r0, [pc, #52]	; (80016d0 <MX_TIM2_Init+0x98>)
 800169c:	f004 f907 	bl	80058ae <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016a6:	f000 f977 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016aa:	2320      	movs	r3, #32
 80016ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4619      	mov	r1, r3
 80016b6:	4806      	ldr	r0, [pc, #24]	; (80016d0 <MX_TIM2_Init+0x98>)
 80016b8:	f004 fb34 	bl	8005d24 <HAL_TIMEx_MasterConfigSynchronization>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016c2:	f000 f969 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	3720      	adds	r7, #32
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000354 	.word	0x20000354

080016d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016da:	4a23      	ldr	r2, [pc, #140]	; (8001768 <MX_USART1_UART_Init+0x94>)
 80016dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016de:	4b21      	ldr	r3, [pc, #132]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016e6:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016ec:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016f2:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <MX_USART1_UART_Init+0x90>)
 80016fa:	220c      	movs	r2, #12
 80016fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001704:	4b17      	ldr	r3, [pc, #92]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800170a:	4b16      	ldr	r3, [pc, #88]	; (8001764 <MX_USART1_UART_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001710:	4b14      	ldr	r3, [pc, #80]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001712:	2200      	movs	r2, #0
 8001714:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001716:	4b13      	ldr	r3, [pc, #76]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800171c:	4811      	ldr	r0, [pc, #68]	; (8001764 <MX_USART1_UART_Init+0x90>)
 800171e:	f004 fba7 	bl	8005e70 <HAL_UART_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001728:	f000 f936 	bl	8001998 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800172c:	2100      	movs	r1, #0
 800172e:	480d      	ldr	r0, [pc, #52]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001730:	f006 fc2b 	bl	8007f8a <HAL_UARTEx_SetTxFifoThreshold>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800173a:	f000 f92d 	bl	8001998 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800173e:	2100      	movs	r1, #0
 8001740:	4808      	ldr	r0, [pc, #32]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001742:	f006 fc60 	bl	8008006 <HAL_UARTEx_SetRxFifoThreshold>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800174c:	f000 f924 	bl	8001998 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001750:	4804      	ldr	r0, [pc, #16]	; (8001764 <MX_USART1_UART_Init+0x90>)
 8001752:	f006 fbe1 	bl	8007f18 <HAL_UARTEx_DisableFifoMode>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800175c:	f000 f91c 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200003a0 	.word	0x200003a0
 8001768:	40013800 	.word	0x40013800

0800176c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_DMA_Init+0x60>)
 8001774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001776:	4a15      	ldr	r2, [pc, #84]	; (80017cc <MX_DMA_Init+0x60>)
 8001778:	f043 0304 	orr.w	r3, r3, #4
 800177c:	6493      	str	r3, [r2, #72]	; 0x48
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_DMA_Init+0x60>)
 8001780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <MX_DMA_Init+0x60>)
 800178c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800178e:	4a0f      	ldr	r2, [pc, #60]	; (80017cc <MX_DMA_Init+0x60>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6493      	str	r3, [r2, #72]	; 0x48
 8001796:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <MX_DMA_Init+0x60>)
 8001798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	200b      	movs	r0, #11
 80017a8:	f000 fe03 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017ac:	200b      	movs	r0, #11
 80017ae:	f000 fe1c 	bl	80023ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	200c      	movs	r0, #12
 80017b8:	f000 fdfb 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017bc:	200c      	movs	r0, #12
 80017be:	f000 fe14 	bl	80023ea <HAL_NVIC_EnableIRQ>

}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000

080017d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	; 0x28
 80017d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e6:	4b2f      	ldr	r3, [pc, #188]	; (80018a4 <MX_GPIO_Init+0xd4>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ea:	4a2e      	ldr	r2, [pc, #184]	; (80018a4 <MX_GPIO_Init+0xd4>)
 80017ec:	f043 0304 	orr.w	r3, r3, #4
 80017f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017f2:	4b2c      	ldr	r3, [pc, #176]	; (80018a4 <MX_GPIO_Init+0xd4>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	4b29      	ldr	r3, [pc, #164]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001802:	4a28      	ldr	r2, [pc, #160]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	64d3      	str	r3, [r2, #76]	; 0x4c
 800180a:	4b26      	ldr	r3, [pc, #152]	; (80018a4 <MX_GPIO_Init+0xd4>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001816:	4b23      	ldr	r3, [pc, #140]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	4a22      	ldr	r2, [pc, #136]	; (80018a4 <MX_GPIO_Init+0xd4>)
 800181c:	f043 0310 	orr.w	r3, r3, #16
 8001820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001822:	4b20      	ldr	r3, [pc, #128]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <MX_GPIO_Init+0xd4>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183a:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <MX_GPIO_Init+0xd4>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800184c:	4816      	ldr	r0, [pc, #88]	; (80018a8 <MX_GPIO_Init+0xd8>)
 800184e:	f002 f983 	bl	8003b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8001852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001858:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800185c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	4619      	mov	r1, r3
 8001868:	4810      	ldr	r0, [pc, #64]	; (80018ac <MX_GPIO_Init+0xdc>)
 800186a:	f001 ffe3 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800186e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001874:	2301      	movs	r3, #1
 8001876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	4808      	ldr	r0, [pc, #32]	; (80018a8 <MX_GPIO_Init+0xd8>)
 8001888:	f001 ffd4 	bl	8003834 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	2028      	movs	r0, #40	; 0x28
 8001892:	f000 fd8e 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001896:	2028      	movs	r0, #40	; 0x28
 8001898:	f000 fda7 	bl	80023ea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800189c:	bf00      	nop
 800189e:	3728      	adds	r7, #40	; 0x28
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40021000 	.word	0x40021000
 80018a8:	48000400 	.word	0x48000400
 80018ac:	48000800 	.word	0x48000800

080018b0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	80fb      	strh	r3, [r7, #6]
	// Button functionality removed - using UART commands instead
	// This callback can be left empty or removed
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 80018d0:	4829      	ldr	r0, [pc, #164]	; (8001978 <HAL_DFSDM_FilterRegConvCpltCallback+0xb0>)
 80018d2:	f001 fb2f 	bl	8002f34 <HAL_DFSDM_FilterRegularStop_DMA>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018dc:	4827      	ldr	r0, [pc, #156]	; (800197c <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 80018de:	f002 f93b 	bl	8003b58 <HAL_GPIO_WritePin>
	send_msg("Recording complete!\r\n");
 80018e2:	4827      	ldr	r0, [pc, #156]	; (8001980 <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80018e4:	f7ff fbcc 	bl	8001080 <send_msg>

	for (int i = 0; i < RECORD_LEN; i++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
 80018ec:	e033      	b.n	8001956 <HAL_DFSDM_FilterRegConvCpltCallback+0x8e>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 80018ee:	4a25      	ldr	r2, [pc, #148]	; (8001984 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f6:	121b      	asrs	r3, r3, #8
 80018f8:	4a23      	ldr	r2, [pc, #140]	; (8001988 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 80018fa:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 80018fc:	4b22      	ldr	r3, [pc, #136]	; (8001988 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 8001902:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001906:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 8001908:	4b20      	ldr	r3, [pc, #128]	; (800198c <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 800190a:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	429a      	cmp	r2, r3
 800191c:	dc01      	bgt.n	8001922 <HAL_DFSDM_FilterRegConvCpltCallback+0x5a>
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 8001922:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	429a      	cmp	r2, r3
 800192a:	db01      	blt.n	8001930 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4613      	mov	r3, r2
 800193c:	031b      	lsls	r3, r3, #12
 800193e:	1a9a      	subs	r2, r3, r2
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	fb92 f3f3 	sdiv	r3, r2, r3
 8001946:	b299      	uxth	r1, r3
 8001948:	4a11      	ldr	r2, [pc, #68]	; (8001990 <HAL_DFSDM_FilterRegConvCpltCallback+0xc8>)
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	3301      	adds	r3, #1
 8001954:	61fb      	str	r3, [r7, #28]
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 800195c:	4293      	cmp	r3, r2
 800195e:	ddc6      	ble.n	80018ee <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
	}
	
	// Move to analyze state
	if (gameState == RECORD_SOUND) {
 8001960:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d102      	bne.n	800196e <HAL_DFSDM_FilterRegConvCpltCallback+0xa6>
		gameState = ANALYZE_RECORDING;
 8001968:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 800196a:	2204      	movs	r2, #4
 800196c:	701a      	strb	r2, [r3, #0]
	}

}
 800196e:	bf00      	nop
 8001970:	3720      	adds	r7, #32
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000268 	.word	0x20000268
 800197c:	48000400 	.word	0x48000400
 8001980:	0800b134 	.word	0x0800b134
 8001984:	2002000c 	.word	0x2002000c
 8001988:	2005f7b4 	.word	0x2005f7b4
 800198c:	fffffc18 	.word	0xfffffc18
 8001990:	2000043c 	.word	0x2000043c
 8001994:	20000000 	.word	0x20000000

08001998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800199c:	b672      	cpsid	i
}
 800199e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <Error_Handler+0x8>
	...

080019a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <HAL_MspInit+0x44>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ae:	4a0e      	ldr	r2, [pc, #56]	; (80019e8 <HAL_MspInit+0x44>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6613      	str	r3, [r2, #96]	; 0x60
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <HAL_MspInit+0x44>)
 80019b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <HAL_MspInit+0x44>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	4a08      	ldr	r2, [pc, #32]	; (80019e8 <HAL_MspInit+0x44>)
 80019c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019cc:	6593      	str	r3, [r2, #88]	; 0x58
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_MspInit+0x44>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000

080019ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a2b      	ldr	r2, [pc, #172]	; (8001ab8 <HAL_DAC_MspInit+0xcc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d14f      	bne.n	8001aae <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001a0e:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a12:	4a2a      	ldr	r2, [pc, #168]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a14:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a18:	6593      	str	r3, [r2, #88]	; 0x58
 8001a1a:	4b28      	ldr	r3, [pc, #160]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	4b25      	ldr	r3, [pc, #148]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2a:	4a24      	ldr	r2, [pc, #144]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a32:	4b22      	ldr	r3, [pc, #136]	; (8001abc <HAL_DAC_MspInit+0xd0>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a42:	2303      	movs	r3, #3
 8001a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a54:	f001 feee 	bl	8003834 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a5a:	4a1a      	ldr	r2, [pc, #104]	; (8001ac4 <HAL_DAC_MspInit+0xd8>)
 8001a5c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001a5e:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a60:	2206      	movs	r2, #6
 8001a62:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a64:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a66:	2210      	movs	r2, #16
 8001a68:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001a70:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a72:	2280      	movs	r2, #128	; 0x80
 8001a74:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a76:	4b12      	ldr	r3, [pc, #72]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a7c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a84:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a88:	2220      	movs	r2, #32
 8001a8a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001a92:	480b      	ldr	r0, [pc, #44]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001a94:	f001 fba0 	bl	80031d8 <HAL_DMA_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001a9e:	f7ff ff7b 	bl	8001998 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a06      	ldr	r2, [pc, #24]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <HAL_DAC_MspInit+0xd4>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40007400 	.word	0x40007400
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	20000208 	.word	0x20000208
 8001ac4:	40020008 	.word	0x40020008

08001ac8 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b0ae      	sub	sp, #184	; 0xb8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	2294      	movs	r2, #148	; 0x94
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f007 f944 	bl	8008d76 <memset>
  if(DFSDM1_Init == 0)
 8001aee:	4b45      	ldr	r3, [pc, #276]	; (8001c04 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d14b      	bne.n	8001b8e <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001af6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001afa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001afc:	2300      	movs	r3, #0
 8001afe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b02:	f107 0310 	add.w	r3, r7, #16
 8001b06:	4618      	mov	r0, r3
 8001b08:	f002 fff2 	bl	8004af0 <HAL_RCCEx_PeriphCLKConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001b12:	f7ff ff41 	bl	8001998 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001b16:	4b3c      	ldr	r3, [pc, #240]	; (8001c08 <HAL_DFSDM_FilterMspInit+0x140>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a3a      	ldr	r2, [pc, #232]	; (8001c08 <HAL_DFSDM_FilterMspInit+0x140>)
 8001b1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001b20:	4b39      	ldr	r3, [pc, #228]	; (8001c08 <HAL_DFSDM_FilterMspInit+0x140>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10b      	bne.n	8001b40 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001b28:	4b38      	ldr	r3, [pc, #224]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b2c:	4a37      	ldr	r2, [pc, #220]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b32:	6613      	str	r3, [r2, #96]	; 0x60
 8001b34:	4b35      	ldr	r3, [pc, #212]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b40:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b44:	4a31      	ldr	r2, [pc, #196]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b46:	f043 0310 	orr.w	r3, r3, #16
 8001b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b4c:	4b2f      	ldr	r3, [pc, #188]	; (8001c0c <HAL_DFSDM_FilterMspInit+0x144>)
 8001b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001b58:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001b5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001b72:	2306      	movs	r3, #6
 8001b74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4824      	ldr	r0, [pc, #144]	; (8001c10 <HAL_DFSDM_FilterMspInit+0x148>)
 8001b80:	f001 fe58 	bl	8003834 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001b84:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	; (8001c04 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001b8c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a20      	ldr	r2, [pc, #128]	; (8001c14 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d130      	bne.n	8001bfa <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8001b98:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001b9a:	4a20      	ldr	r2, [pc, #128]	; (8001c1c <HAL_DFSDM_FilterMspInit+0x154>)
 8001b9c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8001b9e:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001ba0:	2256      	movs	r2, #86	; 0x56
 8001ba2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001baa:	4b1b      	ldr	r3, [pc, #108]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001bb0:	4b19      	ldr	r3, [pc, #100]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bb2:	2280      	movs	r2, #128	; 0x80
 8001bb4:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001bb6:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bbc:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001bbe:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bc4:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8001bd2:	4811      	ldr	r0, [pc, #68]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bd4:	f001 fb00 	bl	80031d8 <HAL_DMA_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8001bde:	f7ff fedb 	bl	8001998 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001be6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001be8:	4a0b      	ldr	r2, [pc, #44]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a09      	ldr	r2, [pc, #36]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bf2:	629a      	str	r2, [r3, #40]	; 0x28
 8001bf4:	4a08      	ldr	r2, [pc, #32]	; (8001c18 <HAL_DFSDM_FilterMspInit+0x150>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8001bfa:	bf00      	nop
 8001bfc:	37b8      	adds	r7, #184	; 0xb8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	2005f840 	.word	0x2005f840
 8001c08:	2005f83c 	.word	0x2005f83c
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	48001000 	.word	0x48001000
 8001c14:	40016100 	.word	0x40016100
 8001c18:	200002f4 	.word	0x200002f4
 8001c1c:	4002001c 	.word	0x4002001c

08001c20 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b0ae      	sub	sp, #184	; 0xb8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c28:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	2294      	movs	r2, #148	; 0x94
 8001c3e:	2100      	movs	r1, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f007 f898 	bl	8008d76 <memset>
  if(DFSDM1_Init == 0)
 8001c46:	4b2a      	ldr	r3, [pc, #168]	; (8001cf0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d14b      	bne.n	8001ce6 <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001c4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5a:	f107 0310 	add.w	r3, r7, #16
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f002 ff46 	bl	8004af0 <HAL_RCCEx_PeriphCLKConfig>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001c6a:	f7ff fe95 	bl	8001998 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001c6e:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	3301      	adds	r3, #1
 8001c74:	4a1f      	ldr	r2, [pc, #124]	; (8001cf4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001c76:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001c78:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d10b      	bne.n	8001c98 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001c80:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c84:	4a1c      	ldr	r2, [pc, #112]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c8a:	6613      	str	r3, [r2, #96]	; 0x60
 8001c8c:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9c:	4a16      	ldr	r2, [pc, #88]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001c9e:	f043 0310 	orr.w	r3, r3, #16
 8001ca2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca8:	f003 0310 	and.w	r3, r3, #16
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001cb0:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001cca:	2306      	movs	r3, #6
 8001ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4809      	ldr	r0, [pc, #36]	; (8001cfc <HAL_DFSDM_ChannelMspInit+0xdc>)
 8001cd8:	f001 fdac 	bl	8003834 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001cdc:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	4a03      	ldr	r2, [pc, #12]	; (8001cf0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001ce4:	6013      	str	r3, [r2, #0]
  }

}
 8001ce6:	bf00      	nop
 8001ce8:	37b8      	adds	r7, #184	; 0xb8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	2005f840 	.word	0x2005f840
 8001cf4:	2005f83c 	.word	0x2005f83c
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	48001000 	.word	0x48001000

08001d00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d10:	d113      	bne.n	8001d3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d12:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d1e:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <HAL_TIM_Base_MspInit+0x44>)
 8001d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	201c      	movs	r0, #28
 8001d30:	f000 fb3f 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d34:	201c      	movs	r0, #28
 8001d36:	f000 fb58 	bl	80023ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000

08001d48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b0ae      	sub	sp, #184	; 0xb8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d60:	f107 0310 	add.w	r3, r7, #16
 8001d64:	2294      	movs	r2, #148	; 0x94
 8001d66:	2100      	movs	r1, #0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f007 f804 	bl	8008d76 <memset>
  if(huart->Instance==USART1)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <HAL_UART_MspInit+0xc0>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d142      	bne.n	8001dfe <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4618      	mov	r0, r3
 8001d86:	f002 feb3 	bl	8004af0 <HAL_RCCEx_PeriphCLKConfig>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d90:	f7ff fe02 	bl	8001998 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d94:	4b1d      	ldr	r3, [pc, #116]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d98:	4a1c      	ldr	r2, [pc, #112]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001d9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d9e:	6613      	str	r3, [r2, #96]	; 0x60
 8001da0:	4b1a      	ldr	r3, [pc, #104]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001da4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dac:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db0:	4a16      	ldr	r2, [pc, #88]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001db8:	4b14      	ldr	r3, [pc, #80]	; (8001e0c <HAL_UART_MspInit+0xc4>)
 8001dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dc4:	23c0      	movs	r3, #192	; 0xc0
 8001dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ddc:	2307      	movs	r3, #7
 8001dde:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001de6:	4619      	mov	r1, r3
 8001de8:	4809      	ldr	r0, [pc, #36]	; (8001e10 <HAL_UART_MspInit+0xc8>)
 8001dea:	f001 fd23 	bl	8003834 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001dee:	2200      	movs	r2, #0
 8001df0:	2100      	movs	r1, #0
 8001df2:	2025      	movs	r0, #37	; 0x25
 8001df4:	f000 fadd 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001df8:	2025      	movs	r0, #37	; 0x25
 8001dfa:	f000 faf6 	bl	80023ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001dfe:	bf00      	nop
 8001e00:	37b8      	adds	r7, #184	; 0xb8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40013800 	.word	0x40013800
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	48000400 	.word	0x48000400

08001e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <NMI_Handler+0x4>

08001e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <MemManage_Handler+0x4>

08001e26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <BusFault_Handler+0x4>

08001e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <UsageFault_Handler+0x4>

08001e32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e60:	f000 f988 	bl	8002174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <DMA1_Channel1_IRQHandler+0x10>)
 8001e6e:	f001 fb91 	bl	8003594 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000208 	.word	0x20000208

08001e7c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <DMA1_Channel2_IRQHandler+0x10>)
 8001e82:	f001 fb87 	bl	8003594 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200002f4 	.word	0x200002f4

08001e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <TIM2_IRQHandler+0x10>)
 8001e96:	f003 fc03 	bl	80056a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000354 	.word	0x20000354

08001ea4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ea8:	4802      	ldr	r0, [pc, #8]	; (8001eb4 <USART1_IRQHandler+0x10>)
 8001eaa:	f004 f90d 	bl	80060c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	200003a0 	.word	0x200003a0

08001eb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8001ebc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ec0:	f001 fe62 	bl	8003b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return 1;
 8001ecc:	2301      	movs	r3, #1
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_kill>:

int _kill(int pid, int sig)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ee2:	f006 ff9b 	bl	8008e1c <__errno>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2216      	movs	r2, #22
 8001eea:	601a      	str	r2, [r3, #0]
  return -1;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <_exit>:

void _exit (int status)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f00:	f04f 31ff 	mov.w	r1, #4294967295
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff ffe7 	bl	8001ed8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f0a:	e7fe      	b.n	8001f0a <_exit+0x12>

08001f0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	e00a      	b.n	8001f34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f1e:	f3af 8000 	nop.w
 8001f22:	4601      	mov	r1, r0
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	60ba      	str	r2, [r7, #8]
 8001f2a:	b2ca      	uxtb	r2, r1
 8001f2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	3301      	adds	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	dbf0      	blt.n	8001f1e <_read+0x12>
  }

  return len;
 8001f3c:	687b      	ldr	r3, [r7, #4]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	e009      	b.n	8001f6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	60ba      	str	r2, [r7, #8]
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	dbf1      	blt.n	8001f58 <_write+0x12>
  }
  return len;
 8001f74:	687b      	ldr	r3, [r7, #4]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3718      	adds	r7, #24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_close>:

int _close(int file)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
 8001f9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fa6:	605a      	str	r2, [r3, #4]
  return 0;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <_isatty>:

int _isatty(int file)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fbe:	2301      	movs	r3, #1
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff0:	4a14      	ldr	r2, [pc, #80]	; (8002044 <_sbrk+0x5c>)
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <_sbrk+0x60>)
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d102      	bne.n	800200a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002004:	4b11      	ldr	r3, [pc, #68]	; (800204c <_sbrk+0x64>)
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <_sbrk+0x68>)
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	429a      	cmp	r2, r3
 8002016:	d207      	bcs.n	8002028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002018:	f006 ff00 	bl	8008e1c <__errno>
 800201c:	4603      	mov	r3, r0
 800201e:	220c      	movs	r2, #12
 8002020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295
 8002026:	e009      	b.n	800203c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <_sbrk+0x64>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800202e:	4b07      	ldr	r3, [pc, #28]	; (800204c <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	4a05      	ldr	r2, [pc, #20]	; (800204c <_sbrk+0x64>)
 8002038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800203a:	68fb      	ldr	r3, [r7, #12]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	200a0000 	.word	0x200a0000
 8002048:	00000400 	.word	0x00000400
 800204c:	2005f844 	.word	0x2005f844
 8002050:	2005f9c0 	.word	0x2005f9c0

08002054 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002058:	4b06      	ldr	r3, [pc, #24]	; (8002074 <SystemInit+0x20>)
 800205a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800205e:	4a05      	ldr	r2, [pc, #20]	; (8002074 <SystemInit+0x20>)
 8002060:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002064:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002078:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800207c:	f7ff ffea 	bl	8002054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002080:	480c      	ldr	r0, [pc, #48]	; (80020b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002082:	490d      	ldr	r1, [pc, #52]	; (80020b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002084:	4a0d      	ldr	r2, [pc, #52]	; (80020bc <LoopForever+0xe>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002088:	e002      	b.n	8002090 <LoopCopyDataInit>

0800208a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800208a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800208c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800208e:	3304      	adds	r3, #4

08002090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002094:	d3f9      	bcc.n	800208a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002096:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002098:	4c0a      	ldr	r4, [pc, #40]	; (80020c4 <LoopForever+0x16>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800209c:	e001      	b.n	80020a2 <LoopFillZerobss>

0800209e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800209e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020a0:	3204      	adds	r2, #4

080020a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020a4:	d3fb      	bcc.n	800209e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020a6:	f006 febf 	bl	8008e28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020aa:	f7ff f8fd 	bl	80012a8 <main>

080020ae <LoopForever>:

LoopForever:
    b LoopForever
 80020ae:	e7fe      	b.n	80020ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020b0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80020b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020b8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80020bc:	0800bd98 	.word	0x0800bd98
  ldr r2, =_sbss
 80020c0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80020c4:	2005f9bc 	.word	0x2005f9bc

080020c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020c8:	e7fe      	b.n	80020c8 <ADC1_IRQHandler>

080020ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b082      	sub	sp, #8
 80020ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020d4:	2003      	movs	r0, #3
 80020d6:	f000 f961 	bl	800239c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020da:	2000      	movs	r0, #0
 80020dc:	f000 f80e 	bl	80020fc <HAL_InitTick>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	71fb      	strb	r3, [r7, #7]
 80020ea:	e001      	b.n	80020f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020ec:	f7ff fc5a 	bl	80019a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020f0:	79fb      	ldrb	r3, [r7, #7]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002108:	4b17      	ldr	r3, [pc, #92]	; (8002168 <HAL_InitTick+0x6c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d023      	beq.n	8002158 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002110:	4b16      	ldr	r3, [pc, #88]	; (800216c <HAL_InitTick+0x70>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b14      	ldr	r3, [pc, #80]	; (8002168 <HAL_InitTick+0x6c>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4619      	mov	r1, r3
 800211a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800211e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002122:	fbb2 f3f3 	udiv	r3, r2, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f96d 	bl	8002406 <HAL_SYSTICK_Config>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10f      	bne.n	8002152 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b0f      	cmp	r3, #15
 8002136:	d809      	bhi.n	800214c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002138:	2200      	movs	r2, #0
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	f04f 30ff 	mov.w	r0, #4294967295
 8002140:	f000 f937 	bl	80023b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002144:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <HAL_InitTick+0x74>)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6013      	str	r3, [r2, #0]
 800214a:	e007      	b.n	800215c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	73fb      	strb	r3, [r7, #15]
 8002150:	e004      	b.n	800215c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	73fb      	strb	r3, [r7, #15]
 8002156:	e001      	b.n	800215c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	2000000c 	.word	0x2000000c
 800216c:	20000004 	.word	0x20000004
 8002170:	20000008 	.word	0x20000008

08002174 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <HAL_IncTick+0x20>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	461a      	mov	r2, r3
 800217e:	4b06      	ldr	r3, [pc, #24]	; (8002198 <HAL_IncTick+0x24>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4413      	add	r3, r2
 8002184:	4a04      	ldr	r2, [pc, #16]	; (8002198 <HAL_IncTick+0x24>)
 8002186:	6013      	str	r3, [r2, #0]
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	2000000c 	.word	0x2000000c
 8002198:	2005f848 	.word	0x2005f848

0800219c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  return uwTick;
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <HAL_GetTick+0x14>)
 80021a2:	681b      	ldr	r3, [r3, #0]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	2005f848 	.word	0x2005f848

080021b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021bc:	f7ff ffee 	bl	800219c <HAL_GetTick>
 80021c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021cc:	d005      	beq.n	80021da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80021ce:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <HAL_Delay+0x44>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021da:	bf00      	nop
 80021dc:	f7ff ffde 	bl	800219c <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d8f7      	bhi.n	80021dc <HAL_Delay+0x28>
  {
  }
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	2000000c 	.word	0x2000000c

080021fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002218:	4013      	ands	r3, r2
 800221a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800222c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800222e:	4a04      	ldr	r2, [pc, #16]	; (8002240 <__NVIC_SetPriorityGrouping+0x44>)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	60d3      	str	r3, [r2, #12]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <__NVIC_GetPriorityGrouping+0x18>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	0a1b      	lsrs	r3, r3, #8
 800224e:	f003 0307 	and.w	r3, r3, #7
}
 8002252:	4618      	mov	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	db0b      	blt.n	800228a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	f003 021f 	and.w	r2, r3, #31
 8002278:	4907      	ldr	r1, [pc, #28]	; (8002298 <__NVIC_EnableIRQ+0x38>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2001      	movs	r0, #1
 8002282:	fa00 f202 	lsl.w	r2, r0, r2
 8002286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	e000e100 	.word	0xe000e100

0800229c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	6039      	str	r1, [r7, #0]
 80022a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	db0a      	blt.n	80022c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	490c      	ldr	r1, [pc, #48]	; (80022e8 <__NVIC_SetPriority+0x4c>)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	0112      	lsls	r2, r2, #4
 80022bc:	b2d2      	uxtb	r2, r2
 80022be:	440b      	add	r3, r1
 80022c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c4:	e00a      	b.n	80022dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	4908      	ldr	r1, [pc, #32]	; (80022ec <__NVIC_SetPriority+0x50>)
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	3b04      	subs	r3, #4
 80022d4:	0112      	lsls	r2, r2, #4
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	440b      	add	r3, r1
 80022da:	761a      	strb	r2, [r3, #24]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000e100 	.word	0xe000e100
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b089      	sub	sp, #36	; 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f1c3 0307 	rsb	r3, r3, #7
 800230a:	2b04      	cmp	r3, #4
 800230c:	bf28      	it	cs
 800230e:	2304      	movcs	r3, #4
 8002310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3304      	adds	r3, #4
 8002316:	2b06      	cmp	r3, #6
 8002318:	d902      	bls.n	8002320 <NVIC_EncodePriority+0x30>
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3b03      	subs	r3, #3
 800231e:	e000      	b.n	8002322 <NVIC_EncodePriority+0x32>
 8002320:	2300      	movs	r3, #0
 8002322:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002324:	f04f 32ff 	mov.w	r2, #4294967295
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43da      	mvns	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	401a      	ands	r2, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002338:	f04f 31ff 	mov.w	r1, #4294967295
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	fa01 f303 	lsl.w	r3, r1, r3
 8002342:	43d9      	mvns	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002348:	4313      	orrs	r3, r2
         );
}
 800234a:	4618      	mov	r0, r3
 800234c:	3724      	adds	r7, #36	; 0x24
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3b01      	subs	r3, #1
 8002364:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002368:	d301      	bcc.n	800236e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800236a:	2301      	movs	r3, #1
 800236c:	e00f      	b.n	800238e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800236e:	4a0a      	ldr	r2, [pc, #40]	; (8002398 <SysTick_Config+0x40>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002376:	210f      	movs	r1, #15
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	f7ff ff8e 	bl	800229c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002380:	4b05      	ldr	r3, [pc, #20]	; (8002398 <SysTick_Config+0x40>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002386:	4b04      	ldr	r3, [pc, #16]	; (8002398 <SysTick_Config+0x40>)
 8002388:	2207      	movs	r2, #7
 800238a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	e000e010 	.word	0xe000e010

0800239c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7ff ff29 	bl	80021fc <__NVIC_SetPriorityGrouping>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	4603      	mov	r3, r0
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023c4:	f7ff ff3e 	bl	8002244 <__NVIC_GetPriorityGrouping>
 80023c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	68b9      	ldr	r1, [r7, #8]
 80023ce:	6978      	ldr	r0, [r7, #20]
 80023d0:	f7ff ff8e 	bl	80022f0 <NVIC_EncodePriority>
 80023d4:	4602      	mov	r2, r0
 80023d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff5d 	bl	800229c <__NVIC_SetPriority>
}
 80023e2:	bf00      	nop
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	4603      	mov	r3, r0
 80023f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff ff31 	bl	8002260 <__NVIC_EnableIRQ>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff ffa2 	bl	8002358 <SysTick_Config>
 8002414:	4603      	mov	r3, r0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e014      	b.n	800245a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	791b      	ldrb	r3, [r3, #4]
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d105      	bne.n	8002446 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff fad3 	bl	80019ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2202      	movs	r2, #2
 800244a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2201      	movs	r2, #1
 8002456:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	795b      	ldrb	r3, [r3, #5]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d101      	bne.n	8002482 <HAL_DAC_Start_DMA+0x1e>
 800247e:	2302      	movs	r3, #2
 8002480:	e0ab      	b.n	80025da <HAL_DAC_Start_DMA+0x176>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2201      	movs	r2, #1
 8002486:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2202      	movs	r2, #2
 800248c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d12f      	bne.n	80024f4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	4a52      	ldr	r2, [pc, #328]	; (80025e4 <HAL_DAC_Start_DMA+0x180>)
 800249a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	4a51      	ldr	r2, [pc, #324]	; (80025e8 <HAL_DAC_Start_DMA+0x184>)
 80024a2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	4a50      	ldr	r2, [pc, #320]	; (80025ec <HAL_DAC_Start_DMA+0x188>)
 80024aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024ba:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80024bc:	6a3b      	ldr	r3, [r7, #32]
 80024be:	2b08      	cmp	r3, #8
 80024c0:	d013      	beq.n	80024ea <HAL_DAC_Start_DMA+0x86>
 80024c2:	6a3b      	ldr	r3, [r7, #32]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d845      	bhi.n	8002554 <HAL_DAC_Start_DMA+0xf0>
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <HAL_DAC_Start_DMA+0x72>
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d005      	beq.n	80024e0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80024d4:	e03e      	b.n	8002554 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	3308      	adds	r3, #8
 80024dc:	613b      	str	r3, [r7, #16]
        break;
 80024de:	e03c      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	330c      	adds	r3, #12
 80024e6:	613b      	str	r3, [r7, #16]
        break;
 80024e8:	e037      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	3310      	adds	r3, #16
 80024f0:	613b      	str	r3, [r7, #16]
        break;
 80024f2:	e032      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	4a3d      	ldr	r2, [pc, #244]	; (80025f0 <HAL_DAC_Start_DMA+0x18c>)
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	4a3c      	ldr	r2, [pc, #240]	; (80025f4 <HAL_DAC_Start_DMA+0x190>)
 8002502:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a3b      	ldr	r2, [pc, #236]	; (80025f8 <HAL_DAC_Start_DMA+0x194>)
 800250a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800251a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800251c:	6a3b      	ldr	r3, [r7, #32]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d013      	beq.n	800254a <HAL_DAC_Start_DMA+0xe6>
 8002522:	6a3b      	ldr	r3, [r7, #32]
 8002524:	2b08      	cmp	r3, #8
 8002526:	d817      	bhi.n	8002558 <HAL_DAC_Start_DMA+0xf4>
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_DAC_Start_DMA+0xd2>
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	2b04      	cmp	r3, #4
 8002532:	d005      	beq.n	8002540 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002534:	e010      	b.n	8002558 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	3314      	adds	r3, #20
 800253c:	613b      	str	r3, [r7, #16]
        break;
 800253e:	e00c      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	3318      	adds	r3, #24
 8002546:	613b      	str	r3, [r7, #16]
        break;
 8002548:	e007      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	331c      	adds	r3, #28
 8002550:	613b      	str	r3, [r7, #16]
        break;
 8002552:	e002      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        break;
 8002554:	bf00      	nop
 8002556:	e000      	b.n	800255a <HAL_DAC_Start_DMA+0xf6>
        break;
 8002558:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d111      	bne.n	8002584 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800256e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6898      	ldr	r0, [r3, #8]
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	f000 fed5 	bl	8003328 <HAL_DMA_Start_IT>
 800257e:	4603      	mov	r3, r0
 8002580:	75fb      	strb	r3, [r7, #23]
 8002582:	e010      	b.n	80025a6 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002592:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	68d8      	ldr	r0, [r3, #12]
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	f000 fec3 	bl	8003328 <HAL_DMA_Start_IT>
 80025a2:	4603      	mov	r3, r0
 80025a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80025ac:	7dfb      	ldrb	r3, [r7, #23]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10c      	bne.n	80025cc <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6819      	ldr	r1, [r3, #0]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2201      	movs	r2, #1
 80025c0:	409a      	lsls	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	e005      	b.n	80025d8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	f043 0204 	orr.w	r2, r3, #4
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	0800295d 	.word	0x0800295d
 80025e8:	0800297f 	.word	0x0800297f
 80025ec:	0800299b 	.word	0x0800299b
 80025f0:	08002a05 	.word	0x08002a05
 80025f4:	08002a27 	.word	0x08002a27
 80025f8:	08002a43 	.word	0x08002a43

080025fc <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6819      	ldr	r1, [r3, #0]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	f003 0310 	and.w	r3, r3, #16
 8002612:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	400a      	ands	r2, r1
 8002622:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6819      	ldr	r1, [r3, #0]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	f003 0310 	and.w	r3, r3, #16
 8002630:	2201      	movs	r2, #1
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	43da      	mvns	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	400a      	ands	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10d      	bne.n	8002662 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	4618      	mov	r0, r3
 800264c:	f000 fee7 	bl	800341e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	e00c      	b.n	800267c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fed9 	bl	800341e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800267a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	795b      	ldrb	r3, [r3, #5]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_DAC_ConfigChannel+0x1c>
 80026dc:	2302      	movs	r3, #2
 80026de:	e137      	b.n	8002950 <HAL_DAC_ConfigChannel+0x28c>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2202      	movs	r2, #2
 80026ea:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b04      	cmp	r3, #4
 80026f2:	f040 8081 	bne.w	80027f8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80026f6:	f7ff fd51 	bl	800219c <HAL_GetTick>
 80026fa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d140      	bne.n	8002784 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002702:	e018      	b.n	8002736 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002704:	f7ff fd4a 	bl	800219c <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b01      	cmp	r3, #1
 8002710:	d911      	bls.n	8002736 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00a      	beq.n	8002736 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	f043 0208 	orr.w	r2, r3, #8
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2203      	movs	r2, #3
 8002730:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e10c      	b.n	8002950 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800273c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1df      	bne.n	8002704 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002744:	2001      	movs	r0, #1
 8002746:	f7ff fd35 	bl	80021b4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	69d2      	ldr	r2, [r2, #28]
 8002752:	641a      	str	r2, [r3, #64]	; 0x40
 8002754:	e023      	b.n	800279e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002756:	f7ff fd21 	bl	800219c <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b01      	cmp	r3, #1
 8002762:	d90f      	bls.n	8002784 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276a:	2b00      	cmp	r3, #0
 800276c:	da0a      	bge.n	8002784 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f043 0208 	orr.w	r2, r3, #8
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2203      	movs	r2, #3
 800277e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e0e5      	b.n	8002950 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278a:	2b00      	cmp	r3, #0
 800278c:	dbe3      	blt.n	8002756 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800278e:	2001      	movs	r0, #1
 8002790:	f7ff fd10 	bl	80021b4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	69d2      	ldr	r2, [r2, #28]
 800279c:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f003 0310 	and.w	r3, r3, #16
 80027aa:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80027ae:	fa01 f303 	lsl.w	r3, r1, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	ea02 0103 	and.w	r1, r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	6a1a      	ldr	r2, [r3, #32]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f003 0310 	and.w	r3, r3, #16
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	21ff      	movs	r1, #255	; 0xff
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43db      	mvns	r3, r3
 80027e0:	ea02 0103 	and.w	r1, r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f003 0310 	and.w	r3, r3, #16
 80027ee:	409a      	lsls	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	430a      	orrs	r2, r1
 80027f6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d11d      	bne.n	800283c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002806:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f003 0310 	and.w	r3, r3, #16
 800280e:	221f      	movs	r2, #31
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	4013      	ands	r3, r2
 800281a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f003 0310 	and.w	r3, r3, #16
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	4313      	orrs	r3, r2
 8002832:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	69fa      	ldr	r2, [r7, #28]
 800283a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002842:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	2207      	movs	r2, #7
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	69fa      	ldr	r2, [r7, #28]
 8002854:	4013      	ands	r3, r2
 8002856:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	431a      	orrs	r2, r3
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	4313      	orrs	r3, r2
 8002868:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	69fa      	ldr	r2, [r7, #28]
 8002878:	4313      	orrs	r3, r2
 800287a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69fa      	ldr	r2, [r7, #28]
 8002882:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6819      	ldr	r1, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f003 0310 	and.w	r3, r3, #16
 8002890:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43da      	mvns	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	400a      	ands	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	4013      	ands	r3, r2
 80028be:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f003 0310 	and.w	r3, r3, #16
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	69fa      	ldr	r2, [r7, #28]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028e0:	d104      	bne.n	80028ec <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028e8:	61fb      	str	r3, [r7, #28]
 80028ea:	e018      	b.n	800291e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d104      	bne.n	80028fe <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	e00f      	b.n	800291e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80028fe:	f001 ffff 	bl	8004900 <HAL_RCC_GetHCLKFreq>
 8002902:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4a14      	ldr	r2, [pc, #80]	; (8002958 <HAL_DAC_ConfigChannel+0x294>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d904      	bls.n	8002916 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	e003      	b.n	800291e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800291c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6819      	ldr	r1, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f003 0310 	and.w	r3, r3, #16
 8002932:	22c0      	movs	r2, #192	; 0xc0
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43da      	mvns	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	400a      	ands	r2, r1
 8002940:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2201      	movs	r2, #1
 8002946:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2200      	movs	r2, #0
 800294c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3720      	adds	r7, #32
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	04c4b400 	.word	0x04c4b400

0800295c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002968:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f7ff fe8b 	bl	8002686 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2201      	movs	r2, #1
 8002974:	711a      	strb	r2, [r3, #4]
}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7ff fe84 	bl	800269a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	f043 0204 	orr.w	r2, r3, #4
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fe7a 	bl	80026ae <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2201      	movs	r2, #1
 80029be:	711a      	strb	r2, [r3, #4]
}
 80029c0:	bf00      	nop
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a10:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f7ff ffd8 	bl	80029c8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	711a      	strb	r2, [r3, #4]
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b084      	sub	sp, #16
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a32:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f7ff ffd1 	bl	80029dc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b084      	sub	sp, #16
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	f043 0204 	orr.w	r2, r3, #4
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f7ff ffc7 	bl	80029f0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2201      	movs	r2, #1
 8002a66:	711a      	strb	r2, [r3, #4]
}
 8002a68:	bf00      	nop
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e0ac      	b.n	8002bdc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fab6 	bl	8002ff8 <DFSDM_GetChannelFromInstance>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	4a55      	ldr	r2, [pc, #340]	; (8002be4 <HAL_DFSDM_ChannelInit+0x174>)
 8002a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e09f      	b.n	8002bdc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff f8bf 	bl	8001c20 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002aa2:	4b51      	ldr	r3, [pc, #324]	; (8002be8 <HAL_DFSDM_ChannelInit+0x178>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	4a4f      	ldr	r2, [pc, #316]	; (8002be8 <HAL_DFSDM_ChannelInit+0x178>)
 8002aaa:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002aac:	4b4e      	ldr	r3, [pc, #312]	; (8002be8 <HAL_DFSDM_ChannelInit+0x178>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d125      	bne.n	8002b00 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002ab4:	4b4d      	ldr	r3, [pc, #308]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002aba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002abe:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002ac0:	4b4a      	ldr	r3, [pc, #296]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	4948      	ldr	r1, [pc, #288]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002ace:	4b47      	ldr	r3, [pc, #284]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a46      	ldr	r2, [pc, #280]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002ad4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002ad8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	791b      	ldrb	r3, [r3, #4]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d108      	bne.n	8002af4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002ae2:	4b42      	ldr	r3, [pc, #264]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	041b      	lsls	r3, r3, #16
 8002aee:	493f      	ldr	r1, [pc, #252]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a3c      	ldr	r2, [pc, #240]	; (8002bec <HAL_DFSDM_ChannelInit+0x17c>)
 8002afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002afe:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002b0e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6819      	ldr	r1, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b1e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002b24:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 020f 	bic.w	r2, r2, #15
 8002b3c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6819      	ldr	r1, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002b64:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6899      	ldr	r1, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b74:	3b01      	subs	r3, #1
 8002b76:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f002 0207 	and.w	r2, r2, #7
 8002b90:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6859      	ldr	r1, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bbc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 fa14 	bl	8002ff8 <DFSDM_GetChannelFromInstance>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4904      	ldr	r1, [pc, #16]	; (8002be4 <HAL_DFSDM_ChannelInit+0x174>)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	2005f850 	.word	0x2005f850
 8002be8:	2005f84c 	.word	0x2005f84c
 8002bec:	40016000 	.word	0x40016000

08002bf0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e0ca      	b.n	8002d98 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a66      	ldr	r2, [pc, #408]	; (8002da0 <HAL_DFSDM_FilterInit+0x1b0>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d109      	bne.n	8002c20 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d003      	beq.n	8002c1c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e0bb      	b.n	8002d98 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7fe ff45 	bl	8001ac8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002c4c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7a1b      	ldrb	r3, [r3, #8]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d108      	bne.n	8002c68 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e007      	b.n	8002c78 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002c76:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	7a5b      	ldrb	r3, [r3, #9]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d108      	bne.n	8002c92 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	e007      	b.n	8002ca2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cb0:	f023 0308 	bic.w	r3, r3, #8
 8002cb4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d108      	bne.n	8002cd0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6819      	ldr	r1, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	695a      	ldr	r2, [r3, #20]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	7c1b      	ldrb	r3, [r3, #16]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d108      	bne.n	8002cea <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0210 	orr.w	r2, r2, #16
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e007      	b.n	8002cfa <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0210 	bic.w	r2, r2, #16
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	7c5b      	ldrb	r3, [r3, #17]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d108      	bne.n	8002d14 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f042 0220 	orr.w	r2, r2, #32
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	e007      	b.n	8002d24 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0220 	bic.w	r2, r2, #32
 8002d22:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002d32:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002d36:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6959      	ldr	r1, [r3, #20]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002d4a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002d52:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699a      	ldr	r2, [r3, #24]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	7c1a      	ldrb	r2, [r3, #16]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 0201 	orr.w	r2, r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40016100 	.word	0x40016100

08002da4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d02e      	beq.n	8002e1c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002dc4:	2bff      	cmp	r3, #255	; 0xff
 8002dc6:	d029      	beq.n	8002e1c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002dd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dda:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d10d      	bne.n	8002dfe <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002df0:	431a      	orrs	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	e00a      	b.n	8002e14 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6819      	ldr	r1, [r3, #0]
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30
 8002e1a:	e001      	b.n	8002e20 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	371c      	adds	r7, #28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d002      	beq.n	8002e4c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d102      	bne.n	8002e52 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	75fb      	strb	r3, [r7, #23]
 8002e50:	e064      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e60:	d002      	beq.n	8002e68 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	75fb      	strb	r3, [r7, #23]
 8002e66:	e059      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10e      	bne.n	8002e8e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10a      	bne.n	8002e8e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d105      	bne.n	8002e8e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d002      	beq.n	8002e8e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	75fb      	strb	r3, [r7, #23]
 8002e8c:	e046      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10b      	bne.n	8002eae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d107      	bne.n	8002eae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d102      	bne.n	8002eae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	75fb      	strb	r3, [r7, #23]
 8002eac:	e036      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d004      	beq.n	8002ec2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	d12a      	bne.n	8002f18 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec6:	4a18      	ldr	r2, [pc, #96]	; (8002f28 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8002ec8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ece:	4a17      	ldr	r2, [pc, #92]	; (8002f2c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8002ed0:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8002ed8:	2b20      	cmp	r3, #32
 8002eda:	d101      	bne.n	8002ee0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8002edc:	4a14      	ldr	r2, [pc, #80]	; (8002f30 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8002ede:	e000      	b.n	8002ee2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8002ee0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	331c      	adds	r3, #28
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f000 fa16 	bl	8003328 <HAL_DMA_Start_IT>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	22ff      	movs	r2, #255	; 0xff
 8002f06:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002f0e:	e005      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 f8bd 	bl	8003090 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002f16:	e001      	b.n	8002f1c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8002f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	08002fb9 	.word	0x08002fb9
 8002f2c:	08002fd5 	.word	0x08002fd5
 8002f30:	08002f9d 	.word	0x08002f9d

08002f34 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d007      	beq.n	8002f5a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d002      	beq.n	8002f5a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
 8002f58:	e007      	b.n	8002f6a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 fa5d 	bl	800341e <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 f8e9 	bl	800313c <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8002f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f7ff ffe2 	bl	8002f74 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8002fb0:	bf00      	nop
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f7fe fc7e 	bl	80018c8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8002fcc:	bf00      	nop
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7ff ffcd 	bl	8002f88 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8002fee:	bf00      	nop
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a1c      	ldr	r2, [pc, #112]	; (8003074 <DFSDM_GetChannelFromInstance+0x7c>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d102      	bne.n	800300e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003008:	2300      	movs	r3, #0
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	e02b      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a19      	ldr	r2, [pc, #100]	; (8003078 <DFSDM_GetChannelFromInstance+0x80>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d102      	bne.n	800301c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003016:	2301      	movs	r3, #1
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e024      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a17      	ldr	r2, [pc, #92]	; (800307c <DFSDM_GetChannelFromInstance+0x84>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d102      	bne.n	800302a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003024:	2302      	movs	r3, #2
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	e01d      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a14      	ldr	r2, [pc, #80]	; (8003080 <DFSDM_GetChannelFromInstance+0x88>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d102      	bne.n	8003038 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003032:	2304      	movs	r3, #4
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	e016      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a12      	ldr	r2, [pc, #72]	; (8003084 <DFSDM_GetChannelFromInstance+0x8c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d102      	bne.n	8003046 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003040:	2305      	movs	r3, #5
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	e00f      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a0f      	ldr	r2, [pc, #60]	; (8003088 <DFSDM_GetChannelFromInstance+0x90>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d102      	bne.n	8003054 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800304e:	2306      	movs	r3, #6
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	e008      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a0d      	ldr	r2, [pc, #52]	; (800308c <DFSDM_GetChannelFromInstance+0x94>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d102      	bne.n	8003062 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800305c:	2307      	movs	r3, #7
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	e001      	b.n	8003066 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003062:	2303      	movs	r3, #3
 8003064:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003066:	68fb      	ldr	r3, [r7, #12]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	40016000 	.word	0x40016000
 8003078:	40016020 	.word	0x40016020
 800307c:	40016040 	.word	0x40016040
 8003080:	40016080 	.word	0x40016080
 8003084:	400160a0 	.word	0x400160a0
 8003088:	400160c0 	.word	0x400160c0
 800308c:	400160e0 	.word	0x400160e0

08003090 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309c:	2b00      	cmp	r3, #0
 800309e:	d108      	bne.n	80030b2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	e033      	b.n	800311a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0201 	bic.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80030d0:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f042 0201 	orr.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	d116      	bne.n	800311a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0202 	orr.w	r2, r2, #2
 8003102:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800310a:	2b01      	cmp	r3, #1
 800310c:	d102      	bne.n	8003114 <DFSDM_RegConvStart+0x84>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	e000      	b.n	8003116 <DFSDM_RegConvStart+0x86>
 8003114:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003120:	2b01      	cmp	r3, #1
 8003122:	d101      	bne.n	8003128 <DFSDM_RegConvStart+0x98>
 8003124:	2202      	movs	r2, #2
 8003126:	e000      	b.n	800312a <DFSDM_RegConvStart+0x9a>
 8003128:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003158:	2b01      	cmp	r3, #1
 800315a:	d107      	bne.n	800316c <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800316a:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003182:	2b04      	cmp	r3, #4
 8003184:	d116      	bne.n	80031b4 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318a:	2b00      	cmp	r3, #0
 800318c:	d107      	bne.n	800319e <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0202 	orr.w	r2, r2, #2
 800319c:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d102      	bne.n	80031ae <DFSDM_RegConvStop+0x72>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ac:	e000      	b.n	80031b0 <DFSDM_RegConvStop+0x74>
 80031ae:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d101      	bne.n	80031c2 <DFSDM_RegConvStop+0x86>
 80031be:	2201      	movs	r2, #1
 80031c0:	e000      	b.n	80031c4 <DFSDM_RegConvStop+0x88>
 80031c2:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e08d      	b.n	8003306 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	4b47      	ldr	r3, [pc, #284]	; (8003310 <HAL_DMA_Init+0x138>)
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d80f      	bhi.n	8003216 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	4b45      	ldr	r3, [pc, #276]	; (8003314 <HAL_DMA_Init+0x13c>)
 80031fe:	4413      	add	r3, r2
 8003200:	4a45      	ldr	r2, [pc, #276]	; (8003318 <HAL_DMA_Init+0x140>)
 8003202:	fba2 2303 	umull	r2, r3, r2, r3
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	009a      	lsls	r2, r3, #2
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a42      	ldr	r2, [pc, #264]	; (800331c <HAL_DMA_Init+0x144>)
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
 8003214:	e00e      	b.n	8003234 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	4b40      	ldr	r3, [pc, #256]	; (8003320 <HAL_DMA_Init+0x148>)
 800321e:	4413      	add	r3, r2
 8003220:	4a3d      	ldr	r2, [pc, #244]	; (8003318 <HAL_DMA_Init+0x140>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	009a      	lsls	r2, r3, #2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a3c      	ldr	r2, [pc, #240]	; (8003324 <HAL_DMA_Init+0x14c>)
 8003232:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800324a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800324e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003258:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003270:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fa72 	bl	8003770 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003294:	d102      	bne.n	800329c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80032b0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d010      	beq.n	80032dc <HAL_DMA_Init+0x104>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b04      	cmp	r3, #4
 80032c0:	d80c      	bhi.n	80032dc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fa92 	bl	80037ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80032d8:	605a      	str	r2, [r3, #4]
 80032da:	e008      	b.n	80032ee <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40020407 	.word	0x40020407
 8003314:	bffdfff8 	.word	0xbffdfff8
 8003318:	cccccccd 	.word	0xcccccccd
 800331c:	40020000 	.word	0x40020000
 8003320:	bffdfbf8 	.word	0xbffdfbf8
 8003324:	40020400 	.word	0x40020400

08003328 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_DMA_Start_IT+0x20>
 8003344:	2302      	movs	r3, #2
 8003346:	e066      	b.n	8003416 <HAL_DMA_Start_IT+0xee>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b01      	cmp	r3, #1
 800335a:	d155      	bne.n	8003408 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0201 	bic.w	r2, r2, #1
 8003378:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	68b9      	ldr	r1, [r7, #8]
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 f9b6 	bl	80036f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	2b00      	cmp	r3, #0
 800338c:	d008      	beq.n	80033a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 020e 	orr.w	r2, r2, #14
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	e00f      	b.n	80033c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0204 	bic.w	r2, r2, #4
 80033ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 020a 	orr.w	r2, r2, #10
 80033be:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d007      	beq.n	80033de <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033dc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033f4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 0201 	orr.w	r2, r2, #1
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	e005      	b.n	8003414 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003410:	2302      	movs	r3, #2
 8003412:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003414:	7dfb      	ldrb	r3, [r7, #23]
}
 8003416:	4618      	mov	r0, r3
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800341e:	b480      	push	{r7}
 8003420:	b085      	sub	sp, #20
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b02      	cmp	r3, #2
 8003434:	d008      	beq.n	8003448 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2204      	movs	r2, #4
 800343a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e040      	b.n	80034ca <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 020e 	bic.w	r2, r2, #14
 8003456:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003462:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003466:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0201 	bic.w	r2, r2, #1
 8003476:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347c:	f003 021c 	and.w	r2, r3, #28
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	2101      	movs	r1, #1
 8003486:	fa01 f202 	lsl.w	r2, r1, r2
 800348a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003494:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00c      	beq.n	80034b8 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80034b6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b084      	sub	sp, #16
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d005      	beq.n	80034fa <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2204      	movs	r2, #4
 80034f2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
 80034f8:	e047      	b.n	800358a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 020e 	bic.w	r2, r2, #14
 8003508:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0201 	bic.w	r2, r2, #1
 8003518:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003524:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003528:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352e:	f003 021c 	and.w	r2, r3, #28
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	2101      	movs	r1, #1
 8003538:	fa01 f202 	lsl.w	r2, r1, r2
 800353c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003546:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00c      	beq.n	800356a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800355e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003568:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	4798      	blx	r3
    }
  }
  return status;
 800358a:	7bfb      	ldrb	r3, [r7, #15]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b0:	f003 031c 	and.w	r3, r3, #28
 80035b4:	2204      	movs	r2, #4
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d026      	beq.n	800360e <HAL_DMA_IRQHandler+0x7a>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d021      	beq.n	800360e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d107      	bne.n	80035e8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0204 	bic.w	r2, r2, #4
 80035e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ec:	f003 021c 	and.w	r2, r3, #28
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	2104      	movs	r1, #4
 80035f6:	fa01 f202 	lsl.w	r2, r1, r2
 80035fa:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003600:	2b00      	cmp	r3, #0
 8003602:	d071      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800360c:	e06c      	b.n	80036e8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f003 031c 	and.w	r3, r3, #28
 8003616:	2202      	movs	r2, #2
 8003618:	409a      	lsls	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	4013      	ands	r3, r2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d02e      	beq.n	8003680 <HAL_DMA_IRQHandler+0xec>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d029      	beq.n	8003680 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0320 	and.w	r3, r3, #32
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10b      	bne.n	8003652 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 020a 	bic.w	r2, r2, #10
 8003648:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003656:	f003 021c 	and.w	r2, r3, #28
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	2102      	movs	r1, #2
 8003660:	fa01 f202 	lsl.w	r2, r1, r2
 8003664:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	2b00      	cmp	r3, #0
 8003674:	d038      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800367e:	e033      	b.n	80036e8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003684:	f003 031c 	and.w	r3, r3, #28
 8003688:	2208      	movs	r2, #8
 800368a:	409a      	lsls	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	4013      	ands	r3, r2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d02a      	beq.n	80036ea <HAL_DMA_IRQHandler+0x156>
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d025      	beq.n	80036ea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 020e 	bic.w	r2, r2, #14
 80036ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f003 021c 	and.w	r2, r3, #28
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	2101      	movs	r1, #1
 80036bc:	fa01 f202 	lsl.w	r2, r1, r2
 80036c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d004      	beq.n	80036ea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
}
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b085      	sub	sp, #20
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	60f8      	str	r0, [r7, #12]
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003708:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370e:	2b00      	cmp	r3, #0
 8003710:	d004      	beq.n	800371c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800371a:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003720:	f003 021c 	and.w	r2, r3, #28
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	2101      	movs	r1, #1
 800372a:	fa01 f202 	lsl.w	r2, r1, r2
 800372e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b10      	cmp	r3, #16
 800373e:	d108      	bne.n	8003752 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003750:	e007      	b.n	8003762 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	60da      	str	r2, [r3, #12]
}
 8003762:	bf00      	nop
 8003764:	3714      	adds	r7, #20
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
	...

08003770 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	461a      	mov	r2, r3
 800377e:	4b17      	ldr	r3, [pc, #92]	; (80037dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003780:	429a      	cmp	r2, r3
 8003782:	d80a      	bhi.n	800379a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003788:	089b      	lsrs	r3, r3, #2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003790:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6493      	str	r3, [r2, #72]	; 0x48
 8003798:	e007      	b.n	80037aa <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379e:	089b      	lsrs	r3, r3, #2
 80037a0:	009a      	lsls	r2, r3, #2
 80037a2:	4b0f      	ldr	r3, [pc, #60]	; (80037e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80037a4:	4413      	add	r3, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	3b08      	subs	r3, #8
 80037b2:	4a0c      	ldr	r2, [pc, #48]	; (80037e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a0a      	ldr	r2, [pc, #40]	; (80037e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80037c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 031f 	and.w	r3, r3, #31
 80037c8:	2201      	movs	r2, #1
 80037ca:	409a      	lsls	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	651a      	str	r2, [r3, #80]	; 0x50
}
 80037d0:	bf00      	nop
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	40020407 	.word	0x40020407
 80037e0:	4002081c 	.word	0x4002081c
 80037e4:	cccccccd 	.word	0xcccccccd
 80037e8:	40020880 	.word	0x40020880

080037ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003800:	4413      	add	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	461a      	mov	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a08      	ldr	r2, [pc, #32]	; (8003830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800380e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	3b01      	subs	r3, #1
 8003814:	f003 0303 	and.w	r3, r3, #3
 8003818:	2201      	movs	r2, #1
 800381a:	409a      	lsls	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	1000823f 	.word	0x1000823f
 8003830:	40020940 	.word	0x40020940

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003842:	e166      	b.n	8003b12 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	2101      	movs	r1, #1
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 8158 	beq.w	8003b0c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d005      	beq.n	8003874 <HAL_GPIO_Init+0x40>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d130      	bne.n	80038d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	2203      	movs	r2, #3
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038aa:	2201      	movs	r2, #1
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4013      	ands	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	091b      	lsrs	r3, r3, #4
 80038c0:	f003 0201 	and.w	r2, r3, #1
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d017      	beq.n	8003912 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	2203      	movs	r2, #3
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d123      	bne.n	8003966 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	08da      	lsrs	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3208      	adds	r2, #8
 8003926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800392a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	220f      	movs	r2, #15
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	08da      	lsrs	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3208      	adds	r2, #8
 8003960:	6939      	ldr	r1, [r7, #16]
 8003962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	2203      	movs	r2, #3
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 0203 	and.w	r2, r3, #3
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 80b2 	beq.w	8003b0c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a8:	4b61      	ldr	r3, [pc, #388]	; (8003b30 <HAL_GPIO_Init+0x2fc>)
 80039aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ac:	4a60      	ldr	r2, [pc, #384]	; (8003b30 <HAL_GPIO_Init+0x2fc>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6613      	str	r3, [r2, #96]	; 0x60
 80039b4:	4b5e      	ldr	r3, [pc, #376]	; (8003b30 <HAL_GPIO_Init+0x2fc>)
 80039b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	60bb      	str	r3, [r7, #8]
 80039be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039c0:	4a5c      	ldr	r2, [pc, #368]	; (8003b34 <HAL_GPIO_Init+0x300>)
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	089b      	lsrs	r3, r3, #2
 80039c6:	3302      	adds	r3, #2
 80039c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f003 0303 	and.w	r3, r3, #3
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	220f      	movs	r2, #15
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	43db      	mvns	r3, r3
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	4013      	ands	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039ea:	d02b      	beq.n	8003a44 <HAL_GPIO_Init+0x210>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a52      	ldr	r2, [pc, #328]	; (8003b38 <HAL_GPIO_Init+0x304>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d025      	beq.n	8003a40 <HAL_GPIO_Init+0x20c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a51      	ldr	r2, [pc, #324]	; (8003b3c <HAL_GPIO_Init+0x308>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d01f      	beq.n	8003a3c <HAL_GPIO_Init+0x208>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a50      	ldr	r2, [pc, #320]	; (8003b40 <HAL_GPIO_Init+0x30c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d019      	beq.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a4f      	ldr	r2, [pc, #316]	; (8003b44 <HAL_GPIO_Init+0x310>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d013      	beq.n	8003a34 <HAL_GPIO_Init+0x200>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a4e      	ldr	r2, [pc, #312]	; (8003b48 <HAL_GPIO_Init+0x314>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d00d      	beq.n	8003a30 <HAL_GPIO_Init+0x1fc>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a4d      	ldr	r2, [pc, #308]	; (8003b4c <HAL_GPIO_Init+0x318>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d007      	beq.n	8003a2c <HAL_GPIO_Init+0x1f8>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a4c      	ldr	r2, [pc, #304]	; (8003b50 <HAL_GPIO_Init+0x31c>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <HAL_GPIO_Init+0x1f4>
 8003a24:	2307      	movs	r3, #7
 8003a26:	e00e      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a28:	2308      	movs	r3, #8
 8003a2a:	e00c      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a2c:	2306      	movs	r3, #6
 8003a2e:	e00a      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a30:	2305      	movs	r3, #5
 8003a32:	e008      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a34:	2304      	movs	r3, #4
 8003a36:	e006      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e004      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	e002      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a40:	2301      	movs	r3, #1
 8003a42:	e000      	b.n	8003a46 <HAL_GPIO_Init+0x212>
 8003a44:	2300      	movs	r3, #0
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	f002 0203 	and.w	r2, r2, #3
 8003a4c:	0092      	lsls	r2, r2, #2
 8003a4e:	4093      	lsls	r3, r2
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a56:	4937      	ldr	r1, [pc, #220]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	089b      	lsrs	r3, r3, #2
 8003a5c:	3302      	adds	r3, #2
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a64:	4b3b      	ldr	r3, [pc, #236]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a88:	4a32      	ldr	r2, [pc, #200]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a8e:	4b31      	ldr	r3, [pc, #196]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ab2:	4a28      	ldr	r2, [pc, #160]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003ab8:	4b26      	ldr	r3, [pc, #152]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003adc:	4a1d      	ldr	r2, [pc, #116]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ae2:	4b1c      	ldr	r3, [pc, #112]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b06:	4a13      	ldr	r2, [pc, #76]	; (8003b54 <HAL_GPIO_Init+0x320>)
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f47f ae91 	bne.w	8003844 <HAL_GPIO_Init+0x10>
  }
}
 8003b22:	bf00      	nop
 8003b24:	bf00      	nop
 8003b26:	371c      	adds	r7, #28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	40021000 	.word	0x40021000
 8003b34:	40010000 	.word	0x40010000
 8003b38:	48000400 	.word	0x48000400
 8003b3c:	48000800 	.word	0x48000800
 8003b40:	48000c00 	.word	0x48000c00
 8003b44:	48001000 	.word	0x48001000
 8003b48:	48001400 	.word	0x48001400
 8003b4c:	48001800 	.word	0x48001800
 8003b50:	48001c00 	.word	0x48001c00
 8003b54:	40010400 	.word	0x40010400

08003b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
 8003b64:	4613      	mov	r3, r2
 8003b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b68:	787b      	ldrb	r3, [r7, #1]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b6e:	887a      	ldrh	r2, [r7, #2]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b74:	e002      	b.n	8003b7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b76:	887a      	ldrh	r2, [r7, #2]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b92:	4b08      	ldr	r3, [pc, #32]	; (8003bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b94:	695a      	ldr	r2, [r3, #20]
 8003b96:	88fb      	ldrh	r3, [r7, #6]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d006      	beq.n	8003bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b9e:	4a05      	ldr	r2, [pc, #20]	; (8003bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ba0:	88fb      	ldrh	r3, [r7, #6]
 8003ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ba4:	88fb      	ldrh	r3, [r7, #6]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fd fe82 	bl	80018b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003bac:	bf00      	nop
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bbc:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc8:	d102      	bne.n	8003bd0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bce:	e00b      	b.n	8003be8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003bd0:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bde:	d102      	bne.n	8003be6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003be0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003be4:	e000      	b.n	8003be8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003be6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40007000 	.word	0x40007000

08003bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d141      	bne.n	8003c8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c06:	4b4b      	ldr	r3, [pc, #300]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c12:	d131      	bne.n	8003c78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c14:	4b47      	ldr	r3, [pc, #284]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c1a:	4a46      	ldr	r2, [pc, #280]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c24:	4b43      	ldr	r3, [pc, #268]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c2c:	4a41      	ldr	r2, [pc, #260]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c34:	4b40      	ldr	r3, [pc, #256]	; (8003d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2232      	movs	r2, #50	; 0x32
 8003c3a:	fb02 f303 	mul.w	r3, r2, r3
 8003c3e:	4a3f      	ldr	r2, [pc, #252]	; (8003d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	0c9b      	lsrs	r3, r3, #18
 8003c46:	3301      	adds	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4a:	e002      	b.n	8003c52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c52:	4b38      	ldr	r3, [pc, #224]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5e:	d102      	bne.n	8003c66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f2      	bne.n	8003c4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c66:	4b33      	ldr	r3, [pc, #204]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c72:	d158      	bne.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e057      	b.n	8003d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c78:	4b2e      	ldr	r3, [pc, #184]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c7e:	4a2d      	ldr	r2, [pc, #180]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c88:	e04d      	b.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c90:	d141      	bne.n	8003d16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c92:	4b28      	ldr	r3, [pc, #160]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c9e:	d131      	bne.n	8003d04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ca0:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ca6:	4a23      	ldr	r2, [pc, #140]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cb0:	4b20      	ldr	r3, [pc, #128]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cb8:	4a1e      	ldr	r2, [pc, #120]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003cc0:	4b1d      	ldr	r3, [pc, #116]	; (8003d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2232      	movs	r2, #50	; 0x32
 8003cc6:	fb02 f303 	mul.w	r3, r2, r3
 8003cca:	4a1c      	ldr	r2, [pc, #112]	; (8003d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	0c9b      	lsrs	r3, r3, #18
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cd6:	e002      	b.n	8003cde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cde:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cea:	d102      	bne.n	8003cf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f2      	bne.n	8003cd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cf2:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cfe:	d112      	bne.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e011      	b.n	8003d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d04:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d14:	e007      	b.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d16:	4b07      	ldr	r3, [pc, #28]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d1e:	4a05      	ldr	r2, [pc, #20]	; (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d24:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	40007000 	.word	0x40007000
 8003d38:	20000004 	.word	0x20000004
 8003d3c:	431bde83 	.word	0x431bde83

08003d40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d102      	bne.n	8003d54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f000 bc08 	b.w	8004564 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d54:	4b96      	ldr	r3, [pc, #600]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d5e:	4b94      	ldr	r3, [pc, #592]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80e4 	beq.w	8003f3e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d007      	beq.n	8003d8c <HAL_RCC_OscConfig+0x4c>
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2b0c      	cmp	r3, #12
 8003d80:	f040 808b 	bne.w	8003e9a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	f040 8087 	bne.w	8003e9a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d8c:	4b88      	ldr	r3, [pc, #544]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d005      	beq.n	8003da4 <HAL_RCC_OscConfig+0x64>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e3df      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a1a      	ldr	r2, [r3, #32]
 8003da8:	4b81      	ldr	r3, [pc, #516]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d004      	beq.n	8003dbe <HAL_RCC_OscConfig+0x7e>
 8003db4:	4b7e      	ldr	r3, [pc, #504]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dbc:	e005      	b.n	8003dca <HAL_RCC_OscConfig+0x8a>
 8003dbe:	4b7c      	ldr	r3, [pc, #496]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dc4:	091b      	lsrs	r3, r3, #4
 8003dc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d223      	bcs.n	8003e16 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fdcc 	bl	8004970 <RCC_SetFlashLatencyFromMSIRange>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e3c0      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003de2:	4b73      	ldr	r3, [pc, #460]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a72      	ldr	r2, [pc, #456]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003de8:	f043 0308 	orr.w	r3, r3, #8
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	4b70      	ldr	r3, [pc, #448]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	496d      	ldr	r1, [pc, #436]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e00:	4b6b      	ldr	r3, [pc, #428]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	021b      	lsls	r3, r3, #8
 8003e0e:	4968      	ldr	r1, [pc, #416]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	604b      	str	r3, [r1, #4]
 8003e14:	e025      	b.n	8003e62 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e16:	4b66      	ldr	r3, [pc, #408]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a65      	ldr	r2, [pc, #404]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e1c:	f043 0308 	orr.w	r3, r3, #8
 8003e20:	6013      	str	r3, [r2, #0]
 8003e22:	4b63      	ldr	r3, [pc, #396]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	4960      	ldr	r1, [pc, #384]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e34:	4b5e      	ldr	r3, [pc, #376]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	69db      	ldr	r3, [r3, #28]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	495b      	ldr	r1, [pc, #364]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d109      	bne.n	8003e62 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fd8c 	bl	8004970 <RCC_SetFlashLatencyFromMSIRange>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e380      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e62:	f000 fcc1 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 8003e66:	4602      	mov	r2, r0
 8003e68:	4b51      	ldr	r3, [pc, #324]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	091b      	lsrs	r3, r3, #4
 8003e6e:	f003 030f 	and.w	r3, r3, #15
 8003e72:	4950      	ldr	r1, [pc, #320]	; (8003fb4 <HAL_RCC_OscConfig+0x274>)
 8003e74:	5ccb      	ldrb	r3, [r1, r3]
 8003e76:	f003 031f 	and.w	r3, r3, #31
 8003e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e7e:	4a4e      	ldr	r2, [pc, #312]	; (8003fb8 <HAL_RCC_OscConfig+0x278>)
 8003e80:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e82:	4b4e      	ldr	r3, [pc, #312]	; (8003fbc <HAL_RCC_OscConfig+0x27c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fe f938 	bl	80020fc <HAL_InitTick>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d052      	beq.n	8003f3c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
 8003e98:	e364      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d032      	beq.n	8003f08 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ea2:	4b43      	ldr	r3, [pc, #268]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a42      	ldr	r2, [pc, #264]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003eae:	f7fe f975 	bl	800219c <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eb4:	e008      	b.n	8003ec8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003eb6:	f7fe f971 	bl	800219c <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e34d      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ec8:	4b39      	ldr	r3, [pc, #228]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0f0      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ed4:	4b36      	ldr	r3, [pc, #216]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a35      	ldr	r2, [pc, #212]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003eda:	f043 0308 	orr.w	r3, r3, #8
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4b33      	ldr	r3, [pc, #204]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4930      	ldr	r1, [pc, #192]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ef2:	4b2f      	ldr	r3, [pc, #188]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	021b      	lsls	r3, r3, #8
 8003f00:	492b      	ldr	r1, [pc, #172]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	604b      	str	r3, [r1, #4]
 8003f06:	e01a      	b.n	8003f3e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f08:	4b29      	ldr	r3, [pc, #164]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a28      	ldr	r2, [pc, #160]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f14:	f7fe f942 	bl	800219c <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f1c:	f7fe f93e 	bl	800219c <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e31a      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f2e:	4b20      	ldr	r3, [pc, #128]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f0      	bne.n	8003f1c <HAL_RCC_OscConfig+0x1dc>
 8003f3a:	e000      	b.n	8003f3e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d073      	beq.n	8004032 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCC_OscConfig+0x21c>
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	2b0c      	cmp	r3, #12
 8003f54:	d10e      	bne.n	8003f74 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b03      	cmp	r3, #3
 8003f5a:	d10b      	bne.n	8003f74 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5c:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d063      	beq.n	8004030 <HAL_RCC_OscConfig+0x2f0>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d15f      	bne.n	8004030 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e2f7      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f7c:	d106      	bne.n	8003f8c <HAL_RCC_OscConfig+0x24c>
 8003f7e:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a0b      	ldr	r2, [pc, #44]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	e025      	b.n	8003fd8 <HAL_RCC_OscConfig+0x298>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f94:	d114      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x280>
 8003f96:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a05      	ldr	r2, [pc, #20]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003f9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	4b03      	ldr	r3, [pc, #12]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a02      	ldr	r2, [pc, #8]	; (8003fb0 <HAL_RCC_OscConfig+0x270>)
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	e013      	b.n	8003fd8 <HAL_RCC_OscConfig+0x298>
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	0800b14c 	.word	0x0800b14c
 8003fb8:	20000004 	.word	0x20000004
 8003fbc:	20000008 	.word	0x20000008
 8003fc0:	4ba0      	ldr	r3, [pc, #640]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a9f      	ldr	r2, [pc, #636]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8003fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fca:	6013      	str	r3, [r2, #0]
 8003fcc:	4b9d      	ldr	r3, [pc, #628]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a9c      	ldr	r2, [pc, #624]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8003fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d013      	beq.n	8004008 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe0:	f7fe f8dc 	bl	800219c <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fe8:	f7fe f8d8 	bl	800219c <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b64      	cmp	r3, #100	; 0x64
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e2b4      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ffa:	4b92      	ldr	r3, [pc, #584]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f0      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x2a8>
 8004006:	e014      	b.n	8004032 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fe f8c8 	bl	800219c <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004010:	f7fe f8c4 	bl	800219c <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b64      	cmp	r3, #100	; 0x64
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e2a0      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004022:	4b88      	ldr	r3, [pc, #544]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x2d0>
 800402e:	e000      	b.n	8004032 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d060      	beq.n	8004100 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b04      	cmp	r3, #4
 8004042:	d005      	beq.n	8004050 <HAL_RCC_OscConfig+0x310>
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	2b0c      	cmp	r3, #12
 8004048:	d119      	bne.n	800407e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b02      	cmp	r3, #2
 800404e:	d116      	bne.n	800407e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004050:	4b7c      	ldr	r3, [pc, #496]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004058:	2b00      	cmp	r3, #0
 800405a:	d005      	beq.n	8004068 <HAL_RCC_OscConfig+0x328>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e27d      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004068:	4b76      	ldr	r3, [pc, #472]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	061b      	lsls	r3, r3, #24
 8004076:	4973      	ldr	r1, [pc, #460]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004078:	4313      	orrs	r3, r2
 800407a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800407c:	e040      	b.n	8004100 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d023      	beq.n	80040ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004086:	4b6f      	ldr	r3, [pc, #444]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a6e      	ldr	r2, [pc, #440]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800408c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004092:	f7fe f883 	bl	800219c <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800409a:	f7fe f87f 	bl	800219c <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e25b      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040ac:	4b65      	ldr	r3, [pc, #404]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0f0      	beq.n	800409a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b8:	4b62      	ldr	r3, [pc, #392]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	061b      	lsls	r3, r3, #24
 80040c6:	495f      	ldr	r1, [pc, #380]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]
 80040cc:	e018      	b.n	8004100 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ce:	4b5d      	ldr	r3, [pc, #372]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a5c      	ldr	r2, [pc, #368]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040da:	f7fe f85f 	bl	800219c <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e2:	f7fe f85b 	bl	800219c <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e237      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040f4:	4b53      	ldr	r3, [pc, #332]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1f0      	bne.n	80040e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b00      	cmp	r3, #0
 800410a:	d03c      	beq.n	8004186 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d01c      	beq.n	800414e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004114:	4b4b      	ldr	r3, [pc, #300]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004116:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800411a:	4a4a      	ldr	r2, [pc, #296]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004124:	f7fe f83a 	bl	800219c <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800412c:	f7fe f836 	bl	800219c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e212      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800413e:	4b41      	ldr	r3, [pc, #260]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004140:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0ef      	beq.n	800412c <HAL_RCC_OscConfig+0x3ec>
 800414c:	e01b      	b.n	8004186 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800414e:	4b3d      	ldr	r3, [pc, #244]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004150:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004154:	4a3b      	ldr	r2, [pc, #236]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004156:	f023 0301 	bic.w	r3, r3, #1
 800415a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415e:	f7fe f81d 	bl	800219c <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004166:	f7fe f819 	bl	800219c <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e1f5      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004178:	4b32      	ldr	r3, [pc, #200]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800417a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1ef      	bne.n	8004166 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 80a6 	beq.w	80042e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004194:	2300      	movs	r3, #0
 8004196:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004198:	4b2a      	ldr	r3, [pc, #168]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800419a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800419c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10d      	bne.n	80041c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a4:	4b27      	ldr	r3, [pc, #156]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80041a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a8:	4a26      	ldr	r2, [pc, #152]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80041aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ae:	6593      	str	r3, [r2, #88]	; 0x58
 80041b0:	4b24      	ldr	r3, [pc, #144]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 80041b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b8:	60bb      	str	r3, [r7, #8]
 80041ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041bc:	2301      	movs	r3, #1
 80041be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041c0:	4b21      	ldr	r3, [pc, #132]	; (8004248 <HAL_RCC_OscConfig+0x508>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d118      	bne.n	80041fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041cc:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <HAL_RCC_OscConfig+0x508>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a1d      	ldr	r2, [pc, #116]	; (8004248 <HAL_RCC_OscConfig+0x508>)
 80041d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041d8:	f7fd ffe0 	bl	800219c <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e0:	f7fd ffdc 	bl	800219c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e1b8      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041f2:	4b15      	ldr	r3, [pc, #84]	; (8004248 <HAL_RCC_OscConfig+0x508>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f0      	beq.n	80041e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d108      	bne.n	8004218 <HAL_RCC_OscConfig+0x4d8>
 8004206:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420c:	4a0d      	ldr	r2, [pc, #52]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004216:	e029      	b.n	800426c <HAL_RCC_OscConfig+0x52c>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	2b05      	cmp	r3, #5
 800421e:	d115      	bne.n	800424c <HAL_RCC_OscConfig+0x50c>
 8004220:	4b08      	ldr	r3, [pc, #32]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004226:	4a07      	ldr	r2, [pc, #28]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004228:	f043 0304 	orr.w	r3, r3, #4
 800422c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004230:	4b04      	ldr	r3, [pc, #16]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004236:	4a03      	ldr	r2, [pc, #12]	; (8004244 <HAL_RCC_OscConfig+0x504>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004240:	e014      	b.n	800426c <HAL_RCC_OscConfig+0x52c>
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	40007000 	.word	0x40007000
 800424c:	4b9d      	ldr	r3, [pc, #628]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004252:	4a9c      	ldr	r2, [pc, #624]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004254:	f023 0301 	bic.w	r3, r3, #1
 8004258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800425c:	4b99      	ldr	r3, [pc, #612]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800425e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004262:	4a98      	ldr	r2, [pc, #608]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004264:	f023 0304 	bic.w	r3, r3, #4
 8004268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d016      	beq.n	80042a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004274:	f7fd ff92 	bl	800219c <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800427a:	e00a      	b.n	8004292 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800427c:	f7fd ff8e 	bl	800219c <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	f241 3288 	movw	r2, #5000	; 0x1388
 800428a:	4293      	cmp	r3, r2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e168      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004292:	4b8c      	ldr	r3, [pc, #560]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004294:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ed      	beq.n	800427c <HAL_RCC_OscConfig+0x53c>
 80042a0:	e015      	b.n	80042ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a2:	f7fd ff7b 	bl	800219c <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042a8:	e00a      	b.n	80042c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042aa:	f7fd ff77 	bl	800219c <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e151      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042c0:	4b80      	ldr	r3, [pc, #512]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1ed      	bne.n	80042aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ce:	7ffb      	ldrb	r3, [r7, #31]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d105      	bne.n	80042e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d4:	4b7b      	ldr	r3, [pc, #492]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80042d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d8:	4a7a      	ldr	r2, [pc, #488]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80042da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042de:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0320 	and.w	r3, r3, #32
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d03c      	beq.n	8004366 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d01c      	beq.n	800432e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042f4:	4b73      	ldr	r3, [pc, #460]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80042f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042fa:	4a72      	ldr	r2, [pc, #456]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004304:	f7fd ff4a 	bl	800219c <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800430c:	f7fd ff46 	bl	800219c <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e122      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800431e:	4b69      	ldr	r3, [pc, #420]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004320:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0ef      	beq.n	800430c <HAL_RCC_OscConfig+0x5cc>
 800432c:	e01b      	b.n	8004366 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800432e:	4b65      	ldr	r3, [pc, #404]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004330:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004334:	4a63      	ldr	r2, [pc, #396]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433e:	f7fd ff2d 	bl	800219c <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004346:	f7fd ff29 	bl	800219c <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e105      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004358:	4b5a      	ldr	r3, [pc, #360]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800435a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1ef      	bne.n	8004346 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 80f9 	beq.w	8004562 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004374:	2b02      	cmp	r3, #2
 8004376:	f040 80cf 	bne.w	8004518 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800437a:	4b52      	ldr	r3, [pc, #328]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f003 0203 	and.w	r2, r3, #3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438a:	429a      	cmp	r2, r3
 800438c:	d12c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004398:	3b01      	subs	r3, #1
 800439a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800439c:	429a      	cmp	r2, r3
 800439e:	d123      	bne.n	80043e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043aa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d11b      	bne.n	80043e8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043bc:	429a      	cmp	r2, r3
 80043be:	d113      	bne.n	80043e8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ca:	085b      	lsrs	r3, r3, #1
 80043cc:	3b01      	subs	r3, #1
 80043ce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d109      	bne.n	80043e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	085b      	lsrs	r3, r3, #1
 80043e0:	3b01      	subs	r3, #1
 80043e2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d071      	beq.n	80044cc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	2b0c      	cmp	r3, #12
 80043ec:	d068      	beq.n	80044c0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80043ee:	4b35      	ldr	r3, [pc, #212]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d105      	bne.n	8004406 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80043fa:	4b32      	ldr	r3, [pc, #200]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0ac      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800440a:	4b2e      	ldr	r3, [pc, #184]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a2d      	ldr	r2, [pc, #180]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004410:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004414:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004416:	f7fd fec1 	bl	800219c <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441e:	f7fd febd 	bl	800219c <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e099      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004430:	4b24      	ldr	r3, [pc, #144]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1f0      	bne.n	800441e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800443c:	4b21      	ldr	r3, [pc, #132]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	4b21      	ldr	r3, [pc, #132]	; (80044c8 <HAL_RCC_OscConfig+0x788>)
 8004442:	4013      	ands	r3, r2
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800444c:	3a01      	subs	r2, #1
 800444e:	0112      	lsls	r2, r2, #4
 8004450:	4311      	orrs	r1, r2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004456:	0212      	lsls	r2, r2, #8
 8004458:	4311      	orrs	r1, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800445e:	0852      	lsrs	r2, r2, #1
 8004460:	3a01      	subs	r2, #1
 8004462:	0552      	lsls	r2, r2, #21
 8004464:	4311      	orrs	r1, r2
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800446a:	0852      	lsrs	r2, r2, #1
 800446c:	3a01      	subs	r2, #1
 800446e:	0652      	lsls	r2, r2, #25
 8004470:	4311      	orrs	r1, r2
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004476:	06d2      	lsls	r2, r2, #27
 8004478:	430a      	orrs	r2, r1
 800447a:	4912      	ldr	r1, [pc, #72]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800447c:	4313      	orrs	r3, r2
 800447e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004480:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0f      	ldr	r2, [pc, #60]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004486:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800448a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800448c:	4b0d      	ldr	r3, [pc, #52]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	4a0c      	ldr	r2, [pc, #48]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 8004492:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004496:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004498:	f7fd fe80 	bl	800219c <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a0:	f7fd fe7c 	bl	800219c <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e058      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b2:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <HAL_RCC_OscConfig+0x784>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0f0      	beq.n	80044a0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044be:	e050      	b.n	8004562 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e04f      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
 80044c4:	40021000 	.word	0x40021000
 80044c8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044cc:	4b27      	ldr	r3, [pc, #156]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d144      	bne.n	8004562 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80044d8:	4b24      	ldr	r3, [pc, #144]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a23      	ldr	r2, [pc, #140]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 80044de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044e4:	4b21      	ldr	r3, [pc, #132]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	4a20      	ldr	r2, [pc, #128]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 80044ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044f0:	f7fd fe54 	bl	800219c <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f8:	f7fd fe50 	bl	800219c <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e02c      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800450a:	4b18      	ldr	r3, [pc, #96]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0f0      	beq.n	80044f8 <HAL_RCC_OscConfig+0x7b8>
 8004516:	e024      	b.n	8004562 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	2b0c      	cmp	r3, #12
 800451c:	d01f      	beq.n	800455e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451e:	4b13      	ldr	r3, [pc, #76]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a12      	ldr	r2, [pc, #72]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 8004524:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452a:	f7fd fe37 	bl	800219c <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004532:	f7fd fe33 	bl	800219c <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e00f      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1f0      	bne.n	8004532 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004550:	4b06      	ldr	r3, [pc, #24]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	4905      	ldr	r1, [pc, #20]	; (800456c <HAL_RCC_OscConfig+0x82c>)
 8004556:	4b06      	ldr	r3, [pc, #24]	; (8004570 <HAL_RCC_OscConfig+0x830>)
 8004558:	4013      	ands	r3, r2
 800455a:	60cb      	str	r3, [r1, #12]
 800455c:	e001      	b.n	8004562 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e000      	b.n	8004564 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3720      	adds	r7, #32
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40021000 	.word	0x40021000
 8004570:	feeefffc 	.word	0xfeeefffc

08004574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d101      	bne.n	800458c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e11d      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800458c:	4b90      	ldr	r3, [pc, #576]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 030f 	and.w	r3, r3, #15
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	429a      	cmp	r2, r3
 8004598:	d910      	bls.n	80045bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459a:	4b8d      	ldr	r3, [pc, #564]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f023 020f 	bic.w	r2, r3, #15
 80045a2:	498b      	ldr	r1, [pc, #556]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045aa:	4b89      	ldr	r3, [pc, #548]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e105      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d010      	beq.n	80045ea <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	4b81      	ldr	r3, [pc, #516]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d908      	bls.n	80045ea <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045d8:	4b7e      	ldr	r3, [pc, #504]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	497b      	ldr	r1, [pc, #492]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d079      	beq.n	80046ea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d11e      	bne.n	800463c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045fe:	4b75      	ldr	r3, [pc, #468]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e0dc      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800460e:	f000 fa09 	bl	8004a24 <RCC_GetSysClockFreqFromPLLSource>
 8004612:	4603      	mov	r3, r0
 8004614:	4a70      	ldr	r2, [pc, #448]	; (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d946      	bls.n	80046a8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800461a:	4b6e      	ldr	r3, [pc, #440]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d140      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004626:	4b6b      	ldr	r3, [pc, #428]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800462e:	4a69      	ldr	r2, [pc, #420]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004634:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004636:	2380      	movs	r3, #128	; 0x80
 8004638:	617b      	str	r3, [r7, #20]
 800463a:	e035      	b.n	80046a8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b02      	cmp	r3, #2
 8004642:	d107      	bne.n	8004654 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004644:	4b63      	ldr	r3, [pc, #396]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d115      	bne.n	800467c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e0b9      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d107      	bne.n	800466c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800465c:	4b5d      	ldr	r3, [pc, #372]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d109      	bne.n	800467c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0ad      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800466c:	4b59      	ldr	r3, [pc, #356]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e0a5      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800467c:	f000 f8b4 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 8004680:	4603      	mov	r3, r0
 8004682:	4a55      	ldr	r2, [pc, #340]	; (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d90f      	bls.n	80046a8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004688:	4b52      	ldr	r3, [pc, #328]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d109      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004694:	4b4f      	ldr	r3, [pc, #316]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800469c:	4a4d      	ldr	r2, [pc, #308]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800469e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046a2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046a8:	4b4a      	ldr	r3, [pc, #296]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f023 0203 	bic.w	r2, r3, #3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	4947      	ldr	r1, [pc, #284]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ba:	f7fd fd6f 	bl	800219c <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c0:	e00a      	b.n	80046d8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046c2:	f7fd fd6b 	bl	800219c <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e077      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d8:	4b3e      	ldr	r3, [pc, #248]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 020c 	and.w	r2, r3, #12
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d1eb      	bne.n	80046c2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b80      	cmp	r3, #128	; 0x80
 80046ee:	d105      	bne.n	80046fc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80046f0:	4b38      	ldr	r3, [pc, #224]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a37      	ldr	r2, [pc, #220]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80046f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046fa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d010      	beq.n	800472a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	4b31      	ldr	r3, [pc, #196]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004714:	429a      	cmp	r2, r3
 8004716:	d208      	bcs.n	800472a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004718:	4b2e      	ldr	r3, [pc, #184]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	492b      	ldr	r1, [pc, #172]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800472a:	4b29      	ldr	r3, [pc, #164]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d210      	bcs.n	800475a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004738:	4b25      	ldr	r3, [pc, #148]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f023 020f 	bic.w	r2, r3, #15
 8004740:	4923      	ldr	r1, [pc, #140]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	4313      	orrs	r3, r2
 8004746:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004748:	4b21      	ldr	r3, [pc, #132]	; (80047d0 <HAL_RCC_ClockConfig+0x25c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	429a      	cmp	r2, r3
 8004754:	d001      	beq.n	800475a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e036      	b.n	80047c8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	d008      	beq.n	8004778 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004766:	4b1b      	ldr	r3, [pc, #108]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	4918      	ldr	r1, [pc, #96]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004774:	4313      	orrs	r3, r2
 8004776:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0308 	and.w	r3, r3, #8
 8004780:	2b00      	cmp	r3, #0
 8004782:	d009      	beq.n	8004798 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004784:	4b13      	ldr	r3, [pc, #76]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	4910      	ldr	r1, [pc, #64]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004794:	4313      	orrs	r3, r2
 8004796:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004798:	f000 f826 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 800479c:	4602      	mov	r2, r0
 800479e:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	f003 030f 	and.w	r3, r3, #15
 80047a8:	490c      	ldr	r1, [pc, #48]	; (80047dc <HAL_RCC_ClockConfig+0x268>)
 80047aa:	5ccb      	ldrb	r3, [r1, r3]
 80047ac:	f003 031f 	and.w	r3, r3, #31
 80047b0:	fa22 f303 	lsr.w	r3, r2, r3
 80047b4:	4a0a      	ldr	r2, [pc, #40]	; (80047e0 <HAL_RCC_ClockConfig+0x26c>)
 80047b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047b8:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <HAL_RCC_ClockConfig+0x270>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f7fd fc9d 	bl	80020fc <HAL_InitTick>
 80047c2:	4603      	mov	r3, r0
 80047c4:	73fb      	strb	r3, [r7, #15]

  return status;
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40022000 	.word	0x40022000
 80047d4:	40021000 	.word	0x40021000
 80047d8:	04c4b400 	.word	0x04c4b400
 80047dc:	0800b14c 	.word	0x0800b14c
 80047e0:	20000004 	.word	0x20000004
 80047e4:	20000008 	.word	0x20000008

080047e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b089      	sub	sp, #36	; 0x24
 80047ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	61fb      	str	r3, [r7, #28]
 80047f2:	2300      	movs	r3, #0
 80047f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047f6:	4b3e      	ldr	r3, [pc, #248]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 030c 	and.w	r3, r3, #12
 80047fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004800:	4b3b      	ldr	r3, [pc, #236]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	f003 0303 	and.w	r3, r3, #3
 8004808:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <HAL_RCC_GetSysClockFreq+0x34>
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	2b0c      	cmp	r3, #12
 8004814:	d121      	bne.n	800485a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d11e      	bne.n	800485a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800481c:	4b34      	ldr	r3, [pc, #208]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d107      	bne.n	8004838 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004828:	4b31      	ldr	r3, [pc, #196]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800482a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800482e:	0a1b      	lsrs	r3, r3, #8
 8004830:	f003 030f 	and.w	r3, r3, #15
 8004834:	61fb      	str	r3, [r7, #28]
 8004836:	e005      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004838:	4b2d      	ldr	r3, [pc, #180]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	091b      	lsrs	r3, r3, #4
 800483e:	f003 030f 	and.w	r3, r3, #15
 8004842:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004844:	4a2b      	ldr	r2, [pc, #172]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800484c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10d      	bne.n	8004870 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004858:	e00a      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	2b04      	cmp	r3, #4
 800485e:	d102      	bne.n	8004866 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004860:	4b25      	ldr	r3, [pc, #148]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004862:	61bb      	str	r3, [r7, #24]
 8004864:	e004      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	2b08      	cmp	r3, #8
 800486a:	d101      	bne.n	8004870 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800486c:	4b23      	ldr	r3, [pc, #140]	; (80048fc <HAL_RCC_GetSysClockFreq+0x114>)
 800486e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	2b0c      	cmp	r3, #12
 8004874:	d134      	bne.n	80048e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004876:	4b1e      	ldr	r3, [pc, #120]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d003      	beq.n	800488e <HAL_RCC_GetSysClockFreq+0xa6>
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2b03      	cmp	r3, #3
 800488a:	d003      	beq.n	8004894 <HAL_RCC_GetSysClockFreq+0xac>
 800488c:	e005      	b.n	800489a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800488e:	4b1a      	ldr	r3, [pc, #104]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004890:	617b      	str	r3, [r7, #20]
      break;
 8004892:	e005      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004894:	4b19      	ldr	r3, [pc, #100]	; (80048fc <HAL_RCC_GetSysClockFreq+0x114>)
 8004896:	617b      	str	r3, [r7, #20]
      break;
 8004898:	e002      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	617b      	str	r3, [r7, #20]
      break;
 800489e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048a0:	4b13      	ldr	r3, [pc, #76]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	091b      	lsrs	r3, r3, #4
 80048a6:	f003 030f 	and.w	r3, r3, #15
 80048aa:	3301      	adds	r3, #1
 80048ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048ae:	4b10      	ldr	r3, [pc, #64]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	0a1b      	lsrs	r3, r3, #8
 80048b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	fb03 f202 	mul.w	r2, r3, r2
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048c6:	4b0a      	ldr	r3, [pc, #40]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	0e5b      	lsrs	r3, r3, #25
 80048cc:	f003 0303 	and.w	r3, r3, #3
 80048d0:	3301      	adds	r3, #1
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	fbb2 f3f3 	udiv	r3, r2, r3
 80048de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80048e0:	69bb      	ldr	r3, [r7, #24]
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3724      	adds	r7, #36	; 0x24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40021000 	.word	0x40021000
 80048f4:	0800b164 	.word	0x0800b164
 80048f8:	00f42400 	.word	0x00f42400
 80048fc:	007a1200 	.word	0x007a1200

08004900 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004904:	4b03      	ldr	r3, [pc, #12]	; (8004914 <HAL_RCC_GetHCLKFreq+0x14>)
 8004906:	681b      	ldr	r3, [r3, #0]
}
 8004908:	4618      	mov	r0, r3
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	20000004 	.word	0x20000004

08004918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800491c:	f7ff fff0 	bl	8004900 <HAL_RCC_GetHCLKFreq>
 8004920:	4602      	mov	r2, r0
 8004922:	4b06      	ldr	r3, [pc, #24]	; (800493c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	0a1b      	lsrs	r3, r3, #8
 8004928:	f003 0307 	and.w	r3, r3, #7
 800492c:	4904      	ldr	r1, [pc, #16]	; (8004940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800492e:	5ccb      	ldrb	r3, [r1, r3]
 8004930:	f003 031f 	and.w	r3, r3, #31
 8004934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004938:	4618      	mov	r0, r3
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40021000 	.word	0x40021000
 8004940:	0800b15c 	.word	0x0800b15c

08004944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004948:	f7ff ffda 	bl	8004900 <HAL_RCC_GetHCLKFreq>
 800494c:	4602      	mov	r2, r0
 800494e:	4b06      	ldr	r3, [pc, #24]	; (8004968 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	0adb      	lsrs	r3, r3, #11
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	4904      	ldr	r1, [pc, #16]	; (800496c <HAL_RCC_GetPCLK2Freq+0x28>)
 800495a:	5ccb      	ldrb	r3, [r1, r3]
 800495c:	f003 031f 	and.w	r3, r3, #31
 8004960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004964:	4618      	mov	r0, r3
 8004966:	bd80      	pop	{r7, pc}
 8004968:	40021000 	.word	0x40021000
 800496c:	0800b15c 	.word	0x0800b15c

08004970 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004978:	2300      	movs	r3, #0
 800497a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800497c:	4b27      	ldr	r3, [pc, #156]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800497e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004988:	f7ff f916 	bl	8003bb8 <HAL_PWREx_GetVoltageRange>
 800498c:	6178      	str	r0, [r7, #20]
 800498e:	e014      	b.n	80049ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004990:	4b22      	ldr	r3, [pc, #136]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004994:	4a21      	ldr	r2, [pc, #132]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800499a:	6593      	str	r3, [r2, #88]	; 0x58
 800499c:	4b1f      	ldr	r3, [pc, #124]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800499e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80049a8:	f7ff f906 	bl	8003bb8 <HAL_PWREx_GetVoltageRange>
 80049ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80049ae:	4b1b      	ldr	r3, [pc, #108]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b2:	4a1a      	ldr	r2, [pc, #104]	; (8004a1c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049c0:	d10b      	bne.n	80049da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b80      	cmp	r3, #128	; 0x80
 80049c6:	d913      	bls.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2ba0      	cmp	r3, #160	; 0xa0
 80049cc:	d902      	bls.n	80049d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049ce:	2302      	movs	r3, #2
 80049d0:	613b      	str	r3, [r7, #16]
 80049d2:	e00d      	b.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049d4:	2301      	movs	r3, #1
 80049d6:	613b      	str	r3, [r7, #16]
 80049d8:	e00a      	b.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b7f      	cmp	r3, #127	; 0x7f
 80049de:	d902      	bls.n	80049e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80049e0:	2302      	movs	r3, #2
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	e004      	b.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2b70      	cmp	r3, #112	; 0x70
 80049ea:	d101      	bne.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049ec:	2301      	movs	r3, #1
 80049ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049f0:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f023 020f 	bic.w	r2, r3, #15
 80049f8:	4909      	ldr	r1, [pc, #36]	; (8004a20 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004a00:	4b07      	ldr	r3, [pc, #28]	; (8004a20 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 030f 	and.w	r3, r3, #15
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d001      	beq.n	8004a12 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e000      	b.n	8004a14 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40022000 	.word	0x40022000

08004a24 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a2a:	4b2d      	ldr	r3, [pc, #180]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d00b      	beq.n	8004a52 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d825      	bhi.n	8004a8c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d008      	beq.n	8004a58 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d11f      	bne.n	8004a8c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004a4c:	4b25      	ldr	r3, [pc, #148]	; (8004ae4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004a4e:	613b      	str	r3, [r7, #16]
    break;
 8004a50:	e01f      	b.n	8004a92 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004a52:	4b25      	ldr	r3, [pc, #148]	; (8004ae8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004a54:	613b      	str	r3, [r7, #16]
    break;
 8004a56:	e01c      	b.n	8004a92 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a58:	4b21      	ldr	r3, [pc, #132]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d107      	bne.n	8004a74 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a64:	4b1e      	ldr	r3, [pc, #120]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a6a:	0a1b      	lsrs	r3, r3, #8
 8004a6c:	f003 030f 	and.w	r3, r3, #15
 8004a70:	617b      	str	r3, [r7, #20]
 8004a72:	e005      	b.n	8004a80 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a74:	4b1a      	ldr	r3, [pc, #104]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	091b      	lsrs	r3, r3, #4
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004a80:	4a1a      	ldr	r2, [pc, #104]	; (8004aec <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a88:	613b      	str	r3, [r7, #16]
    break;
 8004a8a:	e002      	b.n	8004a92 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	613b      	str	r3, [r7, #16]
    break;
 8004a90:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a92:	4b13      	ldr	r3, [pc, #76]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004aa0:	4b0f      	ldr	r3, [pc, #60]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	fb03 f202 	mul.w	r2, r3, r2
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ab8:	4b09      	ldr	r3, [pc, #36]	; (8004ae0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	0e5b      	lsrs	r3, r3, #25
 8004abe:	f003 0303 	and.w	r3, r3, #3
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004ad2:	683b      	ldr	r3, [r7, #0]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	371c      	adds	r7, #28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	00f42400 	.word	0x00f42400
 8004ae8:	007a1200 	.word	0x007a1200
 8004aec:	0800b164 	.word	0x0800b164

08004af0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004af8:	2300      	movs	r3, #0
 8004afa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004afc:	2300      	movs	r3, #0
 8004afe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d040      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b10:	2b80      	cmp	r3, #128	; 0x80
 8004b12:	d02a      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b14:	2b80      	cmp	r3, #128	; 0x80
 8004b16:	d825      	bhi.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b18:	2b60      	cmp	r3, #96	; 0x60
 8004b1a:	d026      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b1c:	2b60      	cmp	r3, #96	; 0x60
 8004b1e:	d821      	bhi.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b20:	2b40      	cmp	r3, #64	; 0x40
 8004b22:	d006      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004b24:	2b40      	cmp	r3, #64	; 0x40
 8004b26:	d81d      	bhi.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d009      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004b2c:	2b20      	cmp	r3, #32
 8004b2e:	d010      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004b30:	e018      	b.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b32:	4b89      	ldr	r3, [pc, #548]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	4a88      	ldr	r2, [pc, #544]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b3c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b3e:	e015      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	3304      	adds	r3, #4
 8004b44:	2100      	movs	r1, #0
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 fb02 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b50:	e00c      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3320      	adds	r3, #32
 8004b56:	2100      	movs	r1, #0
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f000 fbed 	bl	8005338 <RCCEx_PLLSAI2_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b62:	e003      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	74fb      	strb	r3, [r7, #19]
      break;
 8004b68:	e000      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004b6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b6c:	7cfb      	ldrb	r3, [r7, #19]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b72:	4b79      	ldr	r3, [pc, #484]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b74:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b78:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b80:	4975      	ldr	r1, [pc, #468]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004b88:	e001      	b.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	7cfb      	ldrb	r3, [r7, #19]
 8004b8c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d047      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba2:	d030      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba8:	d82a      	bhi.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004baa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bae:	d02a      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004bb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bb4:	d824      	bhi.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bba:	d008      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc0:	d81e      	bhi.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bca:	d010      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004bcc:	e018      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bce:	4b62      	ldr	r3, [pc, #392]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	4a61      	ldr	r2, [pc, #388]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bd8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bda:	e015      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	3304      	adds	r3, #4
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fab4 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bec:	e00c      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3320      	adds	r3, #32
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 fb9f 	bl	8005338 <RCCEx_PLLSAI2_Config>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bfe:	e003      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	74fb      	strb	r3, [r7, #19]
      break;
 8004c04:	e000      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004c06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c08:	7cfb      	ldrb	r3, [r7, #19]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10b      	bne.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c0e:	4b52      	ldr	r3, [pc, #328]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1c:	494e      	ldr	r1, [pc, #312]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004c24:	e001      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c26:	7cfb      	ldrb	r3, [r7, #19]
 8004c28:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 809f 	beq.w	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c3c:	4b46      	ldr	r3, [pc, #280]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00d      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c52:	4b41      	ldr	r3, [pc, #260]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c56:	4a40      	ldr	r2, [pc, #256]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	6593      	str	r3, [r2, #88]	; 0x58
 8004c5e:	4b3e      	ldr	r3, [pc, #248]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c6e:	4b3b      	ldr	r3, [pc, #236]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a3a      	ldr	r2, [pc, #232]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c7a:	f7fd fa8f 	bl	800219c <HAL_GetTick>
 8004c7e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c80:	e009      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c82:	f7fd fa8b 	bl	800219c <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d902      	bls.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	74fb      	strb	r3, [r7, #19]
        break;
 8004c94:	e005      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c96:	4b31      	ldr	r3, [pc, #196]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0ef      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004ca2:	7cfb      	ldrb	r3, [r7, #19]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d15b      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cb2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d01f      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d019      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cc6:	4b24      	ldr	r3, [pc, #144]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cd0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cd2:	4b21      	ldr	r3, [pc, #132]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd8:	4a1f      	ldr	r2, [pc, #124]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ce2:	4b1d      	ldr	r3, [pc, #116]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce8:	4a1b      	ldr	r2, [pc, #108]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cf2:	4a19      	ldr	r2, [pc, #100]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d016      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d04:	f7fd fa4a 	bl	800219c <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d0a:	e00b      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0c:	f7fd fa46 	bl	800219c <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d902      	bls.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	74fb      	strb	r3, [r7, #19]
            break;
 8004d22:	e006      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0ec      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004d32:	7cfb      	ldrb	r3, [r7, #19]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10c      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d38:	4b07      	ldr	r3, [pc, #28]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d48:	4903      	ldr	r1, [pc, #12]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d50:	e008      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d52:	7cfb      	ldrb	r3, [r7, #19]
 8004d54:	74bb      	strb	r3, [r7, #18]
 8004d56:	e005      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d60:	7cfb      	ldrb	r3, [r7, #19]
 8004d62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d64:	7c7b      	ldrb	r3, [r7, #17]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d105      	bne.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d6a:	4ba0      	ldr	r3, [pc, #640]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d6e:	4a9f      	ldr	r2, [pc, #636]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d82:	4b9a      	ldr	r3, [pc, #616]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d88:	f023 0203 	bic.w	r2, r3, #3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d90:	4996      	ldr	r1, [pc, #600]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00a      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004da4:	4b91      	ldr	r3, [pc, #580]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004daa:	f023 020c 	bic.w	r2, r3, #12
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	498e      	ldr	r1, [pc, #568]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0304 	and.w	r3, r3, #4
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00a      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004dc6:	4b89      	ldr	r3, [pc, #548]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dcc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd4:	4985      	ldr	r1, [pc, #532]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0308 	and.w	r3, r3, #8
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004de8:	4b80      	ldr	r3, [pc, #512]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004df6:	497d      	ldr	r1, [pc, #500]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0310 	and.w	r3, r3, #16
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e0a:	4b78      	ldr	r3, [pc, #480]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e18:	4974      	ldr	r1, [pc, #464]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0320 	and.w	r3, r3, #32
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00a      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e2c:	4b6f      	ldr	r3, [pc, #444]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e32:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e3a:	496c      	ldr	r1, [pc, #432]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e4e:	4b67      	ldr	r3, [pc, #412]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e5c:	4963      	ldr	r1, [pc, #396]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00a      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e70:	4b5e      	ldr	r3, [pc, #376]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e7e:	495b      	ldr	r1, [pc, #364]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00a      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e92:	4b56      	ldr	r3, [pc, #344]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e98:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea0:	4952      	ldr	r1, [pc, #328]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00a      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004eb4:	4b4d      	ldr	r3, [pc, #308]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec2:	494a      	ldr	r1, [pc, #296]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ed6:	4b45      	ldr	r3, [pc, #276]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004edc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee4:	4941      	ldr	r1, [pc, #260]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ef8:	4b3c      	ldr	r3, [pc, #240]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004efe:	f023 0203 	bic.w	r2, r3, #3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f06:	4939      	ldr	r1, [pc, #228]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d028      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f1a:	4b34      	ldr	r3, [pc, #208]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f28:	4930      	ldr	r1, [pc, #192]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f38:	d106      	bne.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f3a:	4b2c      	ldr	r3, [pc, #176]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	4a2b      	ldr	r2, [pc, #172]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f44:	60d3      	str	r3, [r2, #12]
 8004f46:	e011      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f50:	d10c      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3304      	adds	r3, #4
 8004f56:	2101      	movs	r1, #1
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 f8f9 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f62:	7cfb      	ldrb	r3, [r7, #19]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004f68:	7cfb      	ldrb	r3, [r7, #19]
 8004f6a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d04d      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f80:	d108      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004f82:	4b1a      	ldr	r3, [pc, #104]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f84:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f88:	4a18      	ldr	r2, [pc, #96]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f8e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f92:	e012      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004f94:	4b15      	ldr	r3, [pc, #84]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f9a:	4a14      	ldr	r2, [pc, #80]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fa0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004fa4:	4b11      	ldr	r3, [pc, #68]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004faa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fb2:	490e      	ldr	r1, [pc, #56]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fc2:	d106      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fc4:	4b09      	ldr	r3, [pc, #36]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	4a08      	ldr	r2, [pc, #32]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fce:	60d3      	str	r3, [r2, #12]
 8004fd0:	e020      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fda:	d109      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fdc:	4b03      	ldr	r3, [pc, #12]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a02      	ldr	r2, [pc, #8]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fe2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe6:	60d3      	str	r3, [r2, #12]
 8004fe8:	e014      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004fea:	bf00      	nop
 8004fec:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ff4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ff8:	d10c      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	3304      	adds	r3, #4
 8004ffe:	2101      	movs	r1, #1
 8005000:	4618      	mov	r0, r3
 8005002:	f000 f8a5 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8005006:	4603      	mov	r3, r0
 8005008:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800500a:	7cfb      	ldrb	r3, [r7, #19]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005010:	7cfb      	ldrb	r3, [r7, #19]
 8005012:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d028      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005020:	4b4a      	ldr	r3, [pc, #296]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005026:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800502e:	4947      	ldr	r1, [pc, #284]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800503a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800503e:	d106      	bne.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005040:	4b42      	ldr	r3, [pc, #264]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	4a41      	ldr	r2, [pc, #260]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005046:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800504a:	60d3      	str	r3, [r2, #12]
 800504c:	e011      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005052:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005056:	d10c      	bne.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3304      	adds	r3, #4
 800505c:	2101      	movs	r1, #1
 800505e:	4618      	mov	r0, r3
 8005060:	f000 f876 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8005064:	4603      	mov	r3, r0
 8005066:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005068:	7cfb      	ldrb	r3, [r7, #19]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800506e:	7cfb      	ldrb	r3, [r7, #19]
 8005070:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d01e      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800507e:	4b33      	ldr	r3, [pc, #204]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005084:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800508e:	492f      	ldr	r1, [pc, #188]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800509c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80050a0:	d10c      	bne.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	3304      	adds	r3, #4
 80050a6:	2102      	movs	r1, #2
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 f851 	bl	8005150 <RCCEx_PLLSAI1_Config>
 80050ae:	4603      	mov	r3, r0
 80050b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050b2:	7cfb      	ldrb	r3, [r7, #19]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d001      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80050b8:	7cfb      	ldrb	r3, [r7, #19]
 80050ba:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00b      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050c8:	4b20      	ldr	r3, [pc, #128]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ce:	f023 0204 	bic.w	r2, r3, #4
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050d8:	491c      	ldr	r1, [pc, #112]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00b      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050ec:	4b17      	ldr	r3, [pc, #92]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050f2:	f023 0218 	bic.w	r2, r3, #24
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050fc:	4913      	ldr	r1, [pc, #76]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d017      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005110:	4b0e      	ldr	r3, [pc, #56]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005112:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005116:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005120:	490a      	ldr	r1, [pc, #40]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005122:	4313      	orrs	r3, r2
 8005124:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800512e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005132:	d105      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005134:	4b05      	ldr	r3, [pc, #20]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	4a04      	ldr	r2, [pc, #16]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800513a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800513e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005140:	7cbb      	ldrb	r3, [r7, #18]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40021000 	.word	0x40021000

08005150 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800515e:	4b72      	ldr	r3, [pc, #456]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00e      	beq.n	8005188 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800516a:	4b6f      	ldr	r3, [pc, #444]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	f003 0203 	and.w	r2, r3, #3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d103      	bne.n	8005182 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
       ||
 800517e:	2b00      	cmp	r3, #0
 8005180:	d142      	bne.n	8005208 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	73fb      	strb	r3, [r7, #15]
 8005186:	e03f      	b.n	8005208 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b03      	cmp	r3, #3
 800518e:	d018      	beq.n	80051c2 <RCCEx_PLLSAI1_Config+0x72>
 8005190:	2b03      	cmp	r3, #3
 8005192:	d825      	bhi.n	80051e0 <RCCEx_PLLSAI1_Config+0x90>
 8005194:	2b01      	cmp	r3, #1
 8005196:	d002      	beq.n	800519e <RCCEx_PLLSAI1_Config+0x4e>
 8005198:	2b02      	cmp	r3, #2
 800519a:	d009      	beq.n	80051b0 <RCCEx_PLLSAI1_Config+0x60>
 800519c:	e020      	b.n	80051e0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800519e:	4b62      	ldr	r3, [pc, #392]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d11d      	bne.n	80051e6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ae:	e01a      	b.n	80051e6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051b0:	4b5d      	ldr	r3, [pc, #372]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d116      	bne.n	80051ea <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c0:	e013      	b.n	80051ea <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051c2:	4b59      	ldr	r3, [pc, #356]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10f      	bne.n	80051ee <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051ce:	4b56      	ldr	r3, [pc, #344]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051de:	e006      	b.n	80051ee <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	73fb      	strb	r3, [r7, #15]
      break;
 80051e4:	e004      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051e6:	bf00      	nop
 80051e8:	e002      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051ea:	bf00      	nop
 80051ec:	e000      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d108      	bne.n	8005208 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80051f6:	4b4c      	ldr	r3, [pc, #304]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f023 0203 	bic.w	r2, r3, #3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4949      	ldr	r1, [pc, #292]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005204:	4313      	orrs	r3, r2
 8005206:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b00      	cmp	r3, #0
 800520c:	f040 8086 	bne.w	800531c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005210:	4b45      	ldr	r3, [pc, #276]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a44      	ldr	r2, [pc, #272]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005216:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800521a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521c:	f7fc ffbe 	bl	800219c <HAL_GetTick>
 8005220:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005222:	e009      	b.n	8005238 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005224:	f7fc ffba 	bl	800219c <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d902      	bls.n	8005238 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	73fb      	strb	r3, [r7, #15]
        break;
 8005236:	e005      	b.n	8005244 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005238:	4b3b      	ldr	r3, [pc, #236]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1ef      	bne.n	8005224 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d168      	bne.n	800531c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d113      	bne.n	8005278 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005250:	4b35      	ldr	r3, [pc, #212]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	4b35      	ldr	r3, [pc, #212]	; (800532c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005256:	4013      	ands	r3, r2
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6892      	ldr	r2, [r2, #8]
 800525c:	0211      	lsls	r1, r2, #8
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	68d2      	ldr	r2, [r2, #12]
 8005262:	06d2      	lsls	r2, r2, #27
 8005264:	4311      	orrs	r1, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6852      	ldr	r2, [r2, #4]
 800526a:	3a01      	subs	r2, #1
 800526c:	0112      	lsls	r2, r2, #4
 800526e:	430a      	orrs	r2, r1
 8005270:	492d      	ldr	r1, [pc, #180]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005272:	4313      	orrs	r3, r2
 8005274:	610b      	str	r3, [r1, #16]
 8005276:	e02d      	b.n	80052d4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d115      	bne.n	80052aa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800527e:	4b2a      	ldr	r3, [pc, #168]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005280:	691a      	ldr	r2, [r3, #16]
 8005282:	4b2b      	ldr	r3, [pc, #172]	; (8005330 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005284:	4013      	ands	r3, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6892      	ldr	r2, [r2, #8]
 800528a:	0211      	lsls	r1, r2, #8
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6912      	ldr	r2, [r2, #16]
 8005290:	0852      	lsrs	r2, r2, #1
 8005292:	3a01      	subs	r2, #1
 8005294:	0552      	lsls	r2, r2, #21
 8005296:	4311      	orrs	r1, r2
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6852      	ldr	r2, [r2, #4]
 800529c:	3a01      	subs	r2, #1
 800529e:	0112      	lsls	r2, r2, #4
 80052a0:	430a      	orrs	r2, r1
 80052a2:	4921      	ldr	r1, [pc, #132]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	610b      	str	r3, [r1, #16]
 80052a8:	e014      	b.n	80052d4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052aa:	4b1f      	ldr	r3, [pc, #124]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	4b21      	ldr	r3, [pc, #132]	; (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b0:	4013      	ands	r3, r2
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6892      	ldr	r2, [r2, #8]
 80052b6:	0211      	lsls	r1, r2, #8
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	6952      	ldr	r2, [r2, #20]
 80052bc:	0852      	lsrs	r2, r2, #1
 80052be:	3a01      	subs	r2, #1
 80052c0:	0652      	lsls	r2, r2, #25
 80052c2:	4311      	orrs	r1, r2
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6852      	ldr	r2, [r2, #4]
 80052c8:	3a01      	subs	r2, #1
 80052ca:	0112      	lsls	r2, r2, #4
 80052cc:	430a      	orrs	r2, r1
 80052ce:	4916      	ldr	r1, [pc, #88]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052d4:	4b14      	ldr	r3, [pc, #80]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a13      	ldr	r2, [pc, #76]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e0:	f7fc ff5c 	bl	800219c <HAL_GetTick>
 80052e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052e6:	e009      	b.n	80052fc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052e8:	f7fc ff58 	bl	800219c <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d902      	bls.n	80052fc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	73fb      	strb	r3, [r7, #15]
          break;
 80052fa:	e005      	b.n	8005308 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052fc:	4b0a      	ldr	r3, [pc, #40]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0ef      	beq.n	80052e8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d106      	bne.n	800531c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800530e:	4b06      	ldr	r3, [pc, #24]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005310:	691a      	ldr	r2, [r3, #16]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	4904      	ldr	r1, [pc, #16]	; (8005328 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005318:	4313      	orrs	r3, r2
 800531a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800531c:	7bfb      	ldrb	r3, [r7, #15]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40021000 	.word	0x40021000
 800532c:	07ff800f 	.word	0x07ff800f
 8005330:	ff9f800f 	.word	0xff9f800f
 8005334:	f9ff800f 	.word	0xf9ff800f

08005338 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005346:	4b72      	ldr	r3, [pc, #456]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00e      	beq.n	8005370 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005352:	4b6f      	ldr	r3, [pc, #444]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0203 	and.w	r2, r3, #3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d103      	bne.n	800536a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
       ||
 8005366:	2b00      	cmp	r3, #0
 8005368:	d142      	bne.n	80053f0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	73fb      	strb	r3, [r7, #15]
 800536e:	e03f      	b.n	80053f0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b03      	cmp	r3, #3
 8005376:	d018      	beq.n	80053aa <RCCEx_PLLSAI2_Config+0x72>
 8005378:	2b03      	cmp	r3, #3
 800537a:	d825      	bhi.n	80053c8 <RCCEx_PLLSAI2_Config+0x90>
 800537c:	2b01      	cmp	r3, #1
 800537e:	d002      	beq.n	8005386 <RCCEx_PLLSAI2_Config+0x4e>
 8005380:	2b02      	cmp	r3, #2
 8005382:	d009      	beq.n	8005398 <RCCEx_PLLSAI2_Config+0x60>
 8005384:	e020      	b.n	80053c8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005386:	4b62      	ldr	r3, [pc, #392]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b00      	cmp	r3, #0
 8005390:	d11d      	bne.n	80053ce <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005396:	e01a      	b.n	80053ce <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005398:	4b5d      	ldr	r3, [pc, #372]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d116      	bne.n	80053d2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053a8:	e013      	b.n	80053d2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053aa:	4b59      	ldr	r3, [pc, #356]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10f      	bne.n	80053d6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053b6:	4b56      	ldr	r3, [pc, #344]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053c6:	e006      	b.n	80053d6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	73fb      	strb	r3, [r7, #15]
      break;
 80053cc:	e004      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053ce:	bf00      	nop
 80053d0:	e002      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053d2:	bf00      	nop
 80053d4:	e000      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d108      	bne.n	80053f0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80053de:	4b4c      	ldr	r3, [pc, #304]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f023 0203 	bic.w	r2, r3, #3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4949      	ldr	r1, [pc, #292]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f040 8086 	bne.w	8005504 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80053f8:	4b45      	ldr	r3, [pc, #276]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a44      	ldr	r2, [pc, #272]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005404:	f7fc feca 	bl	800219c <HAL_GetTick>
 8005408:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800540a:	e009      	b.n	8005420 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800540c:	f7fc fec6 	bl	800219c <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d902      	bls.n	8005420 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	73fb      	strb	r3, [r7, #15]
        break;
 800541e:	e005      	b.n	800542c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005420:	4b3b      	ldr	r3, [pc, #236]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1ef      	bne.n	800540c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d168      	bne.n	8005504 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d113      	bne.n	8005460 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005438:	4b35      	ldr	r3, [pc, #212]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800543a:	695a      	ldr	r2, [r3, #20]
 800543c:	4b35      	ldr	r3, [pc, #212]	; (8005514 <RCCEx_PLLSAI2_Config+0x1dc>)
 800543e:	4013      	ands	r3, r2
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6892      	ldr	r2, [r2, #8]
 8005444:	0211      	lsls	r1, r2, #8
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	68d2      	ldr	r2, [r2, #12]
 800544a:	06d2      	lsls	r2, r2, #27
 800544c:	4311      	orrs	r1, r2
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6852      	ldr	r2, [r2, #4]
 8005452:	3a01      	subs	r2, #1
 8005454:	0112      	lsls	r2, r2, #4
 8005456:	430a      	orrs	r2, r1
 8005458:	492d      	ldr	r1, [pc, #180]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800545a:	4313      	orrs	r3, r2
 800545c:	614b      	str	r3, [r1, #20]
 800545e:	e02d      	b.n	80054bc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d115      	bne.n	8005492 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005466:	4b2a      	ldr	r3, [pc, #168]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005468:	695a      	ldr	r2, [r3, #20]
 800546a:	4b2b      	ldr	r3, [pc, #172]	; (8005518 <RCCEx_PLLSAI2_Config+0x1e0>)
 800546c:	4013      	ands	r3, r2
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	6892      	ldr	r2, [r2, #8]
 8005472:	0211      	lsls	r1, r2, #8
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6912      	ldr	r2, [r2, #16]
 8005478:	0852      	lsrs	r2, r2, #1
 800547a:	3a01      	subs	r2, #1
 800547c:	0552      	lsls	r2, r2, #21
 800547e:	4311      	orrs	r1, r2
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6852      	ldr	r2, [r2, #4]
 8005484:	3a01      	subs	r2, #1
 8005486:	0112      	lsls	r2, r2, #4
 8005488:	430a      	orrs	r2, r1
 800548a:	4921      	ldr	r1, [pc, #132]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 800548c:	4313      	orrs	r3, r2
 800548e:	614b      	str	r3, [r1, #20]
 8005490:	e014      	b.n	80054bc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005492:	4b1f      	ldr	r3, [pc, #124]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005494:	695a      	ldr	r2, [r3, #20]
 8005496:	4b21      	ldr	r3, [pc, #132]	; (800551c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005498:	4013      	ands	r3, r2
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6892      	ldr	r2, [r2, #8]
 800549e:	0211      	lsls	r1, r2, #8
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6952      	ldr	r2, [r2, #20]
 80054a4:	0852      	lsrs	r2, r2, #1
 80054a6:	3a01      	subs	r2, #1
 80054a8:	0652      	lsls	r2, r2, #25
 80054aa:	4311      	orrs	r1, r2
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6852      	ldr	r2, [r2, #4]
 80054b0:	3a01      	subs	r2, #1
 80054b2:	0112      	lsls	r2, r2, #4
 80054b4:	430a      	orrs	r2, r1
 80054b6:	4916      	ldr	r1, [pc, #88]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80054bc:	4b14      	ldr	r3, [pc, #80]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a13      	ldr	r2, [pc, #76]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054c8:	f7fc fe68 	bl	800219c <HAL_GetTick>
 80054cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054ce:	e009      	b.n	80054e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054d0:	f7fc fe64 	bl	800219c <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d902      	bls.n	80054e4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	73fb      	strb	r3, [r7, #15]
          break;
 80054e2:	e005      	b.n	80054f0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054e4:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0ef      	beq.n	80054d0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d106      	bne.n	8005504 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80054f6:	4b06      	ldr	r3, [pc, #24]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054f8:	695a      	ldr	r2, [r3, #20]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	4904      	ldr	r1, [pc, #16]	; (8005510 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005500:	4313      	orrs	r3, r2
 8005502:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005504:	7bfb      	ldrb	r3, [r7, #15]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	07ff800f 	.word	0x07ff800f
 8005518:	ff9f800f 	.word	0xff9f800f
 800551c:	f9ff800f 	.word	0xf9ff800f

08005520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e049      	b.n	80055c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d106      	bne.n	800554c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f7fc fbda 	bl	8001d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	3304      	adds	r3, #4
 800555c:	4619      	mov	r1, r3
 800555e:	4610      	mov	r0, r2
 8005560:	f000 faa0 	bl	8005aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
	...

080055d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d001      	beq.n	80055e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e047      	b.n	8005678 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a23      	ldr	r2, [pc, #140]	; (8005684 <HAL_TIM_Base_Start+0xb4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d01d      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005602:	d018      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1f      	ldr	r2, [pc, #124]	; (8005688 <HAL_TIM_Base_Start+0xb8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d013      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1e      	ldr	r2, [pc, #120]	; (800568c <HAL_TIM_Base_Start+0xbc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d00e      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1c      	ldr	r2, [pc, #112]	; (8005690 <HAL_TIM_Base_Start+0xc0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d009      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1b      	ldr	r2, [pc, #108]	; (8005694 <HAL_TIM_Base_Start+0xc4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d004      	beq.n	8005636 <HAL_TIM_Base_Start+0x66>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a19      	ldr	r2, [pc, #100]	; (8005698 <HAL_TIM_Base_Start+0xc8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d115      	bne.n	8005662 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	4b17      	ldr	r3, [pc, #92]	; (800569c <HAL_TIM_Base_Start+0xcc>)
 800563e:	4013      	ands	r3, r2
 8005640:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b06      	cmp	r3, #6
 8005646:	d015      	beq.n	8005674 <HAL_TIM_Base_Start+0xa4>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800564e:	d011      	beq.n	8005674 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005660:	e008      	b.n	8005674 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f042 0201 	orr.w	r2, r2, #1
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	e000      	b.n	8005676 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005674:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	40012c00 	.word	0x40012c00
 8005688:	40000400 	.word	0x40000400
 800568c:	40000800 	.word	0x40000800
 8005690:	40000c00 	.word	0x40000c00
 8005694:	40013400 	.word	0x40013400
 8005698:	40014000 	.word	0x40014000
 800569c:	00010007 	.word	0x00010007

080056a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d020      	beq.n	8005704 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d01b      	beq.n	8005704 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f06f 0202 	mvn.w	r2, #2
 80056d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f003 0303 	and.w	r3, r3, #3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f9bc 	bl	8005a68 <HAL_TIM_IC_CaptureCallback>
 80056f0:	e005      	b.n	80056fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f9ae 	bl	8005a54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 f9bf 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d020      	beq.n	8005750 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b00      	cmp	r3, #0
 8005716:	d01b      	beq.n	8005750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f06f 0204 	mvn.w	r2, #4
 8005720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f996 	bl	8005a68 <HAL_TIM_IC_CaptureCallback>
 800573c:	e005      	b.n	800574a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f988 	bl	8005a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f999 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	2b00      	cmp	r3, #0
 8005758:	d020      	beq.n	800579c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b00      	cmp	r3, #0
 8005762:	d01b      	beq.n	800579c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0208 	mvn.w	r2, #8
 800576c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2204      	movs	r2, #4
 8005772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f970 	bl	8005a68 <HAL_TIM_IC_CaptureCallback>
 8005788:	e005      	b.n	8005796 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f962 	bl	8005a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f973 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f003 0310 	and.w	r3, r3, #16
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d020      	beq.n	80057e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d01b      	beq.n	80057e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f06f 0210 	mvn.w	r2, #16
 80057b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2208      	movs	r2, #8
 80057be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f94a 	bl	8005a68 <HAL_TIM_IC_CaptureCallback>
 80057d4:	e005      	b.n	80057e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f93c 	bl	8005a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 f94d 	bl	8005a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00c      	beq.n	800580c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d007      	beq.n	800580c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0201 	mvn.w	r2, #1
 8005804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f91a 	bl	8005a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005812:	2b00      	cmp	r3, #0
 8005814:	d104      	bne.n	8005820 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00c      	beq.n	800583a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8005832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 fb07 	bl	8005e48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00c      	beq.n	800585e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584a:	2b00      	cmp	r3, #0
 800584c:	d007      	beq.n	800585e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 faff 	bl	8005e5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00c      	beq.n	8005882 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800586e:	2b00      	cmp	r3, #0
 8005870:	d007      	beq.n	8005882 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800587a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f907 	bl	8005a90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	f003 0320 	and.w	r3, r3, #32
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00c      	beq.n	80058a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d007      	beq.n	80058a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f06f 0220 	mvn.w	r2, #32
 800589e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fac7 	bl	8005e34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b084      	sub	sp, #16
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <HAL_TIM_ConfigClockSource+0x1c>
 80058c6:	2302      	movs	r3, #2
 80058c8:	e0b6      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x18a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2202      	movs	r2, #2
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058ec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058f4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005906:	d03e      	beq.n	8005986 <HAL_TIM_ConfigClockSource+0xd8>
 8005908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800590c:	f200 8087 	bhi.w	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 8005910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005914:	f000 8086 	beq.w	8005a24 <HAL_TIM_ConfigClockSource+0x176>
 8005918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591c:	d87f      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 800591e:	2b70      	cmp	r3, #112	; 0x70
 8005920:	d01a      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0xaa>
 8005922:	2b70      	cmp	r3, #112	; 0x70
 8005924:	d87b      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 8005926:	2b60      	cmp	r3, #96	; 0x60
 8005928:	d050      	beq.n	80059cc <HAL_TIM_ConfigClockSource+0x11e>
 800592a:	2b60      	cmp	r3, #96	; 0x60
 800592c:	d877      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 800592e:	2b50      	cmp	r3, #80	; 0x50
 8005930:	d03c      	beq.n	80059ac <HAL_TIM_ConfigClockSource+0xfe>
 8005932:	2b50      	cmp	r3, #80	; 0x50
 8005934:	d873      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 8005936:	2b40      	cmp	r3, #64	; 0x40
 8005938:	d058      	beq.n	80059ec <HAL_TIM_ConfigClockSource+0x13e>
 800593a:	2b40      	cmp	r3, #64	; 0x40
 800593c:	d86f      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 800593e:	2b30      	cmp	r3, #48	; 0x30
 8005940:	d064      	beq.n	8005a0c <HAL_TIM_ConfigClockSource+0x15e>
 8005942:	2b30      	cmp	r3, #48	; 0x30
 8005944:	d86b      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 8005946:	2b20      	cmp	r3, #32
 8005948:	d060      	beq.n	8005a0c <HAL_TIM_ConfigClockSource+0x15e>
 800594a:	2b20      	cmp	r3, #32
 800594c:	d867      	bhi.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
 800594e:	2b00      	cmp	r3, #0
 8005950:	d05c      	beq.n	8005a0c <HAL_TIM_ConfigClockSource+0x15e>
 8005952:	2b10      	cmp	r3, #16
 8005954:	d05a      	beq.n	8005a0c <HAL_TIM_ConfigClockSource+0x15e>
 8005956:	e062      	b.n	8005a1e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005968:	f000 f9bc 	bl	8005ce4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800597a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68ba      	ldr	r2, [r7, #8]
 8005982:	609a      	str	r2, [r3, #8]
      break;
 8005984:	e04f      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005996:	f000 f9a5 	bl	8005ce4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059a8:	609a      	str	r2, [r3, #8]
      break;
 80059aa:	e03c      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059b8:	461a      	mov	r2, r3
 80059ba:	f000 f919 	bl	8005bf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2150      	movs	r1, #80	; 0x50
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 f972 	bl	8005cae <TIM_ITRx_SetConfig>
      break;
 80059ca:	e02c      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059d8:	461a      	mov	r2, r3
 80059da:	f000 f938 	bl	8005c4e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2160      	movs	r1, #96	; 0x60
 80059e4:	4618      	mov	r0, r3
 80059e6:	f000 f962 	bl	8005cae <TIM_ITRx_SetConfig>
      break;
 80059ea:	e01c      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f8:	461a      	mov	r2, r3
 80059fa:	f000 f8f9 	bl	8005bf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2140      	movs	r1, #64	; 0x40
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 f952 	bl	8005cae <TIM_ITRx_SetConfig>
      break;
 8005a0a:	e00c      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4619      	mov	r1, r3
 8005a16:	4610      	mov	r0, r2
 8005a18:	f000 f949 	bl	8005cae <TIM_ITRx_SetConfig>
      break;
 8005a1c:	e003      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	73fb      	strb	r3, [r7, #15]
      break;
 8005a22:	e000      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a24:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a46      	ldr	r2, [pc, #280]	; (8005bd0 <TIM_Base_SetConfig+0x12c>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d013      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac2:	d00f      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a43      	ldr	r2, [pc, #268]	; (8005bd4 <TIM_Base_SetConfig+0x130>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d00b      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a42      	ldr	r2, [pc, #264]	; (8005bd8 <TIM_Base_SetConfig+0x134>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d007      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a41      	ldr	r2, [pc, #260]	; (8005bdc <TIM_Base_SetConfig+0x138>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d003      	beq.n	8005ae4 <TIM_Base_SetConfig+0x40>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a40      	ldr	r2, [pc, #256]	; (8005be0 <TIM_Base_SetConfig+0x13c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d108      	bne.n	8005af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a35      	ldr	r2, [pc, #212]	; (8005bd0 <TIM_Base_SetConfig+0x12c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d01f      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b04:	d01b      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a32      	ldr	r2, [pc, #200]	; (8005bd4 <TIM_Base_SetConfig+0x130>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d017      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a31      	ldr	r2, [pc, #196]	; (8005bd8 <TIM_Base_SetConfig+0x134>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d013      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a30      	ldr	r2, [pc, #192]	; (8005bdc <TIM_Base_SetConfig+0x138>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00f      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a2f      	ldr	r2, [pc, #188]	; (8005be0 <TIM_Base_SetConfig+0x13c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d00b      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a2e      	ldr	r2, [pc, #184]	; (8005be4 <TIM_Base_SetConfig+0x140>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d007      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a2d      	ldr	r2, [pc, #180]	; (8005be8 <TIM_Base_SetConfig+0x144>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d003      	beq.n	8005b3e <TIM_Base_SetConfig+0x9a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a2c      	ldr	r2, [pc, #176]	; (8005bec <TIM_Base_SetConfig+0x148>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d108      	bne.n	8005b50 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	689a      	ldr	r2, [r3, #8]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a16      	ldr	r2, [pc, #88]	; (8005bd0 <TIM_Base_SetConfig+0x12c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00f      	beq.n	8005b9c <TIM_Base_SetConfig+0xf8>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	; (8005be0 <TIM_Base_SetConfig+0x13c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00b      	beq.n	8005b9c <TIM_Base_SetConfig+0xf8>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a17      	ldr	r2, [pc, #92]	; (8005be4 <TIM_Base_SetConfig+0x140>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d007      	beq.n	8005b9c <TIM_Base_SetConfig+0xf8>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a16      	ldr	r2, [pc, #88]	; (8005be8 <TIM_Base_SetConfig+0x144>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d003      	beq.n	8005b9c <TIM_Base_SetConfig+0xf8>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a15      	ldr	r2, [pc, #84]	; (8005bec <TIM_Base_SetConfig+0x148>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d103      	bne.n	8005ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d105      	bne.n	8005bc2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	f023 0201 	bic.w	r2, r3, #1
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	611a      	str	r2, [r3, #16]
  }
}
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40012c00 	.word	0x40012c00
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800
 8005bdc:	40000c00 	.word	0x40000c00
 8005be0:	40013400 	.word	0x40013400
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40014400 	.word	0x40014400
 8005bec:	40014800 	.word	0x40014800

08005bf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6a1b      	ldr	r3, [r3, #32]
 8005c00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	f023 0201 	bic.w	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f023 030a 	bic.w	r3, r3, #10
 8005c2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	621a      	str	r2, [r3, #32]
}
 8005c42:	bf00      	nop
 8005c44:	371c      	adds	r7, #28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b087      	sub	sp, #28
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	f023 0210 	bic.w	r2, r3, #16
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	031b      	lsls	r3, r3, #12
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c8a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	371c      	adds	r7, #28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b085      	sub	sp, #20
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
 8005cb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f043 0307 	orr.w	r3, r3, #7
 8005cd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	609a      	str	r2, [r3, #8]
}
 8005cd8:	bf00      	nop
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
 8005cf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	021a      	lsls	r2, r3, #8
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	431a      	orrs	r2, r3
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	609a      	str	r2, [r3, #8]
}
 8005d18:	bf00      	nop
 8005d1a:	371c      	adds	r7, #28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e068      	b.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a2e      	ldr	r2, [pc, #184]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a2d      	ldr	r2, [pc, #180]	; (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d108      	bne.n	8005d82 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d76:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d88:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a1e      	ldr	r2, [pc, #120]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d01d      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dae:	d018      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1b      	ldr	r2, [pc, #108]	; (8005e24 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d013      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1a      	ldr	r2, [pc, #104]	; (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00e      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a18      	ldr	r2, [pc, #96]	; (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d009      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a13      	ldr	r2, [pc, #76]	; (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d004      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a14      	ldr	r2, [pc, #80]	; (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d10c      	bne.n	8005dfc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005de8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68ba      	ldr	r2, [r7, #8]
 8005dfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	40012c00 	.word	0x40012c00
 8005e20:	40013400 	.word	0x40013400
 8005e24:	40000400 	.word	0x40000400
 8005e28:	40000800 	.word	0x40000800
 8005e2c:	40000c00 	.word	0x40000c00
 8005e30:	40014000 	.word	0x40014000

08005e34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e042      	b.n	8005f08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d106      	bne.n	8005e9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7fb ff57 	bl	8001d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2224      	movs	r2, #36	; 0x24
 8005e9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0201 	bic.w	r2, r2, #1
 8005eb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d002      	beq.n	8005ec0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 ff62 	bl	8006d84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fc63 	bl	800678c <UART_SetConfig>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e01b      	b.n	8005f08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ede:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689a      	ldr	r2, [r3, #8]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005eee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 ffe1 	bl	8006ec8 <UART_CheckIdleState>
 8005f06:	4603      	mov	r3, r0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08a      	sub	sp, #40	; 0x28
 8005f14:	af02      	add	r7, sp, #8
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f26:	2b20      	cmp	r3, #32
 8005f28:	d17c      	bne.n	8006024 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <HAL_UART_Transmit+0x26>
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e075      	b.n	8006026 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2221      	movs	r2, #33	; 0x21
 8005f46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f4a:	f7fc f927 	bl	800219c <HAL_GetTick>
 8005f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	88fa      	ldrh	r2, [r7, #6]
 8005f54:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	88fa      	ldrh	r2, [r7, #6]
 8005f5c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f68:	d108      	bne.n	8005f7c <HAL_UART_Transmit+0x6c>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d104      	bne.n	8005f7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f72:	2300      	movs	r3, #0
 8005f74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	61bb      	str	r3, [r7, #24]
 8005f7a:	e003      	b.n	8005f84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f80:	2300      	movs	r3, #0
 8005f82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f84:	e031      	b.n	8005fea <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	2180      	movs	r1, #128	; 0x80
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f001 f843 	bl	800701c <UART_WaitOnFlagUntilTimeout>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d005      	beq.n	8005fa8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e03e      	b.n	8006026 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d10b      	bne.n	8005fc6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	881a      	ldrh	r2, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fba:	b292      	uxth	r2, r2
 8005fbc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	3302      	adds	r3, #2
 8005fc2:	61bb      	str	r3, [r7, #24]
 8005fc4:	e008      	b.n	8005fd8 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	781a      	ldrb	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	b292      	uxth	r2, r2
 8005fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1c7      	bne.n	8005f86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2140      	movs	r1, #64	; 0x40
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f001 f80b 	bl	800701c <UART_WaitOnFlagUntilTimeout>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2220      	movs	r2, #32
 8006010:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e006      	b.n	8006026 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2220      	movs	r2, #32
 800601c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	e000      	b.n	8006026 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8006024:	2302      	movs	r3, #2
  }
}
 8006026:	4618      	mov	r0, r3
 8006028:	3720      	adds	r7, #32
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b08a      	sub	sp, #40	; 0x28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	4613      	mov	r3, r2
 800603c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006044:	2b20      	cmp	r3, #32
 8006046:	d137      	bne.n	80060b8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d002      	beq.n	8006054 <HAL_UART_Receive_IT+0x24>
 800604e:	88fb      	ldrh	r3, [r7, #6]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e030      	b.n	80060ba <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a18      	ldr	r2, [pc, #96]	; (80060c4 <HAL_UART_Receive_IT+0x94>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d01f      	beq.n	80060a8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d018      	beq.n	80060a8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	e853 3f00 	ldrex	r3, [r3]
 8006082:	613b      	str	r3, [r7, #16]
   return(result);
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800608a:	627b      	str	r3, [r7, #36]	; 0x24
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	461a      	mov	r2, r3
 8006092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006094:	623b      	str	r3, [r7, #32]
 8006096:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	69f9      	ldr	r1, [r7, #28]
 800609a:	6a3a      	ldr	r2, [r7, #32]
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e6      	bne.n	8006076 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060a8:	88fb      	ldrh	r3, [r7, #6]
 80060aa:	461a      	mov	r2, r3
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f001 f822 	bl	80070f8 <UART_Start_Receive_IT>
 80060b4:	4603      	mov	r3, r0
 80060b6:	e000      	b.n	80060ba <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060b8:	2302      	movs	r3, #2
  }
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3728      	adds	r7, #40	; 0x28
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	40008000 	.word	0x40008000

080060c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b0ba      	sub	sp, #232	; 0xe8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	69db      	ldr	r3, [r3, #28]
 80060d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80060f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80060f6:	4013      	ands	r3, r2
 80060f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80060fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006100:	2b00      	cmp	r3, #0
 8006102:	d11b      	bne.n	800613c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006108:	f003 0320 	and.w	r3, r3, #32
 800610c:	2b00      	cmp	r3, #0
 800610e:	d015      	beq.n	800613c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006114:	f003 0320 	and.w	r3, r3, #32
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800611c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d009      	beq.n	800613c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 8300 	beq.w	8006732 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	4798      	blx	r3
      }
      return;
 800613a:	e2fa      	b.n	8006732 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800613c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 8123 	beq.w	800638c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006146:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800614a:	4b8d      	ldr	r3, [pc, #564]	; (8006380 <HAL_UART_IRQHandler+0x2b8>)
 800614c:	4013      	ands	r3, r2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d106      	bne.n	8006160 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006152:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006156:	4b8b      	ldr	r3, [pc, #556]	; (8006384 <HAL_UART_IRQHandler+0x2bc>)
 8006158:	4013      	ands	r3, r2
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 8116 	beq.w	800638c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006160:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b00      	cmp	r3, #0
 800616a:	d011      	beq.n	8006190 <HAL_UART_IRQHandler+0xc8>
 800616c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00b      	beq.n	8006190 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2201      	movs	r2, #1
 800617e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006186:	f043 0201 	orr.w	r2, r3, #1
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006194:	f003 0302 	and.w	r3, r3, #2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d011      	beq.n	80061c0 <HAL_UART_IRQHandler+0xf8>
 800619c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00b      	beq.n	80061c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2202      	movs	r2, #2
 80061ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b6:	f043 0204 	orr.w	r2, r3, #4
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d011      	beq.n	80061f0 <HAL_UART_IRQHandler+0x128>
 80061cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00b      	beq.n	80061f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2204      	movs	r2, #4
 80061de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061e6:	f043 0202 	orr.w	r2, r3, #2
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d017      	beq.n	800622c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80061fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b00      	cmp	r3, #0
 8006206:	d105      	bne.n	8006214 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006208:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800620c:	4b5c      	ldr	r3, [pc, #368]	; (8006380 <HAL_UART_IRQHandler+0x2b8>)
 800620e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00b      	beq.n	800622c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2208      	movs	r2, #8
 800621a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006222:	f043 0208 	orr.w	r2, r3, #8
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800622c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006234:	2b00      	cmp	r3, #0
 8006236:	d012      	beq.n	800625e <HAL_UART_IRQHandler+0x196>
 8006238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800623c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00c      	beq.n	800625e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800624c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 8266 	beq.w	8006736 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800626a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b00      	cmp	r3, #0
 8006274:	d013      	beq.n	800629e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800627a:	f003 0320 	and.w	r3, r3, #32
 800627e:	2b00      	cmp	r3, #0
 8006280:	d105      	bne.n	800628e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d007      	beq.n	800629e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b2:	2b40      	cmp	r3, #64	; 0x40
 80062b4:	d005      	beq.n	80062c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80062b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d054      	beq.n	800636c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f001 f83a 	bl	800733c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d2:	2b40      	cmp	r3, #64	; 0x40
 80062d4:	d146      	bne.n	8006364 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3308      	adds	r3, #8
 80062dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062e4:	e853 3f00 	ldrex	r3, [r3]
 80062e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80062ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	3308      	adds	r3, #8
 80062fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006302:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006306:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800630e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006312:	e841 2300 	strex	r3, r2, [r1]
 8006316:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800631a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1d9      	bne.n	80062d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006328:	2b00      	cmp	r3, #0
 800632a:	d017      	beq.n	800635c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006332:	4a15      	ldr	r2, [pc, #84]	; (8006388 <HAL_UART_IRQHandler+0x2c0>)
 8006334:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800633c:	4618      	mov	r0, r3
 800633e:	f7fd f8ca 	bl	80034d6 <HAL_DMA_Abort_IT>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d019      	beq.n	800637c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800634e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8006356:	4610      	mov	r0, r2
 8006358:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800635a:	e00f      	b.n	800637c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 f9ff 	bl	8006760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006362:	e00b      	b.n	800637c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 f9fb 	bl	8006760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800636a:	e007      	b.n	800637c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f9f7 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800637a:	e1dc      	b.n	8006736 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800637c:	bf00      	nop
    return;
 800637e:	e1da      	b.n	8006736 <HAL_UART_IRQHandler+0x66e>
 8006380:	10000001 	.word	0x10000001
 8006384:	04000120 	.word	0x04000120
 8006388:	08007409 	.word	0x08007409

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006390:	2b01      	cmp	r3, #1
 8006392:	f040 8170 	bne.w	8006676 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800639a:	f003 0310 	and.w	r3, r3, #16
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 8169 	beq.w	8006676 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063a8:	f003 0310 	and.w	r3, r3, #16
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f000 8162 	beq.w	8006676 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2210      	movs	r2, #16
 80063b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c4:	2b40      	cmp	r3, #64	; 0x40
 80063c6:	f040 80d8 	bne.w	800657a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80af 	beq.w	8006540 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80063e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063ec:	429a      	cmp	r2, r3
 80063ee:	f080 80a7 	bcs.w	8006540 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063f8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0320 	and.w	r3, r3, #32
 800640a:	2b00      	cmp	r3, #0
 800640c:	f040 8087 	bne.w	800651e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800641c:	e853 3f00 	ldrex	r3, [r3]
 8006420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006424:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800642c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	461a      	mov	r2, r3
 8006436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800643a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800643e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006446:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800644a:	e841 2300 	strex	r3, r2, [r1]
 800644e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006452:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1da      	bne.n	8006410 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3308      	adds	r3, #8
 8006460:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800646a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800646c:	f023 0301 	bic.w	r3, r3, #1
 8006470:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3308      	adds	r3, #8
 800647a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800647e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006482:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006484:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006486:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800648a:	e841 2300 	strex	r3, r2, [r1]
 800648e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1e1      	bne.n	800645a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3308      	adds	r3, #8
 800649c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064a0:	e853 3f00 	ldrex	r3, [r3]
 80064a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3308      	adds	r3, #8
 80064b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064c2:	e841 2300 	strex	r3, r2, [r1]
 80064c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1e3      	bne.n	8006496 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2220      	movs	r2, #32
 80064d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064e4:	e853 3f00 	ldrex	r3, [r3]
 80064e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80064ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064ec:	f023 0310 	bic.w	r3, r3, #16
 80064f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80064fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8006500:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800650c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e4      	bne.n	80064dc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006518:	4618      	mov	r0, r3
 800651a:	f7fc ff80 	bl	800341e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2202      	movs	r2, #2
 8006522:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006530:	b29b      	uxth	r3, r3
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	b29b      	uxth	r3, r3
 8006536:	4619      	mov	r1, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f91b 	bl	8006774 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800653e:	e0fc      	b.n	800673a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800654a:	429a      	cmp	r2, r3
 800654c:	f040 80f5 	bne.w	800673a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0320 	and.w	r3, r3, #32
 800655e:	2b20      	cmp	r3, #32
 8006560:	f040 80eb 	bne.w	800673a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2202      	movs	r2, #2
 8006568:	671a      	str	r2, [r3, #112]	; 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006570:	4619      	mov	r1, r3
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f8fe 	bl	8006774 <HAL_UARTEx_RxEventCallback>
      return;
 8006578:	e0df      	b.n	800673a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006586:	b29b      	uxth	r3, r3
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 80d1 	beq.w	800673e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800659c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 80cc 	beq.w	800673e <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ae:	e853 3f00 	ldrex	r3, [r3]
 80065b2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80065b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065c8:	647b      	str	r3, [r7, #68]	; 0x44
 80065ca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065d0:	e841 2300 	strex	r3, r2, [r1]
 80065d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1e4      	bne.n	80065a6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3308      	adds	r3, #8
 80065e2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	623b      	str	r3, [r7, #32]
   return(result);
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065f2:	f023 0301 	bic.w	r3, r3, #1
 80065f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	3308      	adds	r3, #8
 8006600:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006604:	633a      	str	r2, [r7, #48]	; 0x30
 8006606:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800660a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800660c:	e841 2300 	strex	r3, r2, [r1]
 8006610:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1e1      	bne.n	80065dc <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2220      	movs	r2, #32
 800661c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	60fb      	str	r3, [r7, #12]
   return(result);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f023 0310 	bic.w	r3, r3, #16
 8006640:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800664e:	61fb      	str	r3, [r7, #28]
 8006650:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	69b9      	ldr	r1, [r7, #24]
 8006654:	69fa      	ldr	r2, [r7, #28]
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	617b      	str	r3, [r7, #20]
   return(result);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e4      	bne.n	800662c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2202      	movs	r2, #2
 8006666:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006668:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800666c:	4619      	mov	r1, r3
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 f880 	bl	8006774 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006674:	e063      	b.n	800673e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800667a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00e      	beq.n	80066a0 <HAL_UART_IRQHandler+0x5d8>
 8006682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d008      	beq.n	80066a0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006696:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f001 fc1f 	bl	8007edc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800669e:	e051      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80066a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d014      	beq.n	80066d6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80066ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d105      	bne.n	80066c4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80066b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d008      	beq.n	80066d6 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d03a      	beq.n	8006742 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	4798      	blx	r3
    }
    return;
 80066d4:	e035      	b.n	8006742 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80066d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d009      	beq.n	80066f6 <HAL_UART_IRQHandler+0x62e>
 80066e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 fea0 	bl	8007434 <UART_EndTransmit_IT>
    return;
 80066f4:	e026      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80066f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d009      	beq.n	8006716 <HAL_UART_IRQHandler+0x64e>
 8006702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006706:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f001 fbf8 	bl	8007f04 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006714:	e016      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800671a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d010      	beq.n	8006744 <HAL_UART_IRQHandler+0x67c>
 8006722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006726:	2b00      	cmp	r3, #0
 8006728:	da0c      	bge.n	8006744 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f001 fbe0 	bl	8007ef0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006730:	e008      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
      return;
 8006732:	bf00      	nop
 8006734:	e006      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
    return;
 8006736:	bf00      	nop
 8006738:	e004      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
      return;
 800673a:	bf00      	nop
 800673c:	e002      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
      return;
 800673e:	bf00      	nop
 8006740:	e000      	b.n	8006744 <HAL_UART_IRQHandler+0x67c>
    return;
 8006742:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006744:	37e8      	adds	r7, #232	; 0xe8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop

0800674c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	460b      	mov	r3, r1
 800677e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800678c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006790:	b08c      	sub	sp, #48	; 0x30
 8006792:	af00      	add	r7, sp, #0
 8006794:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006796:	2300      	movs	r3, #0
 8006798:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	431a      	orrs	r2, r3
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	69db      	ldr	r3, [r3, #28]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	4baa      	ldr	r3, [pc, #680]	; (8006a64 <UART_SetConfig+0x2d8>)
 80067bc:	4013      	ands	r3, r2
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	6812      	ldr	r2, [r2, #0]
 80067c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067c4:	430b      	orrs	r3, r1
 80067c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a9f      	ldr	r2, [pc, #636]	; (8006a68 <UART_SetConfig+0x2dc>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d004      	beq.n	80067f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067f4:	4313      	orrs	r3, r2
 80067f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006802:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800680c:	430b      	orrs	r3, r1
 800680e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006816:	f023 010f 	bic.w	r1, r3, #15
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a90      	ldr	r2, [pc, #576]	; (8006a6c <UART_SetConfig+0x2e0>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d125      	bne.n	800687c <UART_SetConfig+0xf0>
 8006830:	4b8f      	ldr	r3, [pc, #572]	; (8006a70 <UART_SetConfig+0x2e4>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b03      	cmp	r3, #3
 800683c:	d81a      	bhi.n	8006874 <UART_SetConfig+0xe8>
 800683e:	a201      	add	r2, pc, #4	; (adr r2, 8006844 <UART_SetConfig+0xb8>)
 8006840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006844:	08006855 	.word	0x08006855
 8006848:	08006865 	.word	0x08006865
 800684c:	0800685d 	.word	0x0800685d
 8006850:	0800686d 	.word	0x0800686d
 8006854:	2301      	movs	r3, #1
 8006856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800685a:	e116      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800685c:	2302      	movs	r3, #2
 800685e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006862:	e112      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006864:	2304      	movs	r3, #4
 8006866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800686a:	e10e      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800686c:	2308      	movs	r3, #8
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006872:	e10a      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006874:	2310      	movs	r3, #16
 8006876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800687a:	e106      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a7c      	ldr	r2, [pc, #496]	; (8006a74 <UART_SetConfig+0x2e8>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d138      	bne.n	80068f8 <UART_SetConfig+0x16c>
 8006886:	4b7a      	ldr	r3, [pc, #488]	; (8006a70 <UART_SetConfig+0x2e4>)
 8006888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800688c:	f003 030c 	and.w	r3, r3, #12
 8006890:	2b0c      	cmp	r3, #12
 8006892:	d82d      	bhi.n	80068f0 <UART_SetConfig+0x164>
 8006894:	a201      	add	r2, pc, #4	; (adr r2, 800689c <UART_SetConfig+0x110>)
 8006896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689a:	bf00      	nop
 800689c:	080068d1 	.word	0x080068d1
 80068a0:	080068f1 	.word	0x080068f1
 80068a4:	080068f1 	.word	0x080068f1
 80068a8:	080068f1 	.word	0x080068f1
 80068ac:	080068e1 	.word	0x080068e1
 80068b0:	080068f1 	.word	0x080068f1
 80068b4:	080068f1 	.word	0x080068f1
 80068b8:	080068f1 	.word	0x080068f1
 80068bc:	080068d9 	.word	0x080068d9
 80068c0:	080068f1 	.word	0x080068f1
 80068c4:	080068f1 	.word	0x080068f1
 80068c8:	080068f1 	.word	0x080068f1
 80068cc:	080068e9 	.word	0x080068e9
 80068d0:	2300      	movs	r3, #0
 80068d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068d6:	e0d8      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80068d8:	2302      	movs	r3, #2
 80068da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068de:	e0d4      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80068e0:	2304      	movs	r3, #4
 80068e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068e6:	e0d0      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80068e8:	2308      	movs	r3, #8
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068ee:	e0cc      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80068f0:	2310      	movs	r3, #16
 80068f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068f6:	e0c8      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a5e      	ldr	r2, [pc, #376]	; (8006a78 <UART_SetConfig+0x2ec>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d125      	bne.n	800694e <UART_SetConfig+0x1c2>
 8006902:	4b5b      	ldr	r3, [pc, #364]	; (8006a70 <UART_SetConfig+0x2e4>)
 8006904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006908:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800690c:	2b30      	cmp	r3, #48	; 0x30
 800690e:	d016      	beq.n	800693e <UART_SetConfig+0x1b2>
 8006910:	2b30      	cmp	r3, #48	; 0x30
 8006912:	d818      	bhi.n	8006946 <UART_SetConfig+0x1ba>
 8006914:	2b20      	cmp	r3, #32
 8006916:	d00a      	beq.n	800692e <UART_SetConfig+0x1a2>
 8006918:	2b20      	cmp	r3, #32
 800691a:	d814      	bhi.n	8006946 <UART_SetConfig+0x1ba>
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <UART_SetConfig+0x19a>
 8006920:	2b10      	cmp	r3, #16
 8006922:	d008      	beq.n	8006936 <UART_SetConfig+0x1aa>
 8006924:	e00f      	b.n	8006946 <UART_SetConfig+0x1ba>
 8006926:	2300      	movs	r3, #0
 8006928:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800692c:	e0ad      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800692e:	2302      	movs	r3, #2
 8006930:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006934:	e0a9      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006936:	2304      	movs	r3, #4
 8006938:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800693c:	e0a5      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800693e:	2308      	movs	r3, #8
 8006940:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006944:	e0a1      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006946:	2310      	movs	r3, #16
 8006948:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800694c:	e09d      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a4a      	ldr	r2, [pc, #296]	; (8006a7c <UART_SetConfig+0x2f0>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d125      	bne.n	80069a4 <UART_SetConfig+0x218>
 8006958:	4b45      	ldr	r3, [pc, #276]	; (8006a70 <UART_SetConfig+0x2e4>)
 800695a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006962:	2bc0      	cmp	r3, #192	; 0xc0
 8006964:	d016      	beq.n	8006994 <UART_SetConfig+0x208>
 8006966:	2bc0      	cmp	r3, #192	; 0xc0
 8006968:	d818      	bhi.n	800699c <UART_SetConfig+0x210>
 800696a:	2b80      	cmp	r3, #128	; 0x80
 800696c:	d00a      	beq.n	8006984 <UART_SetConfig+0x1f8>
 800696e:	2b80      	cmp	r3, #128	; 0x80
 8006970:	d814      	bhi.n	800699c <UART_SetConfig+0x210>
 8006972:	2b00      	cmp	r3, #0
 8006974:	d002      	beq.n	800697c <UART_SetConfig+0x1f0>
 8006976:	2b40      	cmp	r3, #64	; 0x40
 8006978:	d008      	beq.n	800698c <UART_SetConfig+0x200>
 800697a:	e00f      	b.n	800699c <UART_SetConfig+0x210>
 800697c:	2300      	movs	r3, #0
 800697e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006982:	e082      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006984:	2302      	movs	r3, #2
 8006986:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800698a:	e07e      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800698c:	2304      	movs	r3, #4
 800698e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006992:	e07a      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006994:	2308      	movs	r3, #8
 8006996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800699a:	e076      	b.n	8006a8a <UART_SetConfig+0x2fe>
 800699c:	2310      	movs	r3, #16
 800699e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069a2:	e072      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a35      	ldr	r2, [pc, #212]	; (8006a80 <UART_SetConfig+0x2f4>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d12a      	bne.n	8006a04 <UART_SetConfig+0x278>
 80069ae:	4b30      	ldr	r3, [pc, #192]	; (8006a70 <UART_SetConfig+0x2e4>)
 80069b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069bc:	d01a      	beq.n	80069f4 <UART_SetConfig+0x268>
 80069be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069c2:	d81b      	bhi.n	80069fc <UART_SetConfig+0x270>
 80069c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c8:	d00c      	beq.n	80069e4 <UART_SetConfig+0x258>
 80069ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069ce:	d815      	bhi.n	80069fc <UART_SetConfig+0x270>
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d003      	beq.n	80069dc <UART_SetConfig+0x250>
 80069d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069d8:	d008      	beq.n	80069ec <UART_SetConfig+0x260>
 80069da:	e00f      	b.n	80069fc <UART_SetConfig+0x270>
 80069dc:	2300      	movs	r3, #0
 80069de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069e2:	e052      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80069e4:	2302      	movs	r3, #2
 80069e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069ea:	e04e      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80069ec:	2304      	movs	r3, #4
 80069ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069f2:	e04a      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80069f4:	2308      	movs	r3, #8
 80069f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069fa:	e046      	b.n	8006a8a <UART_SetConfig+0x2fe>
 80069fc:	2310      	movs	r3, #16
 80069fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a02:	e042      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a17      	ldr	r2, [pc, #92]	; (8006a68 <UART_SetConfig+0x2dc>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d13a      	bne.n	8006a84 <UART_SetConfig+0x2f8>
 8006a0e:	4b18      	ldr	r3, [pc, #96]	; (8006a70 <UART_SetConfig+0x2e4>)
 8006a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a1c:	d01a      	beq.n	8006a54 <UART_SetConfig+0x2c8>
 8006a1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a22:	d81b      	bhi.n	8006a5c <UART_SetConfig+0x2d0>
 8006a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a28:	d00c      	beq.n	8006a44 <UART_SetConfig+0x2b8>
 8006a2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a2e:	d815      	bhi.n	8006a5c <UART_SetConfig+0x2d0>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <UART_SetConfig+0x2b0>
 8006a34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a38:	d008      	beq.n	8006a4c <UART_SetConfig+0x2c0>
 8006a3a:	e00f      	b.n	8006a5c <UART_SetConfig+0x2d0>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a42:	e022      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a44:	2302      	movs	r3, #2
 8006a46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a4a:	e01e      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a4c:	2304      	movs	r3, #4
 8006a4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a52:	e01a      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a54:	2308      	movs	r3, #8
 8006a56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a5a:	e016      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a5c:	2310      	movs	r3, #16
 8006a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a62:	e012      	b.n	8006a8a <UART_SetConfig+0x2fe>
 8006a64:	cfff69f3 	.word	0xcfff69f3
 8006a68:	40008000 	.word	0x40008000
 8006a6c:	40013800 	.word	0x40013800
 8006a70:	40021000 	.word	0x40021000
 8006a74:	40004400 	.word	0x40004400
 8006a78:	40004800 	.word	0x40004800
 8006a7c:	40004c00 	.word	0x40004c00
 8006a80:	40005000 	.word	0x40005000
 8006a84:	2310      	movs	r3, #16
 8006a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4aae      	ldr	r2, [pc, #696]	; (8006d48 <UART_SetConfig+0x5bc>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	f040 8097 	bne.w	8006bc4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	d823      	bhi.n	8006ae6 <UART_SetConfig+0x35a>
 8006a9e:	a201      	add	r2, pc, #4	; (adr r2, 8006aa4 <UART_SetConfig+0x318>)
 8006aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa4:	08006ac9 	.word	0x08006ac9
 8006aa8:	08006ae7 	.word	0x08006ae7
 8006aac:	08006ad1 	.word	0x08006ad1
 8006ab0:	08006ae7 	.word	0x08006ae7
 8006ab4:	08006ad7 	.word	0x08006ad7
 8006ab8:	08006ae7 	.word	0x08006ae7
 8006abc:	08006ae7 	.word	0x08006ae7
 8006ac0:	08006ae7 	.word	0x08006ae7
 8006ac4:	08006adf 	.word	0x08006adf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ac8:	f7fd ff26 	bl	8004918 <HAL_RCC_GetPCLK1Freq>
 8006acc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ace:	e010      	b.n	8006af2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ad0:	4b9e      	ldr	r3, [pc, #632]	; (8006d4c <UART_SetConfig+0x5c0>)
 8006ad2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ad4:	e00d      	b.n	8006af2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ad6:	f7fd fe87 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 8006ada:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006adc:	e009      	b.n	8006af2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ade:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ae2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ae4:	e005      	b.n	8006af2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006af0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 8130 	beq.w	8006d5a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afe:	4a94      	ldr	r2, [pc, #592]	; (8006d50 <UART_SetConfig+0x5c4>)
 8006b00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b04:	461a      	mov	r2, r3
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b0c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	4613      	mov	r3, r2
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	4413      	add	r3, r2
 8006b18:	69ba      	ldr	r2, [r7, #24]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d305      	bcc.n	8006b2a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d903      	bls.n	8006b32 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006b30:	e113      	b.n	8006d5a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b34:	2200      	movs	r2, #0
 8006b36:	60bb      	str	r3, [r7, #8]
 8006b38:	60fa      	str	r2, [r7, #12]
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3e:	4a84      	ldr	r2, [pc, #528]	; (8006d50 <UART_SetConfig+0x5c4>)
 8006b40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	2200      	movs	r2, #0
 8006b48:	603b      	str	r3, [r7, #0]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b54:	f7fa f850 	bl	8000bf8 <__aeabi_uldivmod>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	4610      	mov	r0, r2
 8006b5e:	4619      	mov	r1, r3
 8006b60:	f04f 0200 	mov.w	r2, #0
 8006b64:	f04f 0300 	mov.w	r3, #0
 8006b68:	020b      	lsls	r3, r1, #8
 8006b6a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b6e:	0202      	lsls	r2, r0, #8
 8006b70:	6979      	ldr	r1, [r7, #20]
 8006b72:	6849      	ldr	r1, [r1, #4]
 8006b74:	0849      	lsrs	r1, r1, #1
 8006b76:	2000      	movs	r0, #0
 8006b78:	460c      	mov	r4, r1
 8006b7a:	4605      	mov	r5, r0
 8006b7c:	eb12 0804 	adds.w	r8, r2, r4
 8006b80:	eb43 0905 	adc.w	r9, r3, r5
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	469a      	mov	sl, r3
 8006b8c:	4693      	mov	fp, r2
 8006b8e:	4652      	mov	r2, sl
 8006b90:	465b      	mov	r3, fp
 8006b92:	4640      	mov	r0, r8
 8006b94:	4649      	mov	r1, r9
 8006b96:	f7fa f82f 	bl	8000bf8 <__aeabi_uldivmod>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ba8:	d308      	bcc.n	8006bbc <UART_SetConfig+0x430>
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bb0:	d204      	bcs.n	8006bbc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6a3a      	ldr	r2, [r7, #32]
 8006bb8:	60da      	str	r2, [r3, #12]
 8006bba:	e0ce      	b.n	8006d5a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006bc2:	e0ca      	b.n	8006d5a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bcc:	d166      	bne.n	8006c9c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006bce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006bd2:	2b08      	cmp	r3, #8
 8006bd4:	d827      	bhi.n	8006c26 <UART_SetConfig+0x49a>
 8006bd6:	a201      	add	r2, pc, #4	; (adr r2, 8006bdc <UART_SetConfig+0x450>)
 8006bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bdc:	08006c01 	.word	0x08006c01
 8006be0:	08006c09 	.word	0x08006c09
 8006be4:	08006c11 	.word	0x08006c11
 8006be8:	08006c27 	.word	0x08006c27
 8006bec:	08006c17 	.word	0x08006c17
 8006bf0:	08006c27 	.word	0x08006c27
 8006bf4:	08006c27 	.word	0x08006c27
 8006bf8:	08006c27 	.word	0x08006c27
 8006bfc:	08006c1f 	.word	0x08006c1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c00:	f7fd fe8a 	bl	8004918 <HAL_RCC_GetPCLK1Freq>
 8006c04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c06:	e014      	b.n	8006c32 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c08:	f7fd fe9c 	bl	8004944 <HAL_RCC_GetPCLK2Freq>
 8006c0c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c0e:	e010      	b.n	8006c32 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c10:	4b4e      	ldr	r3, [pc, #312]	; (8006d4c <UART_SetConfig+0x5c0>)
 8006c12:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c14:	e00d      	b.n	8006c32 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c16:	f7fd fde7 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 8006c1a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c1c:	e009      	b.n	8006c32 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c24:	e005      	b.n	8006c32 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006c30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 8090 	beq.w	8006d5a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3e:	4a44      	ldr	r2, [pc, #272]	; (8006d50 <UART_SetConfig+0x5c4>)
 8006c40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c44:	461a      	mov	r2, r3
 8006c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c48:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c4c:	005a      	lsls	r2, r3, #1
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	085b      	lsrs	r3, r3, #1
 8006c54:	441a      	add	r2, r3
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c5e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	2b0f      	cmp	r3, #15
 8006c64:	d916      	bls.n	8006c94 <UART_SetConfig+0x508>
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c6c:	d212      	bcs.n	8006c94 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	f023 030f 	bic.w	r3, r3, #15
 8006c76:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	085b      	lsrs	r3, r3, #1
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	f003 0307 	and.w	r3, r3, #7
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	8bfb      	ldrh	r3, [r7, #30]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	8bfa      	ldrh	r2, [r7, #30]
 8006c90:	60da      	str	r2, [r3, #12]
 8006c92:	e062      	b.n	8006d5a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006c9a:	e05e      	b.n	8006d5a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c9c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ca0:	2b08      	cmp	r3, #8
 8006ca2:	d828      	bhi.n	8006cf6 <UART_SetConfig+0x56a>
 8006ca4:	a201      	add	r2, pc, #4	; (adr r2, 8006cac <UART_SetConfig+0x520>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006cd1 	.word	0x08006cd1
 8006cb0:	08006cd9 	.word	0x08006cd9
 8006cb4:	08006ce1 	.word	0x08006ce1
 8006cb8:	08006cf7 	.word	0x08006cf7
 8006cbc:	08006ce7 	.word	0x08006ce7
 8006cc0:	08006cf7 	.word	0x08006cf7
 8006cc4:	08006cf7 	.word	0x08006cf7
 8006cc8:	08006cf7 	.word	0x08006cf7
 8006ccc:	08006cef 	.word	0x08006cef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cd0:	f7fd fe22 	bl	8004918 <HAL_RCC_GetPCLK1Freq>
 8006cd4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006cd6:	e014      	b.n	8006d02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cd8:	f7fd fe34 	bl	8004944 <HAL_RCC_GetPCLK2Freq>
 8006cdc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006cde:	e010      	b.n	8006d02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ce0:	4b1a      	ldr	r3, [pc, #104]	; (8006d4c <UART_SetConfig+0x5c0>)
 8006ce2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ce4:	e00d      	b.n	8006d02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ce6:	f7fd fd7f 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 8006cea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006cec:	e009      	b.n	8006d02 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cf2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006cf4:	e005      	b.n	8006d02 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006d00:	bf00      	nop
    }

    if (pclk != 0U)
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d028      	beq.n	8006d5a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0c:	4a10      	ldr	r2, [pc, #64]	; (8006d50 <UART_SetConfig+0x5c4>)
 8006d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d12:	461a      	mov	r2, r3
 8006d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d16:	fbb3 f2f2 	udiv	r2, r3, r2
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	085b      	lsrs	r3, r3, #1
 8006d20:	441a      	add	r2, r3
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d2a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	2b0f      	cmp	r3, #15
 8006d30:	d910      	bls.n	8006d54 <UART_SetConfig+0x5c8>
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d38:	d20c      	bcs.n	8006d54 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	60da      	str	r2, [r3, #12]
 8006d44:	e009      	b.n	8006d5a <UART_SetConfig+0x5ce>
 8006d46:	bf00      	nop
 8006d48:	40008000 	.word	0x40008000
 8006d4c:	00f42400 	.word	0x00f42400
 8006d50:	0800b194 	.word	0x0800b194
      }
      else
      {
        ret = HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2200      	movs	r2, #0
 8006d74:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006d76:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3730      	adds	r7, #48	; 0x30
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006d84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d90:	f003 0308 	and.w	r3, r3, #8
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00a      	beq.n	8006dae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	430a      	orrs	r2, r1
 8006dac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd4:	f003 0302 	and.w	r3, r3, #2
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00a      	beq.n	8006df2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df6:	f003 0304 	and.w	r3, r3, #4
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00a      	beq.n	8006e14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e18:	f003 0310 	and.w	r3, r3, #16
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00a      	beq.n	8006e36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00a      	beq.n	8006e58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d01a      	beq.n	8006e9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e82:	d10a      	bne.n	8006e9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	430a      	orrs	r2, r1
 8006e98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	430a      	orrs	r2, r1
 8006eba:	605a      	str	r2, [r3, #4]
  }
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b098      	sub	sp, #96	; 0x60
 8006ecc:	af02      	add	r7, sp, #8
 8006ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ed8:	f7fb f960 	bl	800219c <HAL_GetTick>
 8006edc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0308 	and.w	r3, r3, #8
 8006ee8:	2b08      	cmp	r3, #8
 8006eea:	d12f      	bne.n	8006f4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f88e 	bl	800701c <UART_WaitOnFlagUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d022      	beq.n	8006f4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0e:	e853 3f00 	ldrex	r3, [r3]
 8006f12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f1a:	653b      	str	r3, [r7, #80]	; 0x50
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	461a      	mov	r2, r3
 8006f22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f24:	647b      	str	r3, [r7, #68]	; 0x44
 8006f26:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e6      	bne.n	8006f06 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e063      	b.n	8007014 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0304 	and.w	r3, r3, #4
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	d149      	bne.n	8006fee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f62:	2200      	movs	r2, #0
 8006f64:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f857 	bl	800701c <UART_WaitOnFlagUntilTimeout>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d03c      	beq.n	8006fee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	623b      	str	r3, [r7, #32]
   return(result);
 8006f82:	6a3b      	ldr	r3, [r7, #32]
 8006f84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f92:	633b      	str	r3, [r7, #48]	; 0x30
 8006f94:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f9a:	e841 2300 	strex	r3, r2, [r1]
 8006f9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d1e6      	bne.n	8006f74 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	3308      	adds	r3, #8
 8006fac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	e853 3f00 	ldrex	r3, [r3]
 8006fb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f023 0301 	bic.w	r3, r3, #1
 8006fbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3308      	adds	r3, #8
 8006fc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fc6:	61fa      	str	r2, [r7, #28]
 8006fc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fca:	69b9      	ldr	r1, [r7, #24]
 8006fcc:	69fa      	ldr	r2, [r7, #28]
 8006fce:	e841 2300 	strex	r3, r2, [r1]
 8006fd2:	617b      	str	r3, [r7, #20]
   return(result);
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1e5      	bne.n	8006fa6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2220      	movs	r2, #32
 8006fde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e012      	b.n	8007014 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3758      	adds	r7, #88	; 0x58
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	603b      	str	r3, [r7, #0]
 8007028:	4613      	mov	r3, r2
 800702a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800702c:	e04f      	b.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007034:	d04b      	beq.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007036:	f7fb f8b1 	bl	800219c <HAL_GetTick>
 800703a:	4602      	mov	r2, r0
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	429a      	cmp	r2, r3
 8007044:	d302      	bcc.n	800704c <UART_WaitOnFlagUntilTimeout+0x30>
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800704c:	2303      	movs	r3, #3
 800704e:	e04e      	b.n	80070ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0304 	and.w	r3, r3, #4
 800705a:	2b00      	cmp	r3, #0
 800705c:	d037      	beq.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	2b80      	cmp	r3, #128	; 0x80
 8007062:	d034      	beq.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	2b40      	cmp	r3, #64	; 0x40
 8007068:	d031      	beq.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	69db      	ldr	r3, [r3, #28]
 8007070:	f003 0308 	and.w	r3, r3, #8
 8007074:	2b08      	cmp	r3, #8
 8007076:	d110      	bne.n	800709a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2208      	movs	r2, #8
 800707e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 f95b 	bl	800733c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2208      	movs	r2, #8
 800708a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e029      	b.n	80070ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69db      	ldr	r3, [r3, #28]
 80070a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070a8:	d111      	bne.n	80070ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f000 f941 	bl	800733c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2220      	movs	r2, #32
 80070be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e00f      	b.n	80070ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69da      	ldr	r2, [r3, #28]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	4013      	ands	r3, r2
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	429a      	cmp	r2, r3
 80070dc:	bf0c      	ite	eq
 80070de:	2301      	moveq	r3, #1
 80070e0:	2300      	movne	r3, #0
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	461a      	mov	r2, r3
 80070e6:	79fb      	ldrb	r3, [r7, #7]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d0a0      	beq.n	800702e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b0a3      	sub	sp, #140	; 0x8c
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	4613      	mov	r3, r2
 8007104:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	88fa      	ldrh	r2, [r7, #6]
 8007110:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	88fa      	ldrh	r2, [r7, #6]
 8007118:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800712a:	d10e      	bne.n	800714a <UART_Start_Receive_IT+0x52>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d105      	bne.n	8007140 <UART_Start_Receive_IT+0x48>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f240 12ff 	movw	r2, #511	; 0x1ff
 800713a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800713e:	e02d      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	22ff      	movs	r2, #255	; 0xff
 8007144:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007148:	e028      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d10d      	bne.n	800716e <UART_Start_Receive_IT+0x76>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d104      	bne.n	8007164 <UART_Start_Receive_IT+0x6c>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	22ff      	movs	r2, #255	; 0xff
 800715e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007162:	e01b      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	227f      	movs	r2, #127	; 0x7f
 8007168:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800716c:	e016      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007176:	d10d      	bne.n	8007194 <UART_Start_Receive_IT+0x9c>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d104      	bne.n	800718a <UART_Start_Receive_IT+0x92>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	227f      	movs	r2, #127	; 0x7f
 8007184:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007188:	e008      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	223f      	movs	r2, #63	; 0x3f
 800718e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007192:	e003      	b.n	800719c <UART_Start_Receive_IT+0xa4>
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2222      	movs	r2, #34	; 0x22
 80071a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	3308      	adds	r3, #8
 80071b2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071b6:	e853 3f00 	ldrex	r3, [r3]
 80071ba:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80071bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071be:	f043 0301 	orr.w	r3, r3, #1
 80071c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	3308      	adds	r3, #8
 80071cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80071d0:	673a      	str	r2, [r7, #112]	; 0x70
 80071d2:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80071d6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80071de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e3      	bne.n	80071ac <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071ec:	d14f      	bne.n	800728e <UART_Start_Receive_IT+0x196>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80071f4:	88fa      	ldrh	r2, [r7, #6]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d349      	bcc.n	800728e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007202:	d107      	bne.n	8007214 <UART_Start_Receive_IT+0x11c>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d103      	bne.n	8007214 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	4a47      	ldr	r2, [pc, #284]	; (800732c <UART_Start_Receive_IT+0x234>)
 8007210:	675a      	str	r2, [r3, #116]	; 0x74
 8007212:	e002      	b.n	800721a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	4a46      	ldr	r2, [pc, #280]	; (8007330 <UART_Start_Receive_IT+0x238>)
 8007218:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d01a      	beq.n	8007258 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800722a:	e853 3f00 	ldrex	r3, [r3]
 800722e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007236:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007244:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007246:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800724a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007252:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e4      	bne.n	8007222 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007262:	e853 3f00 	ldrex	r3, [r3]
 8007266:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800726e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	3308      	adds	r3, #8
 8007276:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007278:	64ba      	str	r2, [r7, #72]	; 0x48
 800727a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800727e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007280:	e841 2300 	strex	r3, r2, [r1]
 8007284:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1e5      	bne.n	8007258 <UART_Start_Receive_IT+0x160>
 800728c:	e046      	b.n	800731c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007296:	d107      	bne.n	80072a8 <UART_Start_Receive_IT+0x1b0>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d103      	bne.n	80072a8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4a24      	ldr	r2, [pc, #144]	; (8007334 <UART_Start_Receive_IT+0x23c>)
 80072a4:	675a      	str	r2, [r3, #116]	; 0x74
 80072a6:	e002      	b.n	80072ae <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4a23      	ldr	r2, [pc, #140]	; (8007338 <UART_Start_Receive_IT+0x240>)
 80072ac:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d019      	beq.n	80072ea <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072be:	e853 3f00 	ldrex	r3, [r3]
 80072c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80072ca:	677b      	str	r3, [r7, #116]	; 0x74
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	461a      	mov	r2, r3
 80072d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072d4:	637b      	str	r3, [r7, #52]	; 0x34
 80072d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072dc:	e841 2300 	strex	r3, r2, [r1]
 80072e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80072e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e6      	bne.n	80072b6 <UART_Start_Receive_IT+0x1be>
 80072e8:	e018      	b.n	800731c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	e853 3f00 	ldrex	r3, [r3]
 80072f6:	613b      	str	r3, [r7, #16]
   return(result);
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	f043 0320 	orr.w	r3, r3, #32
 80072fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	461a      	mov	r2, r3
 8007306:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007308:	623b      	str	r3, [r7, #32]
 800730a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730c:	69f9      	ldr	r1, [r7, #28]
 800730e:	6a3a      	ldr	r2, [r7, #32]
 8007310:	e841 2300 	strex	r3, r2, [r1]
 8007314:	61bb      	str	r3, [r7, #24]
   return(result);
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1e6      	bne.n	80072ea <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	378c      	adds	r7, #140	; 0x8c
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	08007b6d 	.word	0x08007b6d
 8007330:	08007805 	.word	0x08007805
 8007334:	08007649 	.word	0x08007649
 8007338:	0800748d 	.word	0x0800748d

0800733c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800733c:	b480      	push	{r7}
 800733e:	b095      	sub	sp, #84	; 0x54
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800734c:	e853 3f00 	ldrex	r3, [r3]
 8007350:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007354:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007358:	64fb      	str	r3, [r7, #76]	; 0x4c
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007362:	643b      	str	r3, [r7, #64]	; 0x40
 8007364:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007368:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800736a:	e841 2300 	strex	r3, r2, [r1]
 800736e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1e6      	bne.n	8007344 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	3308      	adds	r3, #8
 800737c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	e853 3f00 	ldrex	r3, [r3]
 8007384:	61fb      	str	r3, [r7, #28]
   return(result);
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800738c:	f023 0301 	bic.w	r3, r3, #1
 8007390:	64bb      	str	r3, [r7, #72]	; 0x48
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3308      	adds	r3, #8
 8007398:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800739a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800739c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e3      	bne.n	8007376 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d118      	bne.n	80073e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f023 0310 	bic.w	r3, r3, #16
 80073ca:	647b      	str	r3, [r7, #68]	; 0x44
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073d4:	61bb      	str	r3, [r7, #24]
 80073d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	6979      	ldr	r1, [r7, #20]
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	613b      	str	r3, [r7, #16]
   return(result);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e6      	bne.n	80073b6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	675a      	str	r2, [r3, #116]	; 0x74
}
 80073fc:	bf00      	nop
 80073fe:	3754      	adds	r7, #84	; 0x54
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007414:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	f7ff f99a 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800742c:	bf00      	nop
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b088      	sub	sp, #32
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	60bb      	str	r3, [r7, #8]
   return(result);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007450:	61fb      	str	r3, [r7, #28]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	61bb      	str	r3, [r7, #24]
 800745c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745e:	6979      	ldr	r1, [r7, #20]
 8007460:	69ba      	ldr	r2, [r7, #24]
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	613b      	str	r3, [r7, #16]
   return(result);
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e6      	bne.n	800743c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2220      	movs	r2, #32
 8007472:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7ff f965 	bl	800674c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007482:	bf00      	nop
 8007484:	3720      	adds	r7, #32
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b09c      	sub	sp, #112	; 0x70
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800749a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074a4:	2b22      	cmp	r3, #34	; 0x22
 80074a6:	f040 80be 	bne.w	8007626 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80074b0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80074b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80074b8:	b2d9      	uxtb	r1, r3
 80074ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074c4:	400a      	ands	r2, r1
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074da:	b29b      	uxth	r3, r3
 80074dc:	3b01      	subs	r3, #1
 80074de:	b29a      	uxth	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f040 80a3 	bne.w	800763a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074fc:	e853 3f00 	ldrex	r3, [r3]
 8007500:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007504:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007508:	66bb      	str	r3, [r7, #104]	; 0x68
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	461a      	mov	r2, r3
 8007510:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007512:	65bb      	str	r3, [r7, #88]	; 0x58
 8007514:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007518:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800751a:	e841 2300 	strex	r3, r2, [r1]
 800751e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007520:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e6      	bne.n	80074f4 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3308      	adds	r3, #8
 800752c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	e853 3f00 	ldrex	r3, [r3]
 8007534:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007538:	f023 0301 	bic.w	r3, r3, #1
 800753c:	667b      	str	r3, [r7, #100]	; 0x64
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3308      	adds	r3, #8
 8007544:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007546:	647a      	str	r2, [r7, #68]	; 0x44
 8007548:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800754c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800754e:	e841 2300 	strex	r3, r2, [r1]
 8007552:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1e5      	bne.n	8007526 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2220      	movs	r2, #32
 800755e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a34      	ldr	r2, [pc, #208]	; (8007644 <UART_RxISR_8BIT+0x1b8>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d01f      	beq.n	80075b8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007582:	2b00      	cmp	r3, #0
 8007584:	d018      	beq.n	80075b8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	e853 3f00 	ldrex	r3, [r3]
 8007592:	623b      	str	r3, [r7, #32]
   return(result);
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800759a:	663b      	str	r3, [r7, #96]	; 0x60
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075a4:	633b      	str	r3, [r7, #48]	; 0x30
 80075a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075ac:	e841 2300 	strex	r3, r2, [r1]
 80075b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1e6      	bne.n	8007586 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d12e      	bne.n	800761e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	e853 3f00 	ldrex	r3, [r3]
 80075d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f023 0310 	bic.w	r3, r3, #16
 80075da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075e4:	61fb      	str	r3, [r7, #28]
 80075e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e8:	69b9      	ldr	r1, [r7, #24]
 80075ea:	69fa      	ldr	r2, [r7, #28]
 80075ec:	e841 2300 	strex	r3, r2, [r1]
 80075f0:	617b      	str	r3, [r7, #20]
   return(result);
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d1e6      	bne.n	80075c6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	f003 0310 	and.w	r3, r3, #16
 8007602:	2b10      	cmp	r3, #16
 8007604:	d103      	bne.n	800760e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2210      	movs	r2, #16
 800760c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007614:	4619      	mov	r1, r3
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7ff f8ac 	bl	8006774 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800761c:	e00d      	b.n	800763a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7f9 fd44 	bl	80010ac <HAL_UART_RxCpltCallback>
}
 8007624:	e009      	b.n	800763a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	8b1b      	ldrh	r3, [r3, #24]
 800762c:	b29a      	uxth	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f042 0208 	orr.w	r2, r2, #8
 8007636:	b292      	uxth	r2, r2
 8007638:	831a      	strh	r2, [r3, #24]
}
 800763a:	bf00      	nop
 800763c:	3770      	adds	r7, #112	; 0x70
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	40008000 	.word	0x40008000

08007648 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b09c      	sub	sp, #112	; 0x70
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007656:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007660:	2b22      	cmp	r3, #34	; 0x22
 8007662:	f040 80be 	bne.w	80077e2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800766c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007674:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007676:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800767a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800767e:	4013      	ands	r3, r2
 8007680:	b29a      	uxth	r2, r3
 8007682:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007684:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800768a:	1c9a      	adds	r2, r3, #2
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007696:	b29b      	uxth	r3, r3
 8007698:	3b01      	subs	r3, #1
 800769a:	b29a      	uxth	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f040 80a3 	bne.w	80077f6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076b8:	e853 3f00 	ldrex	r3, [r3]
 80076bc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80076be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076c4:	667b      	str	r3, [r7, #100]	; 0x64
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	461a      	mov	r2, r3
 80076cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076ce:	657b      	str	r3, [r7, #84]	; 0x54
 80076d0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80076d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80076d6:	e841 2300 	strex	r3, r2, [r1]
 80076da:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1e6      	bne.n	80076b0 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80076f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f4:	f023 0301 	bic.w	r3, r3, #1
 80076f8:	663b      	str	r3, [r7, #96]	; 0x60
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3308      	adds	r3, #8
 8007700:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007702:	643a      	str	r2, [r7, #64]	; 0x40
 8007704:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007708:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e5      	bne.n	80076e2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2220      	movs	r2, #32
 800771a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a34      	ldr	r2, [pc, #208]	; (8007800 <UART_RxISR_16BIT+0x1b8>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d01f      	beq.n	8007774 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d018      	beq.n	8007774 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007748:	6a3b      	ldr	r3, [r7, #32]
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007756:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	461a      	mov	r2, r3
 800775e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007762:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007766:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007768:	e841 2300 	strex	r3, r2, [r1]
 800776c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800776e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1e6      	bne.n	8007742 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007778:	2b01      	cmp	r3, #1
 800777a:	d12e      	bne.n	80077da <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	e853 3f00 	ldrex	r3, [r3]
 800778e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	f023 0310 	bic.w	r3, r3, #16
 8007796:	65bb      	str	r3, [r7, #88]	; 0x58
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	461a      	mov	r2, r3
 800779e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077a0:	61bb      	str	r3, [r7, #24]
 80077a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a4:	6979      	ldr	r1, [r7, #20]
 80077a6:	69ba      	ldr	r2, [r7, #24]
 80077a8:	e841 2300 	strex	r3, r2, [r1]
 80077ac:	613b      	str	r3, [r7, #16]
   return(result);
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d1e6      	bne.n	8007782 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	f003 0310 	and.w	r3, r3, #16
 80077be:	2b10      	cmp	r3, #16
 80077c0:	d103      	bne.n	80077ca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2210      	movs	r2, #16
 80077c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80077d0:	4619      	mov	r1, r3
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7fe ffce 	bl	8006774 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077d8:	e00d      	b.n	80077f6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7f9 fc66 	bl	80010ac <HAL_UART_RxCpltCallback>
}
 80077e0:	e009      	b.n	80077f6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	8b1b      	ldrh	r3, [r3, #24]
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f042 0208 	orr.w	r2, r2, #8
 80077f2:	b292      	uxth	r2, r2
 80077f4:	831a      	strh	r2, [r3, #24]
}
 80077f6:	bf00      	nop
 80077f8:	3770      	adds	r7, #112	; 0x70
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	40008000 	.word	0x40008000

08007804 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b0ac      	sub	sp, #176	; 0xb0
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007812:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	69db      	ldr	r3, [r3, #28]
 800781c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800783a:	2b22      	cmp	r3, #34	; 0x22
 800783c:	f040 8183 	bne.w	8007b46 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007846:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800784a:	e126      	b.n	8007a9a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007852:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007856:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800785a:	b2d9      	uxtb	r1, r3
 800785c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007860:	b2da      	uxtb	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007866:	400a      	ands	r2, r1
 8007868:	b2d2      	uxtb	r2, r2
 800786a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800787c:	b29b      	uxth	r3, r3
 800787e:	3b01      	subs	r3, #1
 8007880:	b29a      	uxth	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	69db      	ldr	r3, [r3, #28]
 800788e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	2b00      	cmp	r3, #0
 800789c:	d053      	beq.n	8007946 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800789e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d011      	beq.n	80078ce <UART_RxISR_8BIT_FIFOEN+0xca>
 80078aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80078ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00b      	beq.n	80078ce <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2201      	movs	r2, #1
 80078bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078c4:	f043 0201 	orr.w	r2, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80078d2:	f003 0302 	and.w	r3, r3, #2
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d011      	beq.n	80078fe <UART_RxISR_8BIT_FIFOEN+0xfa>
 80078da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00b      	beq.n	80078fe <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2202      	movs	r2, #2
 80078ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078f4:	f043 0204 	orr.w	r2, r3, #4
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d011      	beq.n	800792e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800790a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00b      	beq.n	800792e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2204      	movs	r2, #4
 800791c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007924:	f043 0202 	orr.w	r2, r3, #2
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007934:	2b00      	cmp	r3, #0
 8007936:	d006      	beq.n	8007946 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f7fe ff11 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	f040 80a3 	bne.w	8007a9a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800795c:	e853 3f00 	ldrex	r3, [r3]
 8007960:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8007962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007976:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007978:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800797c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8007984:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e4      	bne.n	8007954 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3308      	adds	r3, #8
 8007990:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800799a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800799c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079a0:	f023 0301 	bic.w	r3, r3, #1
 80079a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	3308      	adds	r3, #8
 80079ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079b2:	66ba      	str	r2, [r7, #104]	; 0x68
 80079b4:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80079b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80079c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e1      	bne.n	800798a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2220      	movs	r2, #32
 80079ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a61      	ldr	r2, [pc, #388]	; (8007b64 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d021      	beq.n	8007a28 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d01a      	beq.n	8007a28 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079fa:	e853 3f00 	ldrex	r3, [r3]
 80079fe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007a00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a02:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007a06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	461a      	mov	r2, r3
 8007a10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007a14:	657b      	str	r3, [r7, #84]	; 0x54
 8007a16:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a18:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007a1a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a1c:	e841 2300 	strex	r3, r2, [r1]
 8007a20:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1e4      	bne.n	80079f2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d130      	bne.n	8007a92 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a3e:	e853 3f00 	ldrex	r3, [r3]
 8007a42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a46:	f023 0310 	bic.w	r3, r3, #16
 8007a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	461a      	mov	r2, r3
 8007a54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a58:	643b      	str	r3, [r7, #64]	; 0x40
 8007a5a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e4      	bne.n	8007a36 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	f003 0310 	and.w	r3, r3, #16
 8007a76:	2b10      	cmp	r3, #16
 8007a78:	d103      	bne.n	8007a82 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2210      	movs	r2, #16
 8007a80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a88:	4619      	mov	r1, r3
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7fe fe72 	bl	8006774 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007a90:	e00e      	b.n	8007ab0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7f9 fb0a 	bl	80010ac <HAL_UART_RxCpltCallback>
        break;
 8007a98:	e00a      	b.n	8007ab0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a9a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d006      	beq.n	8007ab0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007aa6:	f003 0320 	and.w	r3, r3, #32
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f47f aece 	bne.w	800784c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007ab6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007aba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d04b      	beq.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x356>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007ac8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d244      	bcs.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad8:	6a3b      	ldr	r3, [r7, #32]
 8007ada:	e853 3f00 	ldrex	r3, [r3]
 8007ade:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ae6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3308      	adds	r3, #8
 8007af0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007af4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007af6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007afa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e3      	bne.n	8007ad0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a17      	ldr	r2, [pc, #92]	; (8007b68 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8007b0c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	e853 3f00 	ldrex	r3, [r3]
 8007b1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f043 0320 	orr.w	r3, r3, #32
 8007b22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007b30:	61bb      	str	r3, [r7, #24]
 8007b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b34:	6979      	ldr	r1, [r7, #20]
 8007b36:	69ba      	ldr	r2, [r7, #24]
 8007b38:	e841 2300 	strex	r3, r2, [r1]
 8007b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e4      	bne.n	8007b0e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b44:	e009      	b.n	8007b5a <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	8b1b      	ldrh	r3, [r3, #24]
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f042 0208 	orr.w	r2, r2, #8
 8007b56:	b292      	uxth	r2, r2
 8007b58:	831a      	strh	r2, [r3, #24]
}
 8007b5a:	bf00      	nop
 8007b5c:	37b0      	adds	r7, #176	; 0xb0
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	40008000 	.word	0x40008000
 8007b68:	0800748d 	.word	0x0800748d

08007b6c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b0ae      	sub	sp, #184	; 0xb8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007b7a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ba2:	2b22      	cmp	r3, #34	; 0x22
 8007ba4:	f040 8187 	bne.w	8007eb6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007bae:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bb2:	e12a      	b.n	8007e0a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007bba:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007bc6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8007bca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8007bce:	4013      	ands	r3, r2
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007bd6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bdc:	1c9a      	adds	r2, r3, #2
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007bfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007c02:	f003 0307 	and.w	r3, r3, #7
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d053      	beq.n	8007cb2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d011      	beq.n	8007c3a <UART_RxISR_16BIT_FIFOEN+0xce>
 8007c16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00b      	beq.n	8007c3a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2201      	movs	r2, #1
 8007c28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c30:	f043 0201 	orr.w	r2, r3, #1
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d011      	beq.n	8007c6a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007c46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00b      	beq.n	8007c6a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2202      	movs	r2, #2
 8007c58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c60:	f043 0204 	orr.w	r2, r3, #4
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007c6e:	f003 0304 	and.w	r3, r3, #4
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d011      	beq.n	8007c9a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00b      	beq.n	8007c9a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2204      	movs	r2, #4
 8007c88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c90:	f043 0202 	orr.w	r2, r3, #2
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d006      	beq.n	8007cb2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f7fe fd5b 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f040 80a5 	bne.w	8007e0a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ce2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ce6:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007cea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007cee:	e841 2300 	strex	r3, r2, [r1]
 8007cf2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1e2      	bne.n	8007cc0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	3308      	adds	r3, #8
 8007d00:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d04:	e853 3f00 	ldrex	r3, [r3]
 8007d08:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d10:	f023 0301 	bic.w	r3, r3, #1
 8007d14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	3308      	adds	r3, #8
 8007d1e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007d22:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d24:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d26:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d28:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d2a:	e841 2300 	strex	r3, r2, [r1]
 8007d2e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1e1      	bne.n	8007cfa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a61      	ldr	r2, [pc, #388]	; (8007ed4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d021      	beq.n	8007d98 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d01a      	beq.n	8007d98 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d72:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007d76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007d84:	65bb      	str	r3, [r7, #88]	; 0x58
 8007d86:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d88:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d8a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d8c:	e841 2300 	strex	r3, r2, [r1]
 8007d90:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d1e4      	bne.n	8007d62 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d130      	bne.n	8007e02 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dae:	e853 3f00 	ldrex	r3, [r3]
 8007db2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007db4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007db6:	f023 0310 	bic.w	r3, r3, #16
 8007dba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007dc8:	647b      	str	r3, [r7, #68]	; 0x44
 8007dca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dcc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dd0:	e841 2300 	strex	r3, r2, [r1]
 8007dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1e4      	bne.n	8007da6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	69db      	ldr	r3, [r3, #28]
 8007de2:	f003 0310 	and.w	r3, r3, #16
 8007de6:	2b10      	cmp	r3, #16
 8007de8:	d103      	bne.n	8007df2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2210      	movs	r2, #16
 8007df0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007df8:	4619      	mov	r1, r3
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f7fe fcba 	bl	8006774 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007e00:	e00e      	b.n	8007e20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f7f9 f952 	bl	80010ac <HAL_UART_RxCpltCallback>
        break;
 8007e08:	e00a      	b.n	8007e20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e0a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d006      	beq.n	8007e20 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007e12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	f47f aeca 	bne.w	8007bb4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e26:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e2a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d04b      	beq.n	8007eca <UART_RxISR_16BIT_FIFOEN+0x35e>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e38:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d244      	bcs.n	8007eca <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e4a:	e853 3f00 	ldrex	r3, [r3]
 8007e4e:	623b      	str	r3, [r7, #32]
   return(result);
 8007e50:	6a3b      	ldr	r3, [r7, #32]
 8007e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3308      	adds	r3, #8
 8007e60:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007e64:	633a      	str	r2, [r7, #48]	; 0x30
 8007e66:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e68:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e6c:	e841 2300 	strex	r3, r2, [r1]
 8007e70:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1e3      	bne.n	8007e40 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	4a17      	ldr	r2, [pc, #92]	; (8007ed8 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8007e7c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	e853 3f00 	ldrex	r3, [r3]
 8007e8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f043 0320 	orr.w	r3, r3, #32
 8007e92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007ea0:	61fb      	str	r3, [r7, #28]
 8007ea2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea4:	69b9      	ldr	r1, [r7, #24]
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	e841 2300 	strex	r3, r2, [r1]
 8007eac:	617b      	str	r3, [r7, #20]
   return(result);
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1e4      	bne.n	8007e7e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007eb4:	e009      	b.n	8007eca <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	8b1b      	ldrh	r3, [r3, #24]
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f042 0208 	orr.w	r2, r2, #8
 8007ec6:	b292      	uxth	r2, r2
 8007ec8:	831a      	strh	r2, [r3, #24]
}
 8007eca:	bf00      	nop
 8007ecc:	37b8      	adds	r7, #184	; 0xb8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	40008000 	.word	0x40008000
 8007ed8:	08007649 	.word	0x08007649

08007edc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007ef8:	bf00      	nop
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f0c:	bf00      	nop
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d101      	bne.n	8007f2e <HAL_UARTEx_DisableFifoMode+0x16>
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	e027      	b.n	8007f7e <HAL_UARTEx_DisableFifoMode+0x66>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2224      	movs	r2, #36	; 0x24
 8007f3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f022 0201 	bic.w	r2, r2, #1
 8007f54:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007f5c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	68fa      	ldr	r2, [r7, #12]
 8007f6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3714      	adds	r7, #20
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr

08007f8a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b084      	sub	sp, #16
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d101      	bne.n	8007fa2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	e02d      	b.n	8007ffe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2224      	movs	r2, #36	; 0x24
 8007fae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f022 0201 	bic.w	r2, r2, #1
 8007fc8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	683a      	ldr	r2, [r7, #0]
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f850 	bl	8008084 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2220      	movs	r2, #32
 8007ff0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b084      	sub	sp, #16
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
 800800e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008016:	2b01      	cmp	r3, #1
 8008018:	d101      	bne.n	800801e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800801a:	2302      	movs	r3, #2
 800801c:	e02d      	b.n	800807a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2224      	movs	r2, #36	; 0x24
 800802a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f022 0201 	bic.w	r2, r2, #1
 8008044:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	683a      	ldr	r2, [r7, #0]
 8008056:	430a      	orrs	r2, r1
 8008058:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f812 	bl	8008084 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008090:	2b00      	cmp	r3, #0
 8008092:	d108      	bne.n	80080a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80080a4:	e031      	b.n	800810a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80080a6:	2308      	movs	r3, #8
 80080a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80080aa:	2308      	movs	r3, #8
 80080ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	0e5b      	lsrs	r3, r3, #25
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	f003 0307 	and.w	r3, r3, #7
 80080bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	0f5b      	lsrs	r3, r3, #29
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	f003 0307 	and.w	r3, r3, #7
 80080cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080ce:	7bbb      	ldrb	r3, [r7, #14]
 80080d0:	7b3a      	ldrb	r2, [r7, #12]
 80080d2:	4911      	ldr	r1, [pc, #68]	; (8008118 <UARTEx_SetNbDataToProcess+0x94>)
 80080d4:	5c8a      	ldrb	r2, [r1, r2]
 80080d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80080da:	7b3a      	ldrb	r2, [r7, #12]
 80080dc:	490f      	ldr	r1, [pc, #60]	; (800811c <UARTEx_SetNbDataToProcess+0x98>)
 80080de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
 80080ee:	7b7a      	ldrb	r2, [r7, #13]
 80080f0:	4909      	ldr	r1, [pc, #36]	; (8008118 <UARTEx_SetNbDataToProcess+0x94>)
 80080f2:	5c8a      	ldrb	r2, [r1, r2]
 80080f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80080f8:	7b7a      	ldrb	r2, [r7, #13]
 80080fa:	4908      	ldr	r1, [pc, #32]	; (800811c <UARTEx_SetNbDataToProcess+0x98>)
 80080fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8008102:	b29a      	uxth	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800810a:	bf00      	nop
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	0800b1ac 	.word	0x0800b1ac
 800811c:	0800b1b4 	.word	0x0800b1b4

08008120 <arm_sin_f32>:
 8008120:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80081a0 <arm_sin_f32+0x80>
 8008124:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008128:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800812c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008130:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008134:	d504      	bpl.n	8008140 <arm_sin_f32+0x20>
 8008136:	ee17 3a90 	vmov	r3, s15
 800813a:	3b01      	subs	r3, #1
 800813c:	ee07 3a90 	vmov	s15, r3
 8008140:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008144:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80081a4 <arm_sin_f32+0x84>
 8008148:	ee30 0a67 	vsub.f32	s0, s0, s15
 800814c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008150:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8008154:	ee17 3a90 	vmov	r3, s15
 8008158:	b29b      	uxth	r3, r3
 800815a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800815e:	d21a      	bcs.n	8008196 <arm_sin_f32+0x76>
 8008160:	ee07 3a90 	vmov	s15, r3
 8008164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008168:	1c59      	adds	r1, r3, #1
 800816a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800816e:	4a0e      	ldr	r2, [pc, #56]	; (80081a8 <arm_sin_f32+0x88>)
 8008170:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008174:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008178:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800817c:	ed93 7a00 	vldr	s14, [r3]
 8008180:	edd2 6a00 	vldr	s13, [r2]
 8008184:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008188:	ee20 0a26 	vmul.f32	s0, s0, s13
 800818c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008190:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008194:	4770      	bx	lr
 8008196:	ee30 0a47 	vsub.f32	s0, s0, s14
 800819a:	2101      	movs	r1, #1
 800819c:	2300      	movs	r3, #0
 800819e:	e7e6      	b.n	800816e <arm_sin_f32+0x4e>
 80081a0:	3e22f983 	.word	0x3e22f983
 80081a4:	44000000 	.word	0x44000000
 80081a8:	0800b1bc 	.word	0x0800b1bc

080081ac <srand>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4b10      	ldr	r3, [pc, #64]	; (80081f0 <srand+0x44>)
 80081b0:	681d      	ldr	r5, [r3, #0]
 80081b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80081b4:	4604      	mov	r4, r0
 80081b6:	b9b3      	cbnz	r3, 80081e6 <srand+0x3a>
 80081b8:	2018      	movs	r0, #24
 80081ba:	f001 fd3f 	bl	8009c3c <malloc>
 80081be:	4602      	mov	r2, r0
 80081c0:	6328      	str	r0, [r5, #48]	; 0x30
 80081c2:	b920      	cbnz	r0, 80081ce <srand+0x22>
 80081c4:	4b0b      	ldr	r3, [pc, #44]	; (80081f4 <srand+0x48>)
 80081c6:	480c      	ldr	r0, [pc, #48]	; (80081f8 <srand+0x4c>)
 80081c8:	2146      	movs	r1, #70	; 0x46
 80081ca:	f000 fe53 	bl	8008e74 <__assert_func>
 80081ce:	490b      	ldr	r1, [pc, #44]	; (80081fc <srand+0x50>)
 80081d0:	4b0b      	ldr	r3, [pc, #44]	; (8008200 <srand+0x54>)
 80081d2:	e9c0 1300 	strd	r1, r3, [r0]
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <srand+0x58>)
 80081d8:	6083      	str	r3, [r0, #8]
 80081da:	230b      	movs	r3, #11
 80081dc:	8183      	strh	r3, [r0, #12]
 80081de:	2100      	movs	r1, #0
 80081e0:	2001      	movs	r0, #1
 80081e2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80081e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80081e8:	2200      	movs	r2, #0
 80081ea:	611c      	str	r4, [r3, #16]
 80081ec:	615a      	str	r2, [r3, #20]
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	20000068 	.word	0x20000068
 80081f4:	0800b9c0 	.word	0x0800b9c0
 80081f8:	0800b9d7 	.word	0x0800b9d7
 80081fc:	abcd330e 	.word	0xabcd330e
 8008200:	e66d1234 	.word	0xe66d1234
 8008204:	0005deec 	.word	0x0005deec

08008208 <rand>:
 8008208:	4b16      	ldr	r3, [pc, #88]	; (8008264 <rand+0x5c>)
 800820a:	b510      	push	{r4, lr}
 800820c:	681c      	ldr	r4, [r3, #0]
 800820e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008210:	b9b3      	cbnz	r3, 8008240 <rand+0x38>
 8008212:	2018      	movs	r0, #24
 8008214:	f001 fd12 	bl	8009c3c <malloc>
 8008218:	4602      	mov	r2, r0
 800821a:	6320      	str	r0, [r4, #48]	; 0x30
 800821c:	b920      	cbnz	r0, 8008228 <rand+0x20>
 800821e:	4b12      	ldr	r3, [pc, #72]	; (8008268 <rand+0x60>)
 8008220:	4812      	ldr	r0, [pc, #72]	; (800826c <rand+0x64>)
 8008222:	2152      	movs	r1, #82	; 0x52
 8008224:	f000 fe26 	bl	8008e74 <__assert_func>
 8008228:	4911      	ldr	r1, [pc, #68]	; (8008270 <rand+0x68>)
 800822a:	4b12      	ldr	r3, [pc, #72]	; (8008274 <rand+0x6c>)
 800822c:	e9c0 1300 	strd	r1, r3, [r0]
 8008230:	4b11      	ldr	r3, [pc, #68]	; (8008278 <rand+0x70>)
 8008232:	6083      	str	r3, [r0, #8]
 8008234:	230b      	movs	r3, #11
 8008236:	8183      	strh	r3, [r0, #12]
 8008238:	2100      	movs	r1, #0
 800823a:	2001      	movs	r0, #1
 800823c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008240:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008242:	480e      	ldr	r0, [pc, #56]	; (800827c <rand+0x74>)
 8008244:	690b      	ldr	r3, [r1, #16]
 8008246:	694c      	ldr	r4, [r1, #20]
 8008248:	4a0d      	ldr	r2, [pc, #52]	; (8008280 <rand+0x78>)
 800824a:	4358      	muls	r0, r3
 800824c:	fb02 0004 	mla	r0, r2, r4, r0
 8008250:	fba3 3202 	umull	r3, r2, r3, r2
 8008254:	3301      	adds	r3, #1
 8008256:	eb40 0002 	adc.w	r0, r0, r2
 800825a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800825e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008262:	bd10      	pop	{r4, pc}
 8008264:	20000068 	.word	0x20000068
 8008268:	0800b9c0 	.word	0x0800b9c0
 800826c:	0800b9d7 	.word	0x0800b9d7
 8008270:	abcd330e 	.word	0xabcd330e
 8008274:	e66d1234 	.word	0xe66d1234
 8008278:	0005deec 	.word	0x0005deec
 800827c:	5851f42d 	.word	0x5851f42d
 8008280:	4c957f2d 	.word	0x4c957f2d

08008284 <__cvt>:
 8008284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	ec55 4b10 	vmov	r4, r5, d0
 800828c:	2d00      	cmp	r5, #0
 800828e:	460e      	mov	r6, r1
 8008290:	4619      	mov	r1, r3
 8008292:	462b      	mov	r3, r5
 8008294:	bfbb      	ittet	lt
 8008296:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800829a:	461d      	movlt	r5, r3
 800829c:	2300      	movge	r3, #0
 800829e:	232d      	movlt	r3, #45	; 0x2d
 80082a0:	700b      	strb	r3, [r1, #0]
 80082a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80082a8:	4691      	mov	r9, r2
 80082aa:	f023 0820 	bic.w	r8, r3, #32
 80082ae:	bfbc      	itt	lt
 80082b0:	4622      	movlt	r2, r4
 80082b2:	4614      	movlt	r4, r2
 80082b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082b8:	d005      	beq.n	80082c6 <__cvt+0x42>
 80082ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80082be:	d100      	bne.n	80082c2 <__cvt+0x3e>
 80082c0:	3601      	adds	r6, #1
 80082c2:	2102      	movs	r1, #2
 80082c4:	e000      	b.n	80082c8 <__cvt+0x44>
 80082c6:	2103      	movs	r1, #3
 80082c8:	ab03      	add	r3, sp, #12
 80082ca:	9301      	str	r3, [sp, #4]
 80082cc:	ab02      	add	r3, sp, #8
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	ec45 4b10 	vmov	d0, r4, r5
 80082d4:	4653      	mov	r3, sl
 80082d6:	4632      	mov	r2, r6
 80082d8:	f000 fe72 	bl	8008fc0 <_dtoa_r>
 80082dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80082e0:	4607      	mov	r7, r0
 80082e2:	d102      	bne.n	80082ea <__cvt+0x66>
 80082e4:	f019 0f01 	tst.w	r9, #1
 80082e8:	d022      	beq.n	8008330 <__cvt+0xac>
 80082ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082ee:	eb07 0906 	add.w	r9, r7, r6
 80082f2:	d110      	bne.n	8008316 <__cvt+0x92>
 80082f4:	783b      	ldrb	r3, [r7, #0]
 80082f6:	2b30      	cmp	r3, #48	; 0x30
 80082f8:	d10a      	bne.n	8008310 <__cvt+0x8c>
 80082fa:	2200      	movs	r2, #0
 80082fc:	2300      	movs	r3, #0
 80082fe:	4620      	mov	r0, r4
 8008300:	4629      	mov	r1, r5
 8008302:	f7f8 fc09 	bl	8000b18 <__aeabi_dcmpeq>
 8008306:	b918      	cbnz	r0, 8008310 <__cvt+0x8c>
 8008308:	f1c6 0601 	rsb	r6, r6, #1
 800830c:	f8ca 6000 	str.w	r6, [sl]
 8008310:	f8da 3000 	ldr.w	r3, [sl]
 8008314:	4499      	add	r9, r3
 8008316:	2200      	movs	r2, #0
 8008318:	2300      	movs	r3, #0
 800831a:	4620      	mov	r0, r4
 800831c:	4629      	mov	r1, r5
 800831e:	f7f8 fbfb 	bl	8000b18 <__aeabi_dcmpeq>
 8008322:	b108      	cbz	r0, 8008328 <__cvt+0xa4>
 8008324:	f8cd 900c 	str.w	r9, [sp, #12]
 8008328:	2230      	movs	r2, #48	; 0x30
 800832a:	9b03      	ldr	r3, [sp, #12]
 800832c:	454b      	cmp	r3, r9
 800832e:	d307      	bcc.n	8008340 <__cvt+0xbc>
 8008330:	9b03      	ldr	r3, [sp, #12]
 8008332:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008334:	1bdb      	subs	r3, r3, r7
 8008336:	4638      	mov	r0, r7
 8008338:	6013      	str	r3, [r2, #0]
 800833a:	b004      	add	sp, #16
 800833c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008340:	1c59      	adds	r1, r3, #1
 8008342:	9103      	str	r1, [sp, #12]
 8008344:	701a      	strb	r2, [r3, #0]
 8008346:	e7f0      	b.n	800832a <__cvt+0xa6>

08008348 <__exponent>:
 8008348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800834a:	4603      	mov	r3, r0
 800834c:	2900      	cmp	r1, #0
 800834e:	bfb8      	it	lt
 8008350:	4249      	neglt	r1, r1
 8008352:	f803 2b02 	strb.w	r2, [r3], #2
 8008356:	bfb4      	ite	lt
 8008358:	222d      	movlt	r2, #45	; 0x2d
 800835a:	222b      	movge	r2, #43	; 0x2b
 800835c:	2909      	cmp	r1, #9
 800835e:	7042      	strb	r2, [r0, #1]
 8008360:	dd2a      	ble.n	80083b8 <__exponent+0x70>
 8008362:	f10d 0207 	add.w	r2, sp, #7
 8008366:	4617      	mov	r7, r2
 8008368:	260a      	movs	r6, #10
 800836a:	4694      	mov	ip, r2
 800836c:	fb91 f5f6 	sdiv	r5, r1, r6
 8008370:	fb06 1415 	mls	r4, r6, r5, r1
 8008374:	3430      	adds	r4, #48	; 0x30
 8008376:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800837a:	460c      	mov	r4, r1
 800837c:	2c63      	cmp	r4, #99	; 0x63
 800837e:	f102 32ff 	add.w	r2, r2, #4294967295
 8008382:	4629      	mov	r1, r5
 8008384:	dcf1      	bgt.n	800836a <__exponent+0x22>
 8008386:	3130      	adds	r1, #48	; 0x30
 8008388:	f1ac 0402 	sub.w	r4, ip, #2
 800838c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008390:	1c41      	adds	r1, r0, #1
 8008392:	4622      	mov	r2, r4
 8008394:	42ba      	cmp	r2, r7
 8008396:	d30a      	bcc.n	80083ae <__exponent+0x66>
 8008398:	f10d 0209 	add.w	r2, sp, #9
 800839c:	eba2 020c 	sub.w	r2, r2, ip
 80083a0:	42bc      	cmp	r4, r7
 80083a2:	bf88      	it	hi
 80083a4:	2200      	movhi	r2, #0
 80083a6:	4413      	add	r3, r2
 80083a8:	1a18      	subs	r0, r3, r0
 80083aa:	b003      	add	sp, #12
 80083ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ae:	f812 5b01 	ldrb.w	r5, [r2], #1
 80083b2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80083b6:	e7ed      	b.n	8008394 <__exponent+0x4c>
 80083b8:	2330      	movs	r3, #48	; 0x30
 80083ba:	3130      	adds	r1, #48	; 0x30
 80083bc:	7083      	strb	r3, [r0, #2]
 80083be:	70c1      	strb	r1, [r0, #3]
 80083c0:	1d03      	adds	r3, r0, #4
 80083c2:	e7f1      	b.n	80083a8 <__exponent+0x60>

080083c4 <_printf_float>:
 80083c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c8:	ed2d 8b02 	vpush	{d8}
 80083cc:	b08d      	sub	sp, #52	; 0x34
 80083ce:	460c      	mov	r4, r1
 80083d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80083d4:	4616      	mov	r6, r2
 80083d6:	461f      	mov	r7, r3
 80083d8:	4605      	mov	r5, r0
 80083da:	f000 fcd5 	bl	8008d88 <_localeconv_r>
 80083de:	f8d0 a000 	ldr.w	sl, [r0]
 80083e2:	4650      	mov	r0, sl
 80083e4:	f7f7 ff6c 	bl	80002c0 <strlen>
 80083e8:	2300      	movs	r3, #0
 80083ea:	930a      	str	r3, [sp, #40]	; 0x28
 80083ec:	6823      	ldr	r3, [r4, #0]
 80083ee:	9305      	str	r3, [sp, #20]
 80083f0:	f8d8 3000 	ldr.w	r3, [r8]
 80083f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80083f8:	3307      	adds	r3, #7
 80083fa:	f023 0307 	bic.w	r3, r3, #7
 80083fe:	f103 0208 	add.w	r2, r3, #8
 8008402:	f8c8 2000 	str.w	r2, [r8]
 8008406:	e9d3 8900 	ldrd	r8, r9, [r3]
 800840a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800840e:	9307      	str	r3, [sp, #28]
 8008410:	f8cd 8018 	str.w	r8, [sp, #24]
 8008414:	ee08 0a10 	vmov	s16, r0
 8008418:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800841c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008420:	4b9e      	ldr	r3, [pc, #632]	; (800869c <_printf_float+0x2d8>)
 8008422:	f04f 32ff 	mov.w	r2, #4294967295
 8008426:	f7f8 fba9 	bl	8000b7c <__aeabi_dcmpun>
 800842a:	bb88      	cbnz	r0, 8008490 <_printf_float+0xcc>
 800842c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008430:	4b9a      	ldr	r3, [pc, #616]	; (800869c <_printf_float+0x2d8>)
 8008432:	f04f 32ff 	mov.w	r2, #4294967295
 8008436:	f7f8 fb83 	bl	8000b40 <__aeabi_dcmple>
 800843a:	bb48      	cbnz	r0, 8008490 <_printf_float+0xcc>
 800843c:	2200      	movs	r2, #0
 800843e:	2300      	movs	r3, #0
 8008440:	4640      	mov	r0, r8
 8008442:	4649      	mov	r1, r9
 8008444:	f7f8 fb72 	bl	8000b2c <__aeabi_dcmplt>
 8008448:	b110      	cbz	r0, 8008450 <_printf_float+0x8c>
 800844a:	232d      	movs	r3, #45	; 0x2d
 800844c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008450:	4a93      	ldr	r2, [pc, #588]	; (80086a0 <_printf_float+0x2dc>)
 8008452:	4b94      	ldr	r3, [pc, #592]	; (80086a4 <_printf_float+0x2e0>)
 8008454:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008458:	bf94      	ite	ls
 800845a:	4690      	movls	r8, r2
 800845c:	4698      	movhi	r8, r3
 800845e:	2303      	movs	r3, #3
 8008460:	6123      	str	r3, [r4, #16]
 8008462:	9b05      	ldr	r3, [sp, #20]
 8008464:	f023 0304 	bic.w	r3, r3, #4
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	f04f 0900 	mov.w	r9, #0
 800846e:	9700      	str	r7, [sp, #0]
 8008470:	4633      	mov	r3, r6
 8008472:	aa0b      	add	r2, sp, #44	; 0x2c
 8008474:	4621      	mov	r1, r4
 8008476:	4628      	mov	r0, r5
 8008478:	f000 f9da 	bl	8008830 <_printf_common>
 800847c:	3001      	adds	r0, #1
 800847e:	f040 8090 	bne.w	80085a2 <_printf_float+0x1de>
 8008482:	f04f 30ff 	mov.w	r0, #4294967295
 8008486:	b00d      	add	sp, #52	; 0x34
 8008488:	ecbd 8b02 	vpop	{d8}
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	4642      	mov	r2, r8
 8008492:	464b      	mov	r3, r9
 8008494:	4640      	mov	r0, r8
 8008496:	4649      	mov	r1, r9
 8008498:	f7f8 fb70 	bl	8000b7c <__aeabi_dcmpun>
 800849c:	b140      	cbz	r0, 80084b0 <_printf_float+0xec>
 800849e:	464b      	mov	r3, r9
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	bfbc      	itt	lt
 80084a4:	232d      	movlt	r3, #45	; 0x2d
 80084a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80084aa:	4a7f      	ldr	r2, [pc, #508]	; (80086a8 <_printf_float+0x2e4>)
 80084ac:	4b7f      	ldr	r3, [pc, #508]	; (80086ac <_printf_float+0x2e8>)
 80084ae:	e7d1      	b.n	8008454 <_printf_float+0x90>
 80084b0:	6863      	ldr	r3, [r4, #4]
 80084b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80084b6:	9206      	str	r2, [sp, #24]
 80084b8:	1c5a      	adds	r2, r3, #1
 80084ba:	d13f      	bne.n	800853c <_printf_float+0x178>
 80084bc:	2306      	movs	r3, #6
 80084be:	6063      	str	r3, [r4, #4]
 80084c0:	9b05      	ldr	r3, [sp, #20]
 80084c2:	6861      	ldr	r1, [r4, #4]
 80084c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80084c8:	2300      	movs	r3, #0
 80084ca:	9303      	str	r3, [sp, #12]
 80084cc:	ab0a      	add	r3, sp, #40	; 0x28
 80084ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80084d2:	ab09      	add	r3, sp, #36	; 0x24
 80084d4:	ec49 8b10 	vmov	d0, r8, r9
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	6022      	str	r2, [r4, #0]
 80084dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80084e0:	4628      	mov	r0, r5
 80084e2:	f7ff fecf 	bl	8008284 <__cvt>
 80084e6:	9b06      	ldr	r3, [sp, #24]
 80084e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084ea:	2b47      	cmp	r3, #71	; 0x47
 80084ec:	4680      	mov	r8, r0
 80084ee:	d108      	bne.n	8008502 <_printf_float+0x13e>
 80084f0:	1cc8      	adds	r0, r1, #3
 80084f2:	db02      	blt.n	80084fa <_printf_float+0x136>
 80084f4:	6863      	ldr	r3, [r4, #4]
 80084f6:	4299      	cmp	r1, r3
 80084f8:	dd41      	ble.n	800857e <_printf_float+0x1ba>
 80084fa:	f1ab 0302 	sub.w	r3, fp, #2
 80084fe:	fa5f fb83 	uxtb.w	fp, r3
 8008502:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008506:	d820      	bhi.n	800854a <_printf_float+0x186>
 8008508:	3901      	subs	r1, #1
 800850a:	465a      	mov	r2, fp
 800850c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008510:	9109      	str	r1, [sp, #36]	; 0x24
 8008512:	f7ff ff19 	bl	8008348 <__exponent>
 8008516:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008518:	1813      	adds	r3, r2, r0
 800851a:	2a01      	cmp	r2, #1
 800851c:	4681      	mov	r9, r0
 800851e:	6123      	str	r3, [r4, #16]
 8008520:	dc02      	bgt.n	8008528 <_printf_float+0x164>
 8008522:	6822      	ldr	r2, [r4, #0]
 8008524:	07d2      	lsls	r2, r2, #31
 8008526:	d501      	bpl.n	800852c <_printf_float+0x168>
 8008528:	3301      	adds	r3, #1
 800852a:	6123      	str	r3, [r4, #16]
 800852c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008530:	2b00      	cmp	r3, #0
 8008532:	d09c      	beq.n	800846e <_printf_float+0xaa>
 8008534:	232d      	movs	r3, #45	; 0x2d
 8008536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800853a:	e798      	b.n	800846e <_printf_float+0xaa>
 800853c:	9a06      	ldr	r2, [sp, #24]
 800853e:	2a47      	cmp	r2, #71	; 0x47
 8008540:	d1be      	bne.n	80084c0 <_printf_float+0xfc>
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1bc      	bne.n	80084c0 <_printf_float+0xfc>
 8008546:	2301      	movs	r3, #1
 8008548:	e7b9      	b.n	80084be <_printf_float+0xfa>
 800854a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800854e:	d118      	bne.n	8008582 <_printf_float+0x1be>
 8008550:	2900      	cmp	r1, #0
 8008552:	6863      	ldr	r3, [r4, #4]
 8008554:	dd0b      	ble.n	800856e <_printf_float+0x1aa>
 8008556:	6121      	str	r1, [r4, #16]
 8008558:	b913      	cbnz	r3, 8008560 <_printf_float+0x19c>
 800855a:	6822      	ldr	r2, [r4, #0]
 800855c:	07d0      	lsls	r0, r2, #31
 800855e:	d502      	bpl.n	8008566 <_printf_float+0x1a2>
 8008560:	3301      	adds	r3, #1
 8008562:	440b      	add	r3, r1
 8008564:	6123      	str	r3, [r4, #16]
 8008566:	65a1      	str	r1, [r4, #88]	; 0x58
 8008568:	f04f 0900 	mov.w	r9, #0
 800856c:	e7de      	b.n	800852c <_printf_float+0x168>
 800856e:	b913      	cbnz	r3, 8008576 <_printf_float+0x1b2>
 8008570:	6822      	ldr	r2, [r4, #0]
 8008572:	07d2      	lsls	r2, r2, #31
 8008574:	d501      	bpl.n	800857a <_printf_float+0x1b6>
 8008576:	3302      	adds	r3, #2
 8008578:	e7f4      	b.n	8008564 <_printf_float+0x1a0>
 800857a:	2301      	movs	r3, #1
 800857c:	e7f2      	b.n	8008564 <_printf_float+0x1a0>
 800857e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008584:	4299      	cmp	r1, r3
 8008586:	db05      	blt.n	8008594 <_printf_float+0x1d0>
 8008588:	6823      	ldr	r3, [r4, #0]
 800858a:	6121      	str	r1, [r4, #16]
 800858c:	07d8      	lsls	r0, r3, #31
 800858e:	d5ea      	bpl.n	8008566 <_printf_float+0x1a2>
 8008590:	1c4b      	adds	r3, r1, #1
 8008592:	e7e7      	b.n	8008564 <_printf_float+0x1a0>
 8008594:	2900      	cmp	r1, #0
 8008596:	bfd4      	ite	le
 8008598:	f1c1 0202 	rsble	r2, r1, #2
 800859c:	2201      	movgt	r2, #1
 800859e:	4413      	add	r3, r2
 80085a0:	e7e0      	b.n	8008564 <_printf_float+0x1a0>
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	055a      	lsls	r2, r3, #21
 80085a6:	d407      	bmi.n	80085b8 <_printf_float+0x1f4>
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	4642      	mov	r2, r8
 80085ac:	4631      	mov	r1, r6
 80085ae:	4628      	mov	r0, r5
 80085b0:	47b8      	blx	r7
 80085b2:	3001      	adds	r0, #1
 80085b4:	d12c      	bne.n	8008610 <_printf_float+0x24c>
 80085b6:	e764      	b.n	8008482 <_printf_float+0xbe>
 80085b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085bc:	f240 80e0 	bls.w	8008780 <_printf_float+0x3bc>
 80085c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085c4:	2200      	movs	r2, #0
 80085c6:	2300      	movs	r3, #0
 80085c8:	f7f8 faa6 	bl	8000b18 <__aeabi_dcmpeq>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d034      	beq.n	800863a <_printf_float+0x276>
 80085d0:	4a37      	ldr	r2, [pc, #220]	; (80086b0 <_printf_float+0x2ec>)
 80085d2:	2301      	movs	r3, #1
 80085d4:	4631      	mov	r1, r6
 80085d6:	4628      	mov	r0, r5
 80085d8:	47b8      	blx	r7
 80085da:	3001      	adds	r0, #1
 80085dc:	f43f af51 	beq.w	8008482 <_printf_float+0xbe>
 80085e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085e4:	429a      	cmp	r2, r3
 80085e6:	db02      	blt.n	80085ee <_printf_float+0x22a>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	07d8      	lsls	r0, r3, #31
 80085ec:	d510      	bpl.n	8008610 <_printf_float+0x24c>
 80085ee:	ee18 3a10 	vmov	r3, s16
 80085f2:	4652      	mov	r2, sl
 80085f4:	4631      	mov	r1, r6
 80085f6:	4628      	mov	r0, r5
 80085f8:	47b8      	blx	r7
 80085fa:	3001      	adds	r0, #1
 80085fc:	f43f af41 	beq.w	8008482 <_printf_float+0xbe>
 8008600:	f04f 0800 	mov.w	r8, #0
 8008604:	f104 091a 	add.w	r9, r4, #26
 8008608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800860a:	3b01      	subs	r3, #1
 800860c:	4543      	cmp	r3, r8
 800860e:	dc09      	bgt.n	8008624 <_printf_float+0x260>
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	079b      	lsls	r3, r3, #30
 8008614:	f100 8107 	bmi.w	8008826 <_printf_float+0x462>
 8008618:	68e0      	ldr	r0, [r4, #12]
 800861a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800861c:	4298      	cmp	r0, r3
 800861e:	bfb8      	it	lt
 8008620:	4618      	movlt	r0, r3
 8008622:	e730      	b.n	8008486 <_printf_float+0xc2>
 8008624:	2301      	movs	r3, #1
 8008626:	464a      	mov	r2, r9
 8008628:	4631      	mov	r1, r6
 800862a:	4628      	mov	r0, r5
 800862c:	47b8      	blx	r7
 800862e:	3001      	adds	r0, #1
 8008630:	f43f af27 	beq.w	8008482 <_printf_float+0xbe>
 8008634:	f108 0801 	add.w	r8, r8, #1
 8008638:	e7e6      	b.n	8008608 <_printf_float+0x244>
 800863a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800863c:	2b00      	cmp	r3, #0
 800863e:	dc39      	bgt.n	80086b4 <_printf_float+0x2f0>
 8008640:	4a1b      	ldr	r2, [pc, #108]	; (80086b0 <_printf_float+0x2ec>)
 8008642:	2301      	movs	r3, #1
 8008644:	4631      	mov	r1, r6
 8008646:	4628      	mov	r0, r5
 8008648:	47b8      	blx	r7
 800864a:	3001      	adds	r0, #1
 800864c:	f43f af19 	beq.w	8008482 <_printf_float+0xbe>
 8008650:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008654:	4313      	orrs	r3, r2
 8008656:	d102      	bne.n	800865e <_printf_float+0x29a>
 8008658:	6823      	ldr	r3, [r4, #0]
 800865a:	07d9      	lsls	r1, r3, #31
 800865c:	d5d8      	bpl.n	8008610 <_printf_float+0x24c>
 800865e:	ee18 3a10 	vmov	r3, s16
 8008662:	4652      	mov	r2, sl
 8008664:	4631      	mov	r1, r6
 8008666:	4628      	mov	r0, r5
 8008668:	47b8      	blx	r7
 800866a:	3001      	adds	r0, #1
 800866c:	f43f af09 	beq.w	8008482 <_printf_float+0xbe>
 8008670:	f04f 0900 	mov.w	r9, #0
 8008674:	f104 0a1a 	add.w	sl, r4, #26
 8008678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800867a:	425b      	negs	r3, r3
 800867c:	454b      	cmp	r3, r9
 800867e:	dc01      	bgt.n	8008684 <_printf_float+0x2c0>
 8008680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008682:	e792      	b.n	80085aa <_printf_float+0x1e6>
 8008684:	2301      	movs	r3, #1
 8008686:	4652      	mov	r2, sl
 8008688:	4631      	mov	r1, r6
 800868a:	4628      	mov	r0, r5
 800868c:	47b8      	blx	r7
 800868e:	3001      	adds	r0, #1
 8008690:	f43f aef7 	beq.w	8008482 <_printf_float+0xbe>
 8008694:	f109 0901 	add.w	r9, r9, #1
 8008698:	e7ee      	b.n	8008678 <_printf_float+0x2b4>
 800869a:	bf00      	nop
 800869c:	7fefffff 	.word	0x7fefffff
 80086a0:	0800ba2f 	.word	0x0800ba2f
 80086a4:	0800ba33 	.word	0x0800ba33
 80086a8:	0800ba37 	.word	0x0800ba37
 80086ac:	0800ba3b 	.word	0x0800ba3b
 80086b0:	0800ba3f 	.word	0x0800ba3f
 80086b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086b8:	429a      	cmp	r2, r3
 80086ba:	bfa8      	it	ge
 80086bc:	461a      	movge	r2, r3
 80086be:	2a00      	cmp	r2, #0
 80086c0:	4691      	mov	r9, r2
 80086c2:	dc37      	bgt.n	8008734 <_printf_float+0x370>
 80086c4:	f04f 0b00 	mov.w	fp, #0
 80086c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086cc:	f104 021a 	add.w	r2, r4, #26
 80086d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086d2:	9305      	str	r3, [sp, #20]
 80086d4:	eba3 0309 	sub.w	r3, r3, r9
 80086d8:	455b      	cmp	r3, fp
 80086da:	dc33      	bgt.n	8008744 <_printf_float+0x380>
 80086dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086e0:	429a      	cmp	r2, r3
 80086e2:	db3b      	blt.n	800875c <_printf_float+0x398>
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	07da      	lsls	r2, r3, #31
 80086e8:	d438      	bmi.n	800875c <_printf_float+0x398>
 80086ea:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80086ee:	eba2 0903 	sub.w	r9, r2, r3
 80086f2:	9b05      	ldr	r3, [sp, #20]
 80086f4:	1ad2      	subs	r2, r2, r3
 80086f6:	4591      	cmp	r9, r2
 80086f8:	bfa8      	it	ge
 80086fa:	4691      	movge	r9, r2
 80086fc:	f1b9 0f00 	cmp.w	r9, #0
 8008700:	dc35      	bgt.n	800876e <_printf_float+0x3aa>
 8008702:	f04f 0800 	mov.w	r8, #0
 8008706:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800870a:	f104 0a1a 	add.w	sl, r4, #26
 800870e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008712:	1a9b      	subs	r3, r3, r2
 8008714:	eba3 0309 	sub.w	r3, r3, r9
 8008718:	4543      	cmp	r3, r8
 800871a:	f77f af79 	ble.w	8008610 <_printf_float+0x24c>
 800871e:	2301      	movs	r3, #1
 8008720:	4652      	mov	r2, sl
 8008722:	4631      	mov	r1, r6
 8008724:	4628      	mov	r0, r5
 8008726:	47b8      	blx	r7
 8008728:	3001      	adds	r0, #1
 800872a:	f43f aeaa 	beq.w	8008482 <_printf_float+0xbe>
 800872e:	f108 0801 	add.w	r8, r8, #1
 8008732:	e7ec      	b.n	800870e <_printf_float+0x34a>
 8008734:	4613      	mov	r3, r2
 8008736:	4631      	mov	r1, r6
 8008738:	4642      	mov	r2, r8
 800873a:	4628      	mov	r0, r5
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	d1c0      	bne.n	80086c4 <_printf_float+0x300>
 8008742:	e69e      	b.n	8008482 <_printf_float+0xbe>
 8008744:	2301      	movs	r3, #1
 8008746:	4631      	mov	r1, r6
 8008748:	4628      	mov	r0, r5
 800874a:	9205      	str	r2, [sp, #20]
 800874c:	47b8      	blx	r7
 800874e:	3001      	adds	r0, #1
 8008750:	f43f ae97 	beq.w	8008482 <_printf_float+0xbe>
 8008754:	9a05      	ldr	r2, [sp, #20]
 8008756:	f10b 0b01 	add.w	fp, fp, #1
 800875a:	e7b9      	b.n	80086d0 <_printf_float+0x30c>
 800875c:	ee18 3a10 	vmov	r3, s16
 8008760:	4652      	mov	r2, sl
 8008762:	4631      	mov	r1, r6
 8008764:	4628      	mov	r0, r5
 8008766:	47b8      	blx	r7
 8008768:	3001      	adds	r0, #1
 800876a:	d1be      	bne.n	80086ea <_printf_float+0x326>
 800876c:	e689      	b.n	8008482 <_printf_float+0xbe>
 800876e:	9a05      	ldr	r2, [sp, #20]
 8008770:	464b      	mov	r3, r9
 8008772:	4442      	add	r2, r8
 8008774:	4631      	mov	r1, r6
 8008776:	4628      	mov	r0, r5
 8008778:	47b8      	blx	r7
 800877a:	3001      	adds	r0, #1
 800877c:	d1c1      	bne.n	8008702 <_printf_float+0x33e>
 800877e:	e680      	b.n	8008482 <_printf_float+0xbe>
 8008780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008782:	2a01      	cmp	r2, #1
 8008784:	dc01      	bgt.n	800878a <_printf_float+0x3c6>
 8008786:	07db      	lsls	r3, r3, #31
 8008788:	d53a      	bpl.n	8008800 <_printf_float+0x43c>
 800878a:	2301      	movs	r3, #1
 800878c:	4642      	mov	r2, r8
 800878e:	4631      	mov	r1, r6
 8008790:	4628      	mov	r0, r5
 8008792:	47b8      	blx	r7
 8008794:	3001      	adds	r0, #1
 8008796:	f43f ae74 	beq.w	8008482 <_printf_float+0xbe>
 800879a:	ee18 3a10 	vmov	r3, s16
 800879e:	4652      	mov	r2, sl
 80087a0:	4631      	mov	r1, r6
 80087a2:	4628      	mov	r0, r5
 80087a4:	47b8      	blx	r7
 80087a6:	3001      	adds	r0, #1
 80087a8:	f43f ae6b 	beq.w	8008482 <_printf_float+0xbe>
 80087ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087b0:	2200      	movs	r2, #0
 80087b2:	2300      	movs	r3, #0
 80087b4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80087b8:	f7f8 f9ae 	bl	8000b18 <__aeabi_dcmpeq>
 80087bc:	b9d8      	cbnz	r0, 80087f6 <_printf_float+0x432>
 80087be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80087c2:	f108 0201 	add.w	r2, r8, #1
 80087c6:	4631      	mov	r1, r6
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b8      	blx	r7
 80087cc:	3001      	adds	r0, #1
 80087ce:	d10e      	bne.n	80087ee <_printf_float+0x42a>
 80087d0:	e657      	b.n	8008482 <_printf_float+0xbe>
 80087d2:	2301      	movs	r3, #1
 80087d4:	4652      	mov	r2, sl
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	f43f ae50 	beq.w	8008482 <_printf_float+0xbe>
 80087e2:	f108 0801 	add.w	r8, r8, #1
 80087e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e8:	3b01      	subs	r3, #1
 80087ea:	4543      	cmp	r3, r8
 80087ec:	dcf1      	bgt.n	80087d2 <_printf_float+0x40e>
 80087ee:	464b      	mov	r3, r9
 80087f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80087f4:	e6da      	b.n	80085ac <_printf_float+0x1e8>
 80087f6:	f04f 0800 	mov.w	r8, #0
 80087fa:	f104 0a1a 	add.w	sl, r4, #26
 80087fe:	e7f2      	b.n	80087e6 <_printf_float+0x422>
 8008800:	2301      	movs	r3, #1
 8008802:	4642      	mov	r2, r8
 8008804:	e7df      	b.n	80087c6 <_printf_float+0x402>
 8008806:	2301      	movs	r3, #1
 8008808:	464a      	mov	r2, r9
 800880a:	4631      	mov	r1, r6
 800880c:	4628      	mov	r0, r5
 800880e:	47b8      	blx	r7
 8008810:	3001      	adds	r0, #1
 8008812:	f43f ae36 	beq.w	8008482 <_printf_float+0xbe>
 8008816:	f108 0801 	add.w	r8, r8, #1
 800881a:	68e3      	ldr	r3, [r4, #12]
 800881c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800881e:	1a5b      	subs	r3, r3, r1
 8008820:	4543      	cmp	r3, r8
 8008822:	dcf0      	bgt.n	8008806 <_printf_float+0x442>
 8008824:	e6f8      	b.n	8008618 <_printf_float+0x254>
 8008826:	f04f 0800 	mov.w	r8, #0
 800882a:	f104 0919 	add.w	r9, r4, #25
 800882e:	e7f4      	b.n	800881a <_printf_float+0x456>

08008830 <_printf_common>:
 8008830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008834:	4616      	mov	r6, r2
 8008836:	4699      	mov	r9, r3
 8008838:	688a      	ldr	r2, [r1, #8]
 800883a:	690b      	ldr	r3, [r1, #16]
 800883c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008840:	4293      	cmp	r3, r2
 8008842:	bfb8      	it	lt
 8008844:	4613      	movlt	r3, r2
 8008846:	6033      	str	r3, [r6, #0]
 8008848:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800884c:	4607      	mov	r7, r0
 800884e:	460c      	mov	r4, r1
 8008850:	b10a      	cbz	r2, 8008856 <_printf_common+0x26>
 8008852:	3301      	adds	r3, #1
 8008854:	6033      	str	r3, [r6, #0]
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	0699      	lsls	r1, r3, #26
 800885a:	bf42      	ittt	mi
 800885c:	6833      	ldrmi	r3, [r6, #0]
 800885e:	3302      	addmi	r3, #2
 8008860:	6033      	strmi	r3, [r6, #0]
 8008862:	6825      	ldr	r5, [r4, #0]
 8008864:	f015 0506 	ands.w	r5, r5, #6
 8008868:	d106      	bne.n	8008878 <_printf_common+0x48>
 800886a:	f104 0a19 	add.w	sl, r4, #25
 800886e:	68e3      	ldr	r3, [r4, #12]
 8008870:	6832      	ldr	r2, [r6, #0]
 8008872:	1a9b      	subs	r3, r3, r2
 8008874:	42ab      	cmp	r3, r5
 8008876:	dc26      	bgt.n	80088c6 <_printf_common+0x96>
 8008878:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800887c:	1e13      	subs	r3, r2, #0
 800887e:	6822      	ldr	r2, [r4, #0]
 8008880:	bf18      	it	ne
 8008882:	2301      	movne	r3, #1
 8008884:	0692      	lsls	r2, r2, #26
 8008886:	d42b      	bmi.n	80088e0 <_printf_common+0xb0>
 8008888:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800888c:	4649      	mov	r1, r9
 800888e:	4638      	mov	r0, r7
 8008890:	47c0      	blx	r8
 8008892:	3001      	adds	r0, #1
 8008894:	d01e      	beq.n	80088d4 <_printf_common+0xa4>
 8008896:	6823      	ldr	r3, [r4, #0]
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	f003 0306 	and.w	r3, r3, #6
 800889e:	2b04      	cmp	r3, #4
 80088a0:	bf02      	ittt	eq
 80088a2:	68e5      	ldreq	r5, [r4, #12]
 80088a4:	6833      	ldreq	r3, [r6, #0]
 80088a6:	1aed      	subeq	r5, r5, r3
 80088a8:	68a3      	ldr	r3, [r4, #8]
 80088aa:	bf0c      	ite	eq
 80088ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088b0:	2500      	movne	r5, #0
 80088b2:	4293      	cmp	r3, r2
 80088b4:	bfc4      	itt	gt
 80088b6:	1a9b      	subgt	r3, r3, r2
 80088b8:	18ed      	addgt	r5, r5, r3
 80088ba:	2600      	movs	r6, #0
 80088bc:	341a      	adds	r4, #26
 80088be:	42b5      	cmp	r5, r6
 80088c0:	d11a      	bne.n	80088f8 <_printf_common+0xc8>
 80088c2:	2000      	movs	r0, #0
 80088c4:	e008      	b.n	80088d8 <_printf_common+0xa8>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4652      	mov	r2, sl
 80088ca:	4649      	mov	r1, r9
 80088cc:	4638      	mov	r0, r7
 80088ce:	47c0      	blx	r8
 80088d0:	3001      	adds	r0, #1
 80088d2:	d103      	bne.n	80088dc <_printf_common+0xac>
 80088d4:	f04f 30ff 	mov.w	r0, #4294967295
 80088d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088dc:	3501      	adds	r5, #1
 80088de:	e7c6      	b.n	800886e <_printf_common+0x3e>
 80088e0:	18e1      	adds	r1, r4, r3
 80088e2:	1c5a      	adds	r2, r3, #1
 80088e4:	2030      	movs	r0, #48	; 0x30
 80088e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088ea:	4422      	add	r2, r4
 80088ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088f4:	3302      	adds	r3, #2
 80088f6:	e7c7      	b.n	8008888 <_printf_common+0x58>
 80088f8:	2301      	movs	r3, #1
 80088fa:	4622      	mov	r2, r4
 80088fc:	4649      	mov	r1, r9
 80088fe:	4638      	mov	r0, r7
 8008900:	47c0      	blx	r8
 8008902:	3001      	adds	r0, #1
 8008904:	d0e6      	beq.n	80088d4 <_printf_common+0xa4>
 8008906:	3601      	adds	r6, #1
 8008908:	e7d9      	b.n	80088be <_printf_common+0x8e>
	...

0800890c <_printf_i>:
 800890c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008910:	7e0f      	ldrb	r7, [r1, #24]
 8008912:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008914:	2f78      	cmp	r7, #120	; 0x78
 8008916:	4691      	mov	r9, r2
 8008918:	4680      	mov	r8, r0
 800891a:	460c      	mov	r4, r1
 800891c:	469a      	mov	sl, r3
 800891e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008922:	d807      	bhi.n	8008934 <_printf_i+0x28>
 8008924:	2f62      	cmp	r7, #98	; 0x62
 8008926:	d80a      	bhi.n	800893e <_printf_i+0x32>
 8008928:	2f00      	cmp	r7, #0
 800892a:	f000 80d4 	beq.w	8008ad6 <_printf_i+0x1ca>
 800892e:	2f58      	cmp	r7, #88	; 0x58
 8008930:	f000 80c0 	beq.w	8008ab4 <_printf_i+0x1a8>
 8008934:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008938:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800893c:	e03a      	b.n	80089b4 <_printf_i+0xa8>
 800893e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008942:	2b15      	cmp	r3, #21
 8008944:	d8f6      	bhi.n	8008934 <_printf_i+0x28>
 8008946:	a101      	add	r1, pc, #4	; (adr r1, 800894c <_printf_i+0x40>)
 8008948:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800894c:	080089a5 	.word	0x080089a5
 8008950:	080089b9 	.word	0x080089b9
 8008954:	08008935 	.word	0x08008935
 8008958:	08008935 	.word	0x08008935
 800895c:	08008935 	.word	0x08008935
 8008960:	08008935 	.word	0x08008935
 8008964:	080089b9 	.word	0x080089b9
 8008968:	08008935 	.word	0x08008935
 800896c:	08008935 	.word	0x08008935
 8008970:	08008935 	.word	0x08008935
 8008974:	08008935 	.word	0x08008935
 8008978:	08008abd 	.word	0x08008abd
 800897c:	080089e5 	.word	0x080089e5
 8008980:	08008a77 	.word	0x08008a77
 8008984:	08008935 	.word	0x08008935
 8008988:	08008935 	.word	0x08008935
 800898c:	08008adf 	.word	0x08008adf
 8008990:	08008935 	.word	0x08008935
 8008994:	080089e5 	.word	0x080089e5
 8008998:	08008935 	.word	0x08008935
 800899c:	08008935 	.word	0x08008935
 80089a0:	08008a7f 	.word	0x08008a7f
 80089a4:	682b      	ldr	r3, [r5, #0]
 80089a6:	1d1a      	adds	r2, r3, #4
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	602a      	str	r2, [r5, #0]
 80089ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089b4:	2301      	movs	r3, #1
 80089b6:	e09f      	b.n	8008af8 <_printf_i+0x1ec>
 80089b8:	6820      	ldr	r0, [r4, #0]
 80089ba:	682b      	ldr	r3, [r5, #0]
 80089bc:	0607      	lsls	r7, r0, #24
 80089be:	f103 0104 	add.w	r1, r3, #4
 80089c2:	6029      	str	r1, [r5, #0]
 80089c4:	d501      	bpl.n	80089ca <_printf_i+0xbe>
 80089c6:	681e      	ldr	r6, [r3, #0]
 80089c8:	e003      	b.n	80089d2 <_printf_i+0xc6>
 80089ca:	0646      	lsls	r6, r0, #25
 80089cc:	d5fb      	bpl.n	80089c6 <_printf_i+0xba>
 80089ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80089d2:	2e00      	cmp	r6, #0
 80089d4:	da03      	bge.n	80089de <_printf_i+0xd2>
 80089d6:	232d      	movs	r3, #45	; 0x2d
 80089d8:	4276      	negs	r6, r6
 80089da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089de:	485a      	ldr	r0, [pc, #360]	; (8008b48 <_printf_i+0x23c>)
 80089e0:	230a      	movs	r3, #10
 80089e2:	e012      	b.n	8008a0a <_printf_i+0xfe>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	6820      	ldr	r0, [r4, #0]
 80089e8:	1d19      	adds	r1, r3, #4
 80089ea:	6029      	str	r1, [r5, #0]
 80089ec:	0605      	lsls	r5, r0, #24
 80089ee:	d501      	bpl.n	80089f4 <_printf_i+0xe8>
 80089f0:	681e      	ldr	r6, [r3, #0]
 80089f2:	e002      	b.n	80089fa <_printf_i+0xee>
 80089f4:	0641      	lsls	r1, r0, #25
 80089f6:	d5fb      	bpl.n	80089f0 <_printf_i+0xe4>
 80089f8:	881e      	ldrh	r6, [r3, #0]
 80089fa:	4853      	ldr	r0, [pc, #332]	; (8008b48 <_printf_i+0x23c>)
 80089fc:	2f6f      	cmp	r7, #111	; 0x6f
 80089fe:	bf0c      	ite	eq
 8008a00:	2308      	moveq	r3, #8
 8008a02:	230a      	movne	r3, #10
 8008a04:	2100      	movs	r1, #0
 8008a06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a0a:	6865      	ldr	r5, [r4, #4]
 8008a0c:	60a5      	str	r5, [r4, #8]
 8008a0e:	2d00      	cmp	r5, #0
 8008a10:	bfa2      	ittt	ge
 8008a12:	6821      	ldrge	r1, [r4, #0]
 8008a14:	f021 0104 	bicge.w	r1, r1, #4
 8008a18:	6021      	strge	r1, [r4, #0]
 8008a1a:	b90e      	cbnz	r6, 8008a20 <_printf_i+0x114>
 8008a1c:	2d00      	cmp	r5, #0
 8008a1e:	d04b      	beq.n	8008ab8 <_printf_i+0x1ac>
 8008a20:	4615      	mov	r5, r2
 8008a22:	fbb6 f1f3 	udiv	r1, r6, r3
 8008a26:	fb03 6711 	mls	r7, r3, r1, r6
 8008a2a:	5dc7      	ldrb	r7, [r0, r7]
 8008a2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008a30:	4637      	mov	r7, r6
 8008a32:	42bb      	cmp	r3, r7
 8008a34:	460e      	mov	r6, r1
 8008a36:	d9f4      	bls.n	8008a22 <_printf_i+0x116>
 8008a38:	2b08      	cmp	r3, #8
 8008a3a:	d10b      	bne.n	8008a54 <_printf_i+0x148>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	07de      	lsls	r6, r3, #31
 8008a40:	d508      	bpl.n	8008a54 <_printf_i+0x148>
 8008a42:	6923      	ldr	r3, [r4, #16]
 8008a44:	6861      	ldr	r1, [r4, #4]
 8008a46:	4299      	cmp	r1, r3
 8008a48:	bfde      	ittt	le
 8008a4a:	2330      	movle	r3, #48	; 0x30
 8008a4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a50:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a54:	1b52      	subs	r2, r2, r5
 8008a56:	6122      	str	r2, [r4, #16]
 8008a58:	f8cd a000 	str.w	sl, [sp]
 8008a5c:	464b      	mov	r3, r9
 8008a5e:	aa03      	add	r2, sp, #12
 8008a60:	4621      	mov	r1, r4
 8008a62:	4640      	mov	r0, r8
 8008a64:	f7ff fee4 	bl	8008830 <_printf_common>
 8008a68:	3001      	adds	r0, #1
 8008a6a:	d14a      	bne.n	8008b02 <_printf_i+0x1f6>
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a70:	b004      	add	sp, #16
 8008a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	f043 0320 	orr.w	r3, r3, #32
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	4833      	ldr	r0, [pc, #204]	; (8008b4c <_printf_i+0x240>)
 8008a80:	2778      	movs	r7, #120	; 0x78
 8008a82:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	6829      	ldr	r1, [r5, #0]
 8008a8a:	061f      	lsls	r7, r3, #24
 8008a8c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a90:	d402      	bmi.n	8008a98 <_printf_i+0x18c>
 8008a92:	065f      	lsls	r7, r3, #25
 8008a94:	bf48      	it	mi
 8008a96:	b2b6      	uxthmi	r6, r6
 8008a98:	07df      	lsls	r7, r3, #31
 8008a9a:	bf48      	it	mi
 8008a9c:	f043 0320 	orrmi.w	r3, r3, #32
 8008aa0:	6029      	str	r1, [r5, #0]
 8008aa2:	bf48      	it	mi
 8008aa4:	6023      	strmi	r3, [r4, #0]
 8008aa6:	b91e      	cbnz	r6, 8008ab0 <_printf_i+0x1a4>
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	f023 0320 	bic.w	r3, r3, #32
 8008aae:	6023      	str	r3, [r4, #0]
 8008ab0:	2310      	movs	r3, #16
 8008ab2:	e7a7      	b.n	8008a04 <_printf_i+0xf8>
 8008ab4:	4824      	ldr	r0, [pc, #144]	; (8008b48 <_printf_i+0x23c>)
 8008ab6:	e7e4      	b.n	8008a82 <_printf_i+0x176>
 8008ab8:	4615      	mov	r5, r2
 8008aba:	e7bd      	b.n	8008a38 <_printf_i+0x12c>
 8008abc:	682b      	ldr	r3, [r5, #0]
 8008abe:	6826      	ldr	r6, [r4, #0]
 8008ac0:	6961      	ldr	r1, [r4, #20]
 8008ac2:	1d18      	adds	r0, r3, #4
 8008ac4:	6028      	str	r0, [r5, #0]
 8008ac6:	0635      	lsls	r5, r6, #24
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	d501      	bpl.n	8008ad0 <_printf_i+0x1c4>
 8008acc:	6019      	str	r1, [r3, #0]
 8008ace:	e002      	b.n	8008ad6 <_printf_i+0x1ca>
 8008ad0:	0670      	lsls	r0, r6, #25
 8008ad2:	d5fb      	bpl.n	8008acc <_printf_i+0x1c0>
 8008ad4:	8019      	strh	r1, [r3, #0]
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6123      	str	r3, [r4, #16]
 8008ada:	4615      	mov	r5, r2
 8008adc:	e7bc      	b.n	8008a58 <_printf_i+0x14c>
 8008ade:	682b      	ldr	r3, [r5, #0]
 8008ae0:	1d1a      	adds	r2, r3, #4
 8008ae2:	602a      	str	r2, [r5, #0]
 8008ae4:	681d      	ldr	r5, [r3, #0]
 8008ae6:	6862      	ldr	r2, [r4, #4]
 8008ae8:	2100      	movs	r1, #0
 8008aea:	4628      	mov	r0, r5
 8008aec:	f7f7 fb98 	bl	8000220 <memchr>
 8008af0:	b108      	cbz	r0, 8008af6 <_printf_i+0x1ea>
 8008af2:	1b40      	subs	r0, r0, r5
 8008af4:	6060      	str	r0, [r4, #4]
 8008af6:	6863      	ldr	r3, [r4, #4]
 8008af8:	6123      	str	r3, [r4, #16]
 8008afa:	2300      	movs	r3, #0
 8008afc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b00:	e7aa      	b.n	8008a58 <_printf_i+0x14c>
 8008b02:	6923      	ldr	r3, [r4, #16]
 8008b04:	462a      	mov	r2, r5
 8008b06:	4649      	mov	r1, r9
 8008b08:	4640      	mov	r0, r8
 8008b0a:	47d0      	blx	sl
 8008b0c:	3001      	adds	r0, #1
 8008b0e:	d0ad      	beq.n	8008a6c <_printf_i+0x160>
 8008b10:	6823      	ldr	r3, [r4, #0]
 8008b12:	079b      	lsls	r3, r3, #30
 8008b14:	d413      	bmi.n	8008b3e <_printf_i+0x232>
 8008b16:	68e0      	ldr	r0, [r4, #12]
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	4298      	cmp	r0, r3
 8008b1c:	bfb8      	it	lt
 8008b1e:	4618      	movlt	r0, r3
 8008b20:	e7a6      	b.n	8008a70 <_printf_i+0x164>
 8008b22:	2301      	movs	r3, #1
 8008b24:	4632      	mov	r2, r6
 8008b26:	4649      	mov	r1, r9
 8008b28:	4640      	mov	r0, r8
 8008b2a:	47d0      	blx	sl
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	d09d      	beq.n	8008a6c <_printf_i+0x160>
 8008b30:	3501      	adds	r5, #1
 8008b32:	68e3      	ldr	r3, [r4, #12]
 8008b34:	9903      	ldr	r1, [sp, #12]
 8008b36:	1a5b      	subs	r3, r3, r1
 8008b38:	42ab      	cmp	r3, r5
 8008b3a:	dcf2      	bgt.n	8008b22 <_printf_i+0x216>
 8008b3c:	e7eb      	b.n	8008b16 <_printf_i+0x20a>
 8008b3e:	2500      	movs	r5, #0
 8008b40:	f104 0619 	add.w	r6, r4, #25
 8008b44:	e7f5      	b.n	8008b32 <_printf_i+0x226>
 8008b46:	bf00      	nop
 8008b48:	0800ba41 	.word	0x0800ba41
 8008b4c:	0800ba52 	.word	0x0800ba52

08008b50 <std>:
 8008b50:	2300      	movs	r3, #0
 8008b52:	b510      	push	{r4, lr}
 8008b54:	4604      	mov	r4, r0
 8008b56:	e9c0 3300 	strd	r3, r3, [r0]
 8008b5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b5e:	6083      	str	r3, [r0, #8]
 8008b60:	8181      	strh	r1, [r0, #12]
 8008b62:	6643      	str	r3, [r0, #100]	; 0x64
 8008b64:	81c2      	strh	r2, [r0, #14]
 8008b66:	6183      	str	r3, [r0, #24]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	2208      	movs	r2, #8
 8008b6c:	305c      	adds	r0, #92	; 0x5c
 8008b6e:	f000 f902 	bl	8008d76 <memset>
 8008b72:	4b05      	ldr	r3, [pc, #20]	; (8008b88 <std+0x38>)
 8008b74:	6263      	str	r3, [r4, #36]	; 0x24
 8008b76:	4b05      	ldr	r3, [pc, #20]	; (8008b8c <std+0x3c>)
 8008b78:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b7a:	4b05      	ldr	r3, [pc, #20]	; (8008b90 <std+0x40>)
 8008b7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b7e:	4b05      	ldr	r3, [pc, #20]	; (8008b94 <std+0x44>)
 8008b80:	6224      	str	r4, [r4, #32]
 8008b82:	6323      	str	r3, [r4, #48]	; 0x30
 8008b84:	bd10      	pop	{r4, pc}
 8008b86:	bf00      	nop
 8008b88:	08008cf1 	.word	0x08008cf1
 8008b8c:	08008d13 	.word	0x08008d13
 8008b90:	08008d4b 	.word	0x08008d4b
 8008b94:	08008d6f 	.word	0x08008d6f

08008b98 <stdio_exit_handler>:
 8008b98:	4a02      	ldr	r2, [pc, #8]	; (8008ba4 <stdio_exit_handler+0xc>)
 8008b9a:	4903      	ldr	r1, [pc, #12]	; (8008ba8 <stdio_exit_handler+0x10>)
 8008b9c:	4803      	ldr	r0, [pc, #12]	; (8008bac <stdio_exit_handler+0x14>)
 8008b9e:	f000 b869 	b.w	8008c74 <_fwalk_sglue>
 8008ba2:	bf00      	nop
 8008ba4:	20000010 	.word	0x20000010
 8008ba8:	0800a859 	.word	0x0800a859
 8008bac:	2000001c 	.word	0x2000001c

08008bb0 <cleanup_stdio>:
 8008bb0:	6841      	ldr	r1, [r0, #4]
 8008bb2:	4b0c      	ldr	r3, [pc, #48]	; (8008be4 <cleanup_stdio+0x34>)
 8008bb4:	4299      	cmp	r1, r3
 8008bb6:	b510      	push	{r4, lr}
 8008bb8:	4604      	mov	r4, r0
 8008bba:	d001      	beq.n	8008bc0 <cleanup_stdio+0x10>
 8008bbc:	f001 fe4c 	bl	800a858 <_fflush_r>
 8008bc0:	68a1      	ldr	r1, [r4, #8]
 8008bc2:	4b09      	ldr	r3, [pc, #36]	; (8008be8 <cleanup_stdio+0x38>)
 8008bc4:	4299      	cmp	r1, r3
 8008bc6:	d002      	beq.n	8008bce <cleanup_stdio+0x1e>
 8008bc8:	4620      	mov	r0, r4
 8008bca:	f001 fe45 	bl	800a858 <_fflush_r>
 8008bce:	68e1      	ldr	r1, [r4, #12]
 8008bd0:	4b06      	ldr	r3, [pc, #24]	; (8008bec <cleanup_stdio+0x3c>)
 8008bd2:	4299      	cmp	r1, r3
 8008bd4:	d004      	beq.n	8008be0 <cleanup_stdio+0x30>
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bdc:	f001 be3c 	b.w	800a858 <_fflush_r>
 8008be0:	bd10      	pop	{r4, pc}
 8008be2:	bf00      	nop
 8008be4:	2005f870 	.word	0x2005f870
 8008be8:	2005f8d8 	.word	0x2005f8d8
 8008bec:	2005f940 	.word	0x2005f940

08008bf0 <global_stdio_init.part.0>:
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	4b0b      	ldr	r3, [pc, #44]	; (8008c20 <global_stdio_init.part.0+0x30>)
 8008bf4:	4c0b      	ldr	r4, [pc, #44]	; (8008c24 <global_stdio_init.part.0+0x34>)
 8008bf6:	4a0c      	ldr	r2, [pc, #48]	; (8008c28 <global_stdio_init.part.0+0x38>)
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	2104      	movs	r1, #4
 8008c00:	f7ff ffa6 	bl	8008b50 <std>
 8008c04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008c08:	2201      	movs	r2, #1
 8008c0a:	2109      	movs	r1, #9
 8008c0c:	f7ff ffa0 	bl	8008b50 <std>
 8008c10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008c14:	2202      	movs	r2, #2
 8008c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c1a:	2112      	movs	r1, #18
 8008c1c:	f7ff bf98 	b.w	8008b50 <std>
 8008c20:	2005f9a8 	.word	0x2005f9a8
 8008c24:	2005f870 	.word	0x2005f870
 8008c28:	08008b99 	.word	0x08008b99

08008c2c <__sfp_lock_acquire>:
 8008c2c:	4801      	ldr	r0, [pc, #4]	; (8008c34 <__sfp_lock_acquire+0x8>)
 8008c2e:	f000 b91f 	b.w	8008e70 <__retarget_lock_acquire_recursive>
 8008c32:	bf00      	nop
 8008c34:	2005f9b1 	.word	0x2005f9b1

08008c38 <__sfp_lock_release>:
 8008c38:	4801      	ldr	r0, [pc, #4]	; (8008c40 <__sfp_lock_release+0x8>)
 8008c3a:	f000 b91a 	b.w	8008e72 <__retarget_lock_release_recursive>
 8008c3e:	bf00      	nop
 8008c40:	2005f9b1 	.word	0x2005f9b1

08008c44 <__sinit>:
 8008c44:	b510      	push	{r4, lr}
 8008c46:	4604      	mov	r4, r0
 8008c48:	f7ff fff0 	bl	8008c2c <__sfp_lock_acquire>
 8008c4c:	6a23      	ldr	r3, [r4, #32]
 8008c4e:	b11b      	cbz	r3, 8008c58 <__sinit+0x14>
 8008c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c54:	f7ff bff0 	b.w	8008c38 <__sfp_lock_release>
 8008c58:	4b04      	ldr	r3, [pc, #16]	; (8008c6c <__sinit+0x28>)
 8008c5a:	6223      	str	r3, [r4, #32]
 8008c5c:	4b04      	ldr	r3, [pc, #16]	; (8008c70 <__sinit+0x2c>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1f5      	bne.n	8008c50 <__sinit+0xc>
 8008c64:	f7ff ffc4 	bl	8008bf0 <global_stdio_init.part.0>
 8008c68:	e7f2      	b.n	8008c50 <__sinit+0xc>
 8008c6a:	bf00      	nop
 8008c6c:	08008bb1 	.word	0x08008bb1
 8008c70:	2005f9a8 	.word	0x2005f9a8

08008c74 <_fwalk_sglue>:
 8008c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c78:	4607      	mov	r7, r0
 8008c7a:	4688      	mov	r8, r1
 8008c7c:	4614      	mov	r4, r2
 8008c7e:	2600      	movs	r6, #0
 8008c80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c84:	f1b9 0901 	subs.w	r9, r9, #1
 8008c88:	d505      	bpl.n	8008c96 <_fwalk_sglue+0x22>
 8008c8a:	6824      	ldr	r4, [r4, #0]
 8008c8c:	2c00      	cmp	r4, #0
 8008c8e:	d1f7      	bne.n	8008c80 <_fwalk_sglue+0xc>
 8008c90:	4630      	mov	r0, r6
 8008c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c96:	89ab      	ldrh	r3, [r5, #12]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d907      	bls.n	8008cac <_fwalk_sglue+0x38>
 8008c9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	d003      	beq.n	8008cac <_fwalk_sglue+0x38>
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	47c0      	blx	r8
 8008caa:	4306      	orrs	r6, r0
 8008cac:	3568      	adds	r5, #104	; 0x68
 8008cae:	e7e9      	b.n	8008c84 <_fwalk_sglue+0x10>

08008cb0 <siprintf>:
 8008cb0:	b40e      	push	{r1, r2, r3}
 8008cb2:	b500      	push	{lr}
 8008cb4:	b09c      	sub	sp, #112	; 0x70
 8008cb6:	ab1d      	add	r3, sp, #116	; 0x74
 8008cb8:	9002      	str	r0, [sp, #8]
 8008cba:	9006      	str	r0, [sp, #24]
 8008cbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008cc0:	4809      	ldr	r0, [pc, #36]	; (8008ce8 <siprintf+0x38>)
 8008cc2:	9107      	str	r1, [sp, #28]
 8008cc4:	9104      	str	r1, [sp, #16]
 8008cc6:	4909      	ldr	r1, [pc, #36]	; (8008cec <siprintf+0x3c>)
 8008cc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ccc:	9105      	str	r1, [sp, #20]
 8008cce:	6800      	ldr	r0, [r0, #0]
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	a902      	add	r1, sp, #8
 8008cd4:	f001 fc3c 	bl	800a550 <_svfiprintf_r>
 8008cd8:	9b02      	ldr	r3, [sp, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	701a      	strb	r2, [r3, #0]
 8008cde:	b01c      	add	sp, #112	; 0x70
 8008ce0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ce4:	b003      	add	sp, #12
 8008ce6:	4770      	bx	lr
 8008ce8:	20000068 	.word	0x20000068
 8008cec:	ffff0208 	.word	0xffff0208

08008cf0 <__sread>:
 8008cf0:	b510      	push	{r4, lr}
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf8:	f000 f86c 	bl	8008dd4 <_read_r>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	bfab      	itete	ge
 8008d00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d02:	89a3      	ldrhlt	r3, [r4, #12]
 8008d04:	181b      	addge	r3, r3, r0
 8008d06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d0a:	bfac      	ite	ge
 8008d0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d0e:	81a3      	strhlt	r3, [r4, #12]
 8008d10:	bd10      	pop	{r4, pc}

08008d12 <__swrite>:
 8008d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d16:	461f      	mov	r7, r3
 8008d18:	898b      	ldrh	r3, [r1, #12]
 8008d1a:	05db      	lsls	r3, r3, #23
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	460c      	mov	r4, r1
 8008d20:	4616      	mov	r6, r2
 8008d22:	d505      	bpl.n	8008d30 <__swrite+0x1e>
 8008d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d28:	2302      	movs	r3, #2
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f000 f840 	bl	8008db0 <_lseek_r>
 8008d30:	89a3      	ldrh	r3, [r4, #12]
 8008d32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d3a:	81a3      	strh	r3, [r4, #12]
 8008d3c:	4632      	mov	r2, r6
 8008d3e:	463b      	mov	r3, r7
 8008d40:	4628      	mov	r0, r5
 8008d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d46:	f000 b857 	b.w	8008df8 <_write_r>

08008d4a <__sseek>:
 8008d4a:	b510      	push	{r4, lr}
 8008d4c:	460c      	mov	r4, r1
 8008d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d52:	f000 f82d 	bl	8008db0 <_lseek_r>
 8008d56:	1c43      	adds	r3, r0, #1
 8008d58:	89a3      	ldrh	r3, [r4, #12]
 8008d5a:	bf15      	itete	ne
 8008d5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d66:	81a3      	strheq	r3, [r4, #12]
 8008d68:	bf18      	it	ne
 8008d6a:	81a3      	strhne	r3, [r4, #12]
 8008d6c:	bd10      	pop	{r4, pc}

08008d6e <__sclose>:
 8008d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d72:	f000 b80d 	b.w	8008d90 <_close_r>

08008d76 <memset>:
 8008d76:	4402      	add	r2, r0
 8008d78:	4603      	mov	r3, r0
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d100      	bne.n	8008d80 <memset+0xa>
 8008d7e:	4770      	bx	lr
 8008d80:	f803 1b01 	strb.w	r1, [r3], #1
 8008d84:	e7f9      	b.n	8008d7a <memset+0x4>
	...

08008d88 <_localeconv_r>:
 8008d88:	4800      	ldr	r0, [pc, #0]	; (8008d8c <_localeconv_r+0x4>)
 8008d8a:	4770      	bx	lr
 8008d8c:	2000015c 	.word	0x2000015c

08008d90 <_close_r>:
 8008d90:	b538      	push	{r3, r4, r5, lr}
 8008d92:	4d06      	ldr	r5, [pc, #24]	; (8008dac <_close_r+0x1c>)
 8008d94:	2300      	movs	r3, #0
 8008d96:	4604      	mov	r4, r0
 8008d98:	4608      	mov	r0, r1
 8008d9a:	602b      	str	r3, [r5, #0]
 8008d9c:	f7f9 f8ef 	bl	8001f7e <_close>
 8008da0:	1c43      	adds	r3, r0, #1
 8008da2:	d102      	bne.n	8008daa <_close_r+0x1a>
 8008da4:	682b      	ldr	r3, [r5, #0]
 8008da6:	b103      	cbz	r3, 8008daa <_close_r+0x1a>
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	bd38      	pop	{r3, r4, r5, pc}
 8008dac:	2005f9ac 	.word	0x2005f9ac

08008db0 <_lseek_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4d07      	ldr	r5, [pc, #28]	; (8008dd0 <_lseek_r+0x20>)
 8008db4:	4604      	mov	r4, r0
 8008db6:	4608      	mov	r0, r1
 8008db8:	4611      	mov	r1, r2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	602a      	str	r2, [r5, #0]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	f7f9 f904 	bl	8001fcc <_lseek>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	d102      	bne.n	8008dce <_lseek_r+0x1e>
 8008dc8:	682b      	ldr	r3, [r5, #0]
 8008dca:	b103      	cbz	r3, 8008dce <_lseek_r+0x1e>
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	2005f9ac 	.word	0x2005f9ac

08008dd4 <_read_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4d07      	ldr	r5, [pc, #28]	; (8008df4 <_read_r+0x20>)
 8008dd8:	4604      	mov	r4, r0
 8008dda:	4608      	mov	r0, r1
 8008ddc:	4611      	mov	r1, r2
 8008dde:	2200      	movs	r2, #0
 8008de0:	602a      	str	r2, [r5, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	f7f9 f892 	bl	8001f0c <_read>
 8008de8:	1c43      	adds	r3, r0, #1
 8008dea:	d102      	bne.n	8008df2 <_read_r+0x1e>
 8008dec:	682b      	ldr	r3, [r5, #0]
 8008dee:	b103      	cbz	r3, 8008df2 <_read_r+0x1e>
 8008df0:	6023      	str	r3, [r4, #0]
 8008df2:	bd38      	pop	{r3, r4, r5, pc}
 8008df4:	2005f9ac 	.word	0x2005f9ac

08008df8 <_write_r>:
 8008df8:	b538      	push	{r3, r4, r5, lr}
 8008dfa:	4d07      	ldr	r5, [pc, #28]	; (8008e18 <_write_r+0x20>)
 8008dfc:	4604      	mov	r4, r0
 8008dfe:	4608      	mov	r0, r1
 8008e00:	4611      	mov	r1, r2
 8008e02:	2200      	movs	r2, #0
 8008e04:	602a      	str	r2, [r5, #0]
 8008e06:	461a      	mov	r2, r3
 8008e08:	f7f9 f89d 	bl	8001f46 <_write>
 8008e0c:	1c43      	adds	r3, r0, #1
 8008e0e:	d102      	bne.n	8008e16 <_write_r+0x1e>
 8008e10:	682b      	ldr	r3, [r5, #0]
 8008e12:	b103      	cbz	r3, 8008e16 <_write_r+0x1e>
 8008e14:	6023      	str	r3, [r4, #0]
 8008e16:	bd38      	pop	{r3, r4, r5, pc}
 8008e18:	2005f9ac 	.word	0x2005f9ac

08008e1c <__errno>:
 8008e1c:	4b01      	ldr	r3, [pc, #4]	; (8008e24 <__errno+0x8>)
 8008e1e:	6818      	ldr	r0, [r3, #0]
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	20000068 	.word	0x20000068

08008e28 <__libc_init_array>:
 8008e28:	b570      	push	{r4, r5, r6, lr}
 8008e2a:	4d0d      	ldr	r5, [pc, #52]	; (8008e60 <__libc_init_array+0x38>)
 8008e2c:	4c0d      	ldr	r4, [pc, #52]	; (8008e64 <__libc_init_array+0x3c>)
 8008e2e:	1b64      	subs	r4, r4, r5
 8008e30:	10a4      	asrs	r4, r4, #2
 8008e32:	2600      	movs	r6, #0
 8008e34:	42a6      	cmp	r6, r4
 8008e36:	d109      	bne.n	8008e4c <__libc_init_array+0x24>
 8008e38:	4d0b      	ldr	r5, [pc, #44]	; (8008e68 <__libc_init_array+0x40>)
 8008e3a:	4c0c      	ldr	r4, [pc, #48]	; (8008e6c <__libc_init_array+0x44>)
 8008e3c:	f002 f892 	bl	800af64 <_init>
 8008e40:	1b64      	subs	r4, r4, r5
 8008e42:	10a4      	asrs	r4, r4, #2
 8008e44:	2600      	movs	r6, #0
 8008e46:	42a6      	cmp	r6, r4
 8008e48:	d105      	bne.n	8008e56 <__libc_init_array+0x2e>
 8008e4a:	bd70      	pop	{r4, r5, r6, pc}
 8008e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e50:	4798      	blx	r3
 8008e52:	3601      	adds	r6, #1
 8008e54:	e7ee      	b.n	8008e34 <__libc_init_array+0xc>
 8008e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e5a:	4798      	blx	r3
 8008e5c:	3601      	adds	r6, #1
 8008e5e:	e7f2      	b.n	8008e46 <__libc_init_array+0x1e>
 8008e60:	0800bd90 	.word	0x0800bd90
 8008e64:	0800bd90 	.word	0x0800bd90
 8008e68:	0800bd90 	.word	0x0800bd90
 8008e6c:	0800bd94 	.word	0x0800bd94

08008e70 <__retarget_lock_acquire_recursive>:
 8008e70:	4770      	bx	lr

08008e72 <__retarget_lock_release_recursive>:
 8008e72:	4770      	bx	lr

08008e74 <__assert_func>:
 8008e74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e76:	4614      	mov	r4, r2
 8008e78:	461a      	mov	r2, r3
 8008e7a:	4b09      	ldr	r3, [pc, #36]	; (8008ea0 <__assert_func+0x2c>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4605      	mov	r5, r0
 8008e80:	68d8      	ldr	r0, [r3, #12]
 8008e82:	b14c      	cbz	r4, 8008e98 <__assert_func+0x24>
 8008e84:	4b07      	ldr	r3, [pc, #28]	; (8008ea4 <__assert_func+0x30>)
 8008e86:	9100      	str	r1, [sp, #0]
 8008e88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e8c:	4906      	ldr	r1, [pc, #24]	; (8008ea8 <__assert_func+0x34>)
 8008e8e:	462b      	mov	r3, r5
 8008e90:	f001 fd0a 	bl	800a8a8 <fiprintf>
 8008e94:	f001 fd52 	bl	800a93c <abort>
 8008e98:	4b04      	ldr	r3, [pc, #16]	; (8008eac <__assert_func+0x38>)
 8008e9a:	461c      	mov	r4, r3
 8008e9c:	e7f3      	b.n	8008e86 <__assert_func+0x12>
 8008e9e:	bf00      	nop
 8008ea0:	20000068 	.word	0x20000068
 8008ea4:	0800ba63 	.word	0x0800ba63
 8008ea8:	0800ba70 	.word	0x0800ba70
 8008eac:	0800ba9e 	.word	0x0800ba9e

08008eb0 <quorem>:
 8008eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb4:	6903      	ldr	r3, [r0, #16]
 8008eb6:	690c      	ldr	r4, [r1, #16]
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	4607      	mov	r7, r0
 8008ebc:	db7e      	blt.n	8008fbc <quorem+0x10c>
 8008ebe:	3c01      	subs	r4, #1
 8008ec0:	f101 0814 	add.w	r8, r1, #20
 8008ec4:	f100 0514 	add.w	r5, r0, #20
 8008ec8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ecc:	9301      	str	r3, [sp, #4]
 8008ece:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ed2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ede:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ee2:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ee6:	d331      	bcc.n	8008f4c <quorem+0x9c>
 8008ee8:	f04f 0e00 	mov.w	lr, #0
 8008eec:	4640      	mov	r0, r8
 8008eee:	46ac      	mov	ip, r5
 8008ef0:	46f2      	mov	sl, lr
 8008ef2:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ef6:	b293      	uxth	r3, r2
 8008ef8:	fb06 e303 	mla	r3, r6, r3, lr
 8008efc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008f00:	0c1a      	lsrs	r2, r3, #16
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ebaa 0303 	sub.w	r3, sl, r3
 8008f08:	f8dc a000 	ldr.w	sl, [ip]
 8008f0c:	fa13 f38a 	uxtah	r3, r3, sl
 8008f10:	fb06 220e 	mla	r2, r6, lr, r2
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	9b00      	ldr	r3, [sp, #0]
 8008f18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008f1c:	b292      	uxth	r2, r2
 8008f1e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008f22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f26:	f8bd 3000 	ldrh.w	r3, [sp]
 8008f2a:	4581      	cmp	r9, r0
 8008f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f30:	f84c 3b04 	str.w	r3, [ip], #4
 8008f34:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008f38:	d2db      	bcs.n	8008ef2 <quorem+0x42>
 8008f3a:	f855 300b 	ldr.w	r3, [r5, fp]
 8008f3e:	b92b      	cbnz	r3, 8008f4c <quorem+0x9c>
 8008f40:	9b01      	ldr	r3, [sp, #4]
 8008f42:	3b04      	subs	r3, #4
 8008f44:	429d      	cmp	r5, r3
 8008f46:	461a      	mov	r2, r3
 8008f48:	d32c      	bcc.n	8008fa4 <quorem+0xf4>
 8008f4a:	613c      	str	r4, [r7, #16]
 8008f4c:	4638      	mov	r0, r7
 8008f4e:	f001 f9a5 	bl	800a29c <__mcmp>
 8008f52:	2800      	cmp	r0, #0
 8008f54:	db22      	blt.n	8008f9c <quorem+0xec>
 8008f56:	3601      	adds	r6, #1
 8008f58:	4629      	mov	r1, r5
 8008f5a:	2000      	movs	r0, #0
 8008f5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f60:	f8d1 c000 	ldr.w	ip, [r1]
 8008f64:	b293      	uxth	r3, r2
 8008f66:	1ac3      	subs	r3, r0, r3
 8008f68:	0c12      	lsrs	r2, r2, #16
 8008f6a:	fa13 f38c 	uxtah	r3, r3, ip
 8008f6e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008f72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f7c:	45c1      	cmp	r9, r8
 8008f7e:	f841 3b04 	str.w	r3, [r1], #4
 8008f82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f86:	d2e9      	bcs.n	8008f5c <quorem+0xac>
 8008f88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f90:	b922      	cbnz	r2, 8008f9c <quorem+0xec>
 8008f92:	3b04      	subs	r3, #4
 8008f94:	429d      	cmp	r5, r3
 8008f96:	461a      	mov	r2, r3
 8008f98:	d30a      	bcc.n	8008fb0 <quorem+0x100>
 8008f9a:	613c      	str	r4, [r7, #16]
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	b003      	add	sp, #12
 8008fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa4:	6812      	ldr	r2, [r2, #0]
 8008fa6:	3b04      	subs	r3, #4
 8008fa8:	2a00      	cmp	r2, #0
 8008faa:	d1ce      	bne.n	8008f4a <quorem+0x9a>
 8008fac:	3c01      	subs	r4, #1
 8008fae:	e7c9      	b.n	8008f44 <quorem+0x94>
 8008fb0:	6812      	ldr	r2, [r2, #0]
 8008fb2:	3b04      	subs	r3, #4
 8008fb4:	2a00      	cmp	r2, #0
 8008fb6:	d1f0      	bne.n	8008f9a <quorem+0xea>
 8008fb8:	3c01      	subs	r4, #1
 8008fba:	e7eb      	b.n	8008f94 <quorem+0xe4>
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	e7ee      	b.n	8008f9e <quorem+0xee>

08008fc0 <_dtoa_r>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	ed2d 8b04 	vpush	{d8-d9}
 8008fc8:	69c5      	ldr	r5, [r0, #28]
 8008fca:	b093      	sub	sp, #76	; 0x4c
 8008fcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008fd0:	ec57 6b10 	vmov	r6, r7, d0
 8008fd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008fd8:	9107      	str	r1, [sp, #28]
 8008fda:	4604      	mov	r4, r0
 8008fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8008fde:	930d      	str	r3, [sp, #52]	; 0x34
 8008fe0:	b975      	cbnz	r5, 8009000 <_dtoa_r+0x40>
 8008fe2:	2010      	movs	r0, #16
 8008fe4:	f000 fe2a 	bl	8009c3c <malloc>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	61e0      	str	r0, [r4, #28]
 8008fec:	b920      	cbnz	r0, 8008ff8 <_dtoa_r+0x38>
 8008fee:	4bae      	ldr	r3, [pc, #696]	; (80092a8 <_dtoa_r+0x2e8>)
 8008ff0:	21ef      	movs	r1, #239	; 0xef
 8008ff2:	48ae      	ldr	r0, [pc, #696]	; (80092ac <_dtoa_r+0x2ec>)
 8008ff4:	f7ff ff3e 	bl	8008e74 <__assert_func>
 8008ff8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008ffc:	6005      	str	r5, [r0, #0]
 8008ffe:	60c5      	str	r5, [r0, #12]
 8009000:	69e3      	ldr	r3, [r4, #28]
 8009002:	6819      	ldr	r1, [r3, #0]
 8009004:	b151      	cbz	r1, 800901c <_dtoa_r+0x5c>
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	604a      	str	r2, [r1, #4]
 800900a:	2301      	movs	r3, #1
 800900c:	4093      	lsls	r3, r2
 800900e:	608b      	str	r3, [r1, #8]
 8009010:	4620      	mov	r0, r4
 8009012:	f000 ff07 	bl	8009e24 <_Bfree>
 8009016:	69e3      	ldr	r3, [r4, #28]
 8009018:	2200      	movs	r2, #0
 800901a:	601a      	str	r2, [r3, #0]
 800901c:	1e3b      	subs	r3, r7, #0
 800901e:	bfbb      	ittet	lt
 8009020:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009024:	9303      	strlt	r3, [sp, #12]
 8009026:	2300      	movge	r3, #0
 8009028:	2201      	movlt	r2, #1
 800902a:	bfac      	ite	ge
 800902c:	f8c8 3000 	strge.w	r3, [r8]
 8009030:	f8c8 2000 	strlt.w	r2, [r8]
 8009034:	4b9e      	ldr	r3, [pc, #632]	; (80092b0 <_dtoa_r+0x2f0>)
 8009036:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800903a:	ea33 0308 	bics.w	r3, r3, r8
 800903e:	d11b      	bne.n	8009078 <_dtoa_r+0xb8>
 8009040:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009042:	f242 730f 	movw	r3, #9999	; 0x270f
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800904c:	4333      	orrs	r3, r6
 800904e:	f000 8593 	beq.w	8009b78 <_dtoa_r+0xbb8>
 8009052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009054:	b963      	cbnz	r3, 8009070 <_dtoa_r+0xb0>
 8009056:	4b97      	ldr	r3, [pc, #604]	; (80092b4 <_dtoa_r+0x2f4>)
 8009058:	e027      	b.n	80090aa <_dtoa_r+0xea>
 800905a:	4b97      	ldr	r3, [pc, #604]	; (80092b8 <_dtoa_r+0x2f8>)
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	3308      	adds	r3, #8
 8009060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009062:	6013      	str	r3, [r2, #0]
 8009064:	9800      	ldr	r0, [sp, #0]
 8009066:	b013      	add	sp, #76	; 0x4c
 8009068:	ecbd 8b04 	vpop	{d8-d9}
 800906c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009070:	4b90      	ldr	r3, [pc, #576]	; (80092b4 <_dtoa_r+0x2f4>)
 8009072:	9300      	str	r3, [sp, #0]
 8009074:	3303      	adds	r3, #3
 8009076:	e7f3      	b.n	8009060 <_dtoa_r+0xa0>
 8009078:	ed9d 7b02 	vldr	d7, [sp, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	ec51 0b17 	vmov	r0, r1, d7
 8009082:	eeb0 8a47 	vmov.f32	s16, s14
 8009086:	eef0 8a67 	vmov.f32	s17, s15
 800908a:	2300      	movs	r3, #0
 800908c:	f7f7 fd44 	bl	8000b18 <__aeabi_dcmpeq>
 8009090:	4681      	mov	r9, r0
 8009092:	b160      	cbz	r0, 80090ae <_dtoa_r+0xee>
 8009094:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009096:	2301      	movs	r3, #1
 8009098:	6013      	str	r3, [r2, #0]
 800909a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800909c:	2b00      	cmp	r3, #0
 800909e:	f000 8568 	beq.w	8009b72 <_dtoa_r+0xbb2>
 80090a2:	4b86      	ldr	r3, [pc, #536]	; (80092bc <_dtoa_r+0x2fc>)
 80090a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80090a6:	6013      	str	r3, [r2, #0]
 80090a8:	3b01      	subs	r3, #1
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	e7da      	b.n	8009064 <_dtoa_r+0xa4>
 80090ae:	aa10      	add	r2, sp, #64	; 0x40
 80090b0:	a911      	add	r1, sp, #68	; 0x44
 80090b2:	4620      	mov	r0, r4
 80090b4:	eeb0 0a48 	vmov.f32	s0, s16
 80090b8:	eef0 0a68 	vmov.f32	s1, s17
 80090bc:	f001 f994 	bl	800a3e8 <__d2b>
 80090c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80090c4:	4682      	mov	sl, r0
 80090c6:	2d00      	cmp	r5, #0
 80090c8:	d07f      	beq.n	80091ca <_dtoa_r+0x20a>
 80090ca:	ee18 3a90 	vmov	r3, s17
 80090ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80090d6:	ec51 0b18 	vmov	r0, r1, d8
 80090da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80090de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80090e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80090e6:	4619      	mov	r1, r3
 80090e8:	2200      	movs	r2, #0
 80090ea:	4b75      	ldr	r3, [pc, #468]	; (80092c0 <_dtoa_r+0x300>)
 80090ec:	f7f7 f8f4 	bl	80002d8 <__aeabi_dsub>
 80090f0:	a367      	add	r3, pc, #412	; (adr r3, 8009290 <_dtoa_r+0x2d0>)
 80090f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f6:	f7f7 faa7 	bl	8000648 <__aeabi_dmul>
 80090fa:	a367      	add	r3, pc, #412	; (adr r3, 8009298 <_dtoa_r+0x2d8>)
 80090fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009100:	f7f7 f8ec 	bl	80002dc <__adddf3>
 8009104:	4606      	mov	r6, r0
 8009106:	4628      	mov	r0, r5
 8009108:	460f      	mov	r7, r1
 800910a:	f7f7 fa33 	bl	8000574 <__aeabi_i2d>
 800910e:	a364      	add	r3, pc, #400	; (adr r3, 80092a0 <_dtoa_r+0x2e0>)
 8009110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009114:	f7f7 fa98 	bl	8000648 <__aeabi_dmul>
 8009118:	4602      	mov	r2, r0
 800911a:	460b      	mov	r3, r1
 800911c:	4630      	mov	r0, r6
 800911e:	4639      	mov	r1, r7
 8009120:	f7f7 f8dc 	bl	80002dc <__adddf3>
 8009124:	4606      	mov	r6, r0
 8009126:	460f      	mov	r7, r1
 8009128:	f7f7 fd3e 	bl	8000ba8 <__aeabi_d2iz>
 800912c:	2200      	movs	r2, #0
 800912e:	4683      	mov	fp, r0
 8009130:	2300      	movs	r3, #0
 8009132:	4630      	mov	r0, r6
 8009134:	4639      	mov	r1, r7
 8009136:	f7f7 fcf9 	bl	8000b2c <__aeabi_dcmplt>
 800913a:	b148      	cbz	r0, 8009150 <_dtoa_r+0x190>
 800913c:	4658      	mov	r0, fp
 800913e:	f7f7 fa19 	bl	8000574 <__aeabi_i2d>
 8009142:	4632      	mov	r2, r6
 8009144:	463b      	mov	r3, r7
 8009146:	f7f7 fce7 	bl	8000b18 <__aeabi_dcmpeq>
 800914a:	b908      	cbnz	r0, 8009150 <_dtoa_r+0x190>
 800914c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009150:	f1bb 0f16 	cmp.w	fp, #22
 8009154:	d857      	bhi.n	8009206 <_dtoa_r+0x246>
 8009156:	4b5b      	ldr	r3, [pc, #364]	; (80092c4 <_dtoa_r+0x304>)
 8009158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800915c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009160:	ec51 0b18 	vmov	r0, r1, d8
 8009164:	f7f7 fce2 	bl	8000b2c <__aeabi_dcmplt>
 8009168:	2800      	cmp	r0, #0
 800916a:	d04e      	beq.n	800920a <_dtoa_r+0x24a>
 800916c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009170:	2300      	movs	r3, #0
 8009172:	930c      	str	r3, [sp, #48]	; 0x30
 8009174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009176:	1b5b      	subs	r3, r3, r5
 8009178:	1e5a      	subs	r2, r3, #1
 800917a:	bf45      	ittet	mi
 800917c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009180:	9305      	strmi	r3, [sp, #20]
 8009182:	2300      	movpl	r3, #0
 8009184:	2300      	movmi	r3, #0
 8009186:	9206      	str	r2, [sp, #24]
 8009188:	bf54      	ite	pl
 800918a:	9305      	strpl	r3, [sp, #20]
 800918c:	9306      	strmi	r3, [sp, #24]
 800918e:	f1bb 0f00 	cmp.w	fp, #0
 8009192:	db3c      	blt.n	800920e <_dtoa_r+0x24e>
 8009194:	9b06      	ldr	r3, [sp, #24]
 8009196:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800919a:	445b      	add	r3, fp
 800919c:	9306      	str	r3, [sp, #24]
 800919e:	2300      	movs	r3, #0
 80091a0:	9308      	str	r3, [sp, #32]
 80091a2:	9b07      	ldr	r3, [sp, #28]
 80091a4:	2b09      	cmp	r3, #9
 80091a6:	d868      	bhi.n	800927a <_dtoa_r+0x2ba>
 80091a8:	2b05      	cmp	r3, #5
 80091aa:	bfc4      	itt	gt
 80091ac:	3b04      	subgt	r3, #4
 80091ae:	9307      	strgt	r3, [sp, #28]
 80091b0:	9b07      	ldr	r3, [sp, #28]
 80091b2:	f1a3 0302 	sub.w	r3, r3, #2
 80091b6:	bfcc      	ite	gt
 80091b8:	2500      	movgt	r5, #0
 80091ba:	2501      	movle	r5, #1
 80091bc:	2b03      	cmp	r3, #3
 80091be:	f200 8085 	bhi.w	80092cc <_dtoa_r+0x30c>
 80091c2:	e8df f003 	tbb	[pc, r3]
 80091c6:	3b2e      	.short	0x3b2e
 80091c8:	5839      	.short	0x5839
 80091ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80091ce:	441d      	add	r5, r3
 80091d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80091d4:	2b20      	cmp	r3, #32
 80091d6:	bfc1      	itttt	gt
 80091d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80091dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80091e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80091e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80091e8:	bfd6      	itet	le
 80091ea:	f1c3 0320 	rsble	r3, r3, #32
 80091ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80091f2:	fa06 f003 	lslle.w	r0, r6, r3
 80091f6:	f7f7 f9ad 	bl	8000554 <__aeabi_ui2d>
 80091fa:	2201      	movs	r2, #1
 80091fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009200:	3d01      	subs	r5, #1
 8009202:	920e      	str	r2, [sp, #56]	; 0x38
 8009204:	e76f      	b.n	80090e6 <_dtoa_r+0x126>
 8009206:	2301      	movs	r3, #1
 8009208:	e7b3      	b.n	8009172 <_dtoa_r+0x1b2>
 800920a:	900c      	str	r0, [sp, #48]	; 0x30
 800920c:	e7b2      	b.n	8009174 <_dtoa_r+0x1b4>
 800920e:	9b05      	ldr	r3, [sp, #20]
 8009210:	eba3 030b 	sub.w	r3, r3, fp
 8009214:	9305      	str	r3, [sp, #20]
 8009216:	f1cb 0300 	rsb	r3, fp, #0
 800921a:	9308      	str	r3, [sp, #32]
 800921c:	2300      	movs	r3, #0
 800921e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009220:	e7bf      	b.n	80091a2 <_dtoa_r+0x1e2>
 8009222:	2300      	movs	r3, #0
 8009224:	9309      	str	r3, [sp, #36]	; 0x24
 8009226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc52      	bgt.n	80092d2 <_dtoa_r+0x312>
 800922c:	2301      	movs	r3, #1
 800922e:	9301      	str	r3, [sp, #4]
 8009230:	9304      	str	r3, [sp, #16]
 8009232:	461a      	mov	r2, r3
 8009234:	920a      	str	r2, [sp, #40]	; 0x28
 8009236:	e00b      	b.n	8009250 <_dtoa_r+0x290>
 8009238:	2301      	movs	r3, #1
 800923a:	e7f3      	b.n	8009224 <_dtoa_r+0x264>
 800923c:	2300      	movs	r3, #0
 800923e:	9309      	str	r3, [sp, #36]	; 0x24
 8009240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009242:	445b      	add	r3, fp
 8009244:	9301      	str	r3, [sp, #4]
 8009246:	3301      	adds	r3, #1
 8009248:	2b01      	cmp	r3, #1
 800924a:	9304      	str	r3, [sp, #16]
 800924c:	bfb8      	it	lt
 800924e:	2301      	movlt	r3, #1
 8009250:	69e0      	ldr	r0, [r4, #28]
 8009252:	2100      	movs	r1, #0
 8009254:	2204      	movs	r2, #4
 8009256:	f102 0614 	add.w	r6, r2, #20
 800925a:	429e      	cmp	r6, r3
 800925c:	d93d      	bls.n	80092da <_dtoa_r+0x31a>
 800925e:	6041      	str	r1, [r0, #4]
 8009260:	4620      	mov	r0, r4
 8009262:	f000 fd9f 	bl	8009da4 <_Balloc>
 8009266:	9000      	str	r0, [sp, #0]
 8009268:	2800      	cmp	r0, #0
 800926a:	d139      	bne.n	80092e0 <_dtoa_r+0x320>
 800926c:	4b16      	ldr	r3, [pc, #88]	; (80092c8 <_dtoa_r+0x308>)
 800926e:	4602      	mov	r2, r0
 8009270:	f240 11af 	movw	r1, #431	; 0x1af
 8009274:	e6bd      	b.n	8008ff2 <_dtoa_r+0x32>
 8009276:	2301      	movs	r3, #1
 8009278:	e7e1      	b.n	800923e <_dtoa_r+0x27e>
 800927a:	2501      	movs	r5, #1
 800927c:	2300      	movs	r3, #0
 800927e:	9307      	str	r3, [sp, #28]
 8009280:	9509      	str	r5, [sp, #36]	; 0x24
 8009282:	f04f 33ff 	mov.w	r3, #4294967295
 8009286:	9301      	str	r3, [sp, #4]
 8009288:	9304      	str	r3, [sp, #16]
 800928a:	2200      	movs	r2, #0
 800928c:	2312      	movs	r3, #18
 800928e:	e7d1      	b.n	8009234 <_dtoa_r+0x274>
 8009290:	636f4361 	.word	0x636f4361
 8009294:	3fd287a7 	.word	0x3fd287a7
 8009298:	8b60c8b3 	.word	0x8b60c8b3
 800929c:	3fc68a28 	.word	0x3fc68a28
 80092a0:	509f79fb 	.word	0x509f79fb
 80092a4:	3fd34413 	.word	0x3fd34413
 80092a8:	0800b9c0 	.word	0x0800b9c0
 80092ac:	0800baac 	.word	0x0800baac
 80092b0:	7ff00000 	.word	0x7ff00000
 80092b4:	0800baa8 	.word	0x0800baa8
 80092b8:	0800ba9f 	.word	0x0800ba9f
 80092bc:	0800ba40 	.word	0x0800ba40
 80092c0:	3ff80000 	.word	0x3ff80000
 80092c4:	0800bb98 	.word	0x0800bb98
 80092c8:	0800bb04 	.word	0x0800bb04
 80092cc:	2301      	movs	r3, #1
 80092ce:	9309      	str	r3, [sp, #36]	; 0x24
 80092d0:	e7d7      	b.n	8009282 <_dtoa_r+0x2c2>
 80092d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	9304      	str	r3, [sp, #16]
 80092d8:	e7ba      	b.n	8009250 <_dtoa_r+0x290>
 80092da:	3101      	adds	r1, #1
 80092dc:	0052      	lsls	r2, r2, #1
 80092de:	e7ba      	b.n	8009256 <_dtoa_r+0x296>
 80092e0:	69e3      	ldr	r3, [r4, #28]
 80092e2:	9a00      	ldr	r2, [sp, #0]
 80092e4:	601a      	str	r2, [r3, #0]
 80092e6:	9b04      	ldr	r3, [sp, #16]
 80092e8:	2b0e      	cmp	r3, #14
 80092ea:	f200 80a8 	bhi.w	800943e <_dtoa_r+0x47e>
 80092ee:	2d00      	cmp	r5, #0
 80092f0:	f000 80a5 	beq.w	800943e <_dtoa_r+0x47e>
 80092f4:	f1bb 0f00 	cmp.w	fp, #0
 80092f8:	dd38      	ble.n	800936c <_dtoa_r+0x3ac>
 80092fa:	4bc0      	ldr	r3, [pc, #768]	; (80095fc <_dtoa_r+0x63c>)
 80092fc:	f00b 020f 	and.w	r2, fp, #15
 8009300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009304:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009308:	e9d3 6700 	ldrd	r6, r7, [r3]
 800930c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009310:	d019      	beq.n	8009346 <_dtoa_r+0x386>
 8009312:	4bbb      	ldr	r3, [pc, #748]	; (8009600 <_dtoa_r+0x640>)
 8009314:	ec51 0b18 	vmov	r0, r1, d8
 8009318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800931c:	f7f7 fabe 	bl	800089c <__aeabi_ddiv>
 8009320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009324:	f008 080f 	and.w	r8, r8, #15
 8009328:	2503      	movs	r5, #3
 800932a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009600 <_dtoa_r+0x640>
 800932e:	f1b8 0f00 	cmp.w	r8, #0
 8009332:	d10a      	bne.n	800934a <_dtoa_r+0x38a>
 8009334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009338:	4632      	mov	r2, r6
 800933a:	463b      	mov	r3, r7
 800933c:	f7f7 faae 	bl	800089c <__aeabi_ddiv>
 8009340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009344:	e02b      	b.n	800939e <_dtoa_r+0x3de>
 8009346:	2502      	movs	r5, #2
 8009348:	e7ef      	b.n	800932a <_dtoa_r+0x36a>
 800934a:	f018 0f01 	tst.w	r8, #1
 800934e:	d008      	beq.n	8009362 <_dtoa_r+0x3a2>
 8009350:	4630      	mov	r0, r6
 8009352:	4639      	mov	r1, r7
 8009354:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009358:	f7f7 f976 	bl	8000648 <__aeabi_dmul>
 800935c:	3501      	adds	r5, #1
 800935e:	4606      	mov	r6, r0
 8009360:	460f      	mov	r7, r1
 8009362:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009366:	f109 0908 	add.w	r9, r9, #8
 800936a:	e7e0      	b.n	800932e <_dtoa_r+0x36e>
 800936c:	f000 809f 	beq.w	80094ae <_dtoa_r+0x4ee>
 8009370:	f1cb 0600 	rsb	r6, fp, #0
 8009374:	4ba1      	ldr	r3, [pc, #644]	; (80095fc <_dtoa_r+0x63c>)
 8009376:	4fa2      	ldr	r7, [pc, #648]	; (8009600 <_dtoa_r+0x640>)
 8009378:	f006 020f 	and.w	r2, r6, #15
 800937c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009384:	ec51 0b18 	vmov	r0, r1, d8
 8009388:	f7f7 f95e 	bl	8000648 <__aeabi_dmul>
 800938c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009390:	1136      	asrs	r6, r6, #4
 8009392:	2300      	movs	r3, #0
 8009394:	2502      	movs	r5, #2
 8009396:	2e00      	cmp	r6, #0
 8009398:	d17e      	bne.n	8009498 <_dtoa_r+0x4d8>
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1d0      	bne.n	8009340 <_dtoa_r+0x380>
 800939e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8084 	beq.w	80094b2 <_dtoa_r+0x4f2>
 80093aa:	4b96      	ldr	r3, [pc, #600]	; (8009604 <_dtoa_r+0x644>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	4640      	mov	r0, r8
 80093b0:	4649      	mov	r1, r9
 80093b2:	f7f7 fbbb 	bl	8000b2c <__aeabi_dcmplt>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d07b      	beq.n	80094b2 <_dtoa_r+0x4f2>
 80093ba:	9b04      	ldr	r3, [sp, #16]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d078      	beq.n	80094b2 <_dtoa_r+0x4f2>
 80093c0:	9b01      	ldr	r3, [sp, #4]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	dd39      	ble.n	800943a <_dtoa_r+0x47a>
 80093c6:	4b90      	ldr	r3, [pc, #576]	; (8009608 <_dtoa_r+0x648>)
 80093c8:	2200      	movs	r2, #0
 80093ca:	4640      	mov	r0, r8
 80093cc:	4649      	mov	r1, r9
 80093ce:	f7f7 f93b 	bl	8000648 <__aeabi_dmul>
 80093d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093d6:	9e01      	ldr	r6, [sp, #4]
 80093d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80093dc:	3501      	adds	r5, #1
 80093de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80093e2:	4628      	mov	r0, r5
 80093e4:	f7f7 f8c6 	bl	8000574 <__aeabi_i2d>
 80093e8:	4642      	mov	r2, r8
 80093ea:	464b      	mov	r3, r9
 80093ec:	f7f7 f92c 	bl	8000648 <__aeabi_dmul>
 80093f0:	4b86      	ldr	r3, [pc, #536]	; (800960c <_dtoa_r+0x64c>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	f7f6 ff72 	bl	80002dc <__adddf3>
 80093f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80093fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009400:	9303      	str	r3, [sp, #12]
 8009402:	2e00      	cmp	r6, #0
 8009404:	d158      	bne.n	80094b8 <_dtoa_r+0x4f8>
 8009406:	4b82      	ldr	r3, [pc, #520]	; (8009610 <_dtoa_r+0x650>)
 8009408:	2200      	movs	r2, #0
 800940a:	4640      	mov	r0, r8
 800940c:	4649      	mov	r1, r9
 800940e:	f7f6 ff63 	bl	80002d8 <__aeabi_dsub>
 8009412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009416:	4680      	mov	r8, r0
 8009418:	4689      	mov	r9, r1
 800941a:	f7f7 fba5 	bl	8000b68 <__aeabi_dcmpgt>
 800941e:	2800      	cmp	r0, #0
 8009420:	f040 8296 	bne.w	8009950 <_dtoa_r+0x990>
 8009424:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009428:	4640      	mov	r0, r8
 800942a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800942e:	4649      	mov	r1, r9
 8009430:	f7f7 fb7c 	bl	8000b2c <__aeabi_dcmplt>
 8009434:	2800      	cmp	r0, #0
 8009436:	f040 8289 	bne.w	800994c <_dtoa_r+0x98c>
 800943a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800943e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009440:	2b00      	cmp	r3, #0
 8009442:	f2c0 814e 	blt.w	80096e2 <_dtoa_r+0x722>
 8009446:	f1bb 0f0e 	cmp.w	fp, #14
 800944a:	f300 814a 	bgt.w	80096e2 <_dtoa_r+0x722>
 800944e:	4b6b      	ldr	r3, [pc, #428]	; (80095fc <_dtoa_r+0x63c>)
 8009450:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009454:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800945a:	2b00      	cmp	r3, #0
 800945c:	f280 80dc 	bge.w	8009618 <_dtoa_r+0x658>
 8009460:	9b04      	ldr	r3, [sp, #16]
 8009462:	2b00      	cmp	r3, #0
 8009464:	f300 80d8 	bgt.w	8009618 <_dtoa_r+0x658>
 8009468:	f040 826f 	bne.w	800994a <_dtoa_r+0x98a>
 800946c:	4b68      	ldr	r3, [pc, #416]	; (8009610 <_dtoa_r+0x650>)
 800946e:	2200      	movs	r2, #0
 8009470:	4640      	mov	r0, r8
 8009472:	4649      	mov	r1, r9
 8009474:	f7f7 f8e8 	bl	8000648 <__aeabi_dmul>
 8009478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800947c:	f7f7 fb6a 	bl	8000b54 <__aeabi_dcmpge>
 8009480:	9e04      	ldr	r6, [sp, #16]
 8009482:	4637      	mov	r7, r6
 8009484:	2800      	cmp	r0, #0
 8009486:	f040 8245 	bne.w	8009914 <_dtoa_r+0x954>
 800948a:	9d00      	ldr	r5, [sp, #0]
 800948c:	2331      	movs	r3, #49	; 0x31
 800948e:	f805 3b01 	strb.w	r3, [r5], #1
 8009492:	f10b 0b01 	add.w	fp, fp, #1
 8009496:	e241      	b.n	800991c <_dtoa_r+0x95c>
 8009498:	07f2      	lsls	r2, r6, #31
 800949a:	d505      	bpl.n	80094a8 <_dtoa_r+0x4e8>
 800949c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094a0:	f7f7 f8d2 	bl	8000648 <__aeabi_dmul>
 80094a4:	3501      	adds	r5, #1
 80094a6:	2301      	movs	r3, #1
 80094a8:	1076      	asrs	r6, r6, #1
 80094aa:	3708      	adds	r7, #8
 80094ac:	e773      	b.n	8009396 <_dtoa_r+0x3d6>
 80094ae:	2502      	movs	r5, #2
 80094b0:	e775      	b.n	800939e <_dtoa_r+0x3de>
 80094b2:	9e04      	ldr	r6, [sp, #16]
 80094b4:	465f      	mov	r7, fp
 80094b6:	e792      	b.n	80093de <_dtoa_r+0x41e>
 80094b8:	9900      	ldr	r1, [sp, #0]
 80094ba:	4b50      	ldr	r3, [pc, #320]	; (80095fc <_dtoa_r+0x63c>)
 80094bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80094c0:	4431      	add	r1, r6
 80094c2:	9102      	str	r1, [sp, #8]
 80094c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094c6:	eeb0 9a47 	vmov.f32	s18, s14
 80094ca:	eef0 9a67 	vmov.f32	s19, s15
 80094ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80094d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80094d6:	2900      	cmp	r1, #0
 80094d8:	d044      	beq.n	8009564 <_dtoa_r+0x5a4>
 80094da:	494e      	ldr	r1, [pc, #312]	; (8009614 <_dtoa_r+0x654>)
 80094dc:	2000      	movs	r0, #0
 80094de:	f7f7 f9dd 	bl	800089c <__aeabi_ddiv>
 80094e2:	ec53 2b19 	vmov	r2, r3, d9
 80094e6:	f7f6 fef7 	bl	80002d8 <__aeabi_dsub>
 80094ea:	9d00      	ldr	r5, [sp, #0]
 80094ec:	ec41 0b19 	vmov	d9, r0, r1
 80094f0:	4649      	mov	r1, r9
 80094f2:	4640      	mov	r0, r8
 80094f4:	f7f7 fb58 	bl	8000ba8 <__aeabi_d2iz>
 80094f8:	4606      	mov	r6, r0
 80094fa:	f7f7 f83b 	bl	8000574 <__aeabi_i2d>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	4640      	mov	r0, r8
 8009504:	4649      	mov	r1, r9
 8009506:	f7f6 fee7 	bl	80002d8 <__aeabi_dsub>
 800950a:	3630      	adds	r6, #48	; 0x30
 800950c:	f805 6b01 	strb.w	r6, [r5], #1
 8009510:	ec53 2b19 	vmov	r2, r3, d9
 8009514:	4680      	mov	r8, r0
 8009516:	4689      	mov	r9, r1
 8009518:	f7f7 fb08 	bl	8000b2c <__aeabi_dcmplt>
 800951c:	2800      	cmp	r0, #0
 800951e:	d164      	bne.n	80095ea <_dtoa_r+0x62a>
 8009520:	4642      	mov	r2, r8
 8009522:	464b      	mov	r3, r9
 8009524:	4937      	ldr	r1, [pc, #220]	; (8009604 <_dtoa_r+0x644>)
 8009526:	2000      	movs	r0, #0
 8009528:	f7f6 fed6 	bl	80002d8 <__aeabi_dsub>
 800952c:	ec53 2b19 	vmov	r2, r3, d9
 8009530:	f7f7 fafc 	bl	8000b2c <__aeabi_dcmplt>
 8009534:	2800      	cmp	r0, #0
 8009536:	f040 80b6 	bne.w	80096a6 <_dtoa_r+0x6e6>
 800953a:	9b02      	ldr	r3, [sp, #8]
 800953c:	429d      	cmp	r5, r3
 800953e:	f43f af7c 	beq.w	800943a <_dtoa_r+0x47a>
 8009542:	4b31      	ldr	r3, [pc, #196]	; (8009608 <_dtoa_r+0x648>)
 8009544:	ec51 0b19 	vmov	r0, r1, d9
 8009548:	2200      	movs	r2, #0
 800954a:	f7f7 f87d 	bl	8000648 <__aeabi_dmul>
 800954e:	4b2e      	ldr	r3, [pc, #184]	; (8009608 <_dtoa_r+0x648>)
 8009550:	ec41 0b19 	vmov	d9, r0, r1
 8009554:	2200      	movs	r2, #0
 8009556:	4640      	mov	r0, r8
 8009558:	4649      	mov	r1, r9
 800955a:	f7f7 f875 	bl	8000648 <__aeabi_dmul>
 800955e:	4680      	mov	r8, r0
 8009560:	4689      	mov	r9, r1
 8009562:	e7c5      	b.n	80094f0 <_dtoa_r+0x530>
 8009564:	ec51 0b17 	vmov	r0, r1, d7
 8009568:	f7f7 f86e 	bl	8000648 <__aeabi_dmul>
 800956c:	9b02      	ldr	r3, [sp, #8]
 800956e:	9d00      	ldr	r5, [sp, #0]
 8009570:	930f      	str	r3, [sp, #60]	; 0x3c
 8009572:	ec41 0b19 	vmov	d9, r0, r1
 8009576:	4649      	mov	r1, r9
 8009578:	4640      	mov	r0, r8
 800957a:	f7f7 fb15 	bl	8000ba8 <__aeabi_d2iz>
 800957e:	4606      	mov	r6, r0
 8009580:	f7f6 fff8 	bl	8000574 <__aeabi_i2d>
 8009584:	3630      	adds	r6, #48	; 0x30
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	4640      	mov	r0, r8
 800958c:	4649      	mov	r1, r9
 800958e:	f7f6 fea3 	bl	80002d8 <__aeabi_dsub>
 8009592:	f805 6b01 	strb.w	r6, [r5], #1
 8009596:	9b02      	ldr	r3, [sp, #8]
 8009598:	429d      	cmp	r5, r3
 800959a:	4680      	mov	r8, r0
 800959c:	4689      	mov	r9, r1
 800959e:	f04f 0200 	mov.w	r2, #0
 80095a2:	d124      	bne.n	80095ee <_dtoa_r+0x62e>
 80095a4:	4b1b      	ldr	r3, [pc, #108]	; (8009614 <_dtoa_r+0x654>)
 80095a6:	ec51 0b19 	vmov	r0, r1, d9
 80095aa:	f7f6 fe97 	bl	80002dc <__adddf3>
 80095ae:	4602      	mov	r2, r0
 80095b0:	460b      	mov	r3, r1
 80095b2:	4640      	mov	r0, r8
 80095b4:	4649      	mov	r1, r9
 80095b6:	f7f7 fad7 	bl	8000b68 <__aeabi_dcmpgt>
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d173      	bne.n	80096a6 <_dtoa_r+0x6e6>
 80095be:	ec53 2b19 	vmov	r2, r3, d9
 80095c2:	4914      	ldr	r1, [pc, #80]	; (8009614 <_dtoa_r+0x654>)
 80095c4:	2000      	movs	r0, #0
 80095c6:	f7f6 fe87 	bl	80002d8 <__aeabi_dsub>
 80095ca:	4602      	mov	r2, r0
 80095cc:	460b      	mov	r3, r1
 80095ce:	4640      	mov	r0, r8
 80095d0:	4649      	mov	r1, r9
 80095d2:	f7f7 faab 	bl	8000b2c <__aeabi_dcmplt>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	f43f af2f 	beq.w	800943a <_dtoa_r+0x47a>
 80095dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80095de:	1e6b      	subs	r3, r5, #1
 80095e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80095e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80095e6:	2b30      	cmp	r3, #48	; 0x30
 80095e8:	d0f8      	beq.n	80095dc <_dtoa_r+0x61c>
 80095ea:	46bb      	mov	fp, r7
 80095ec:	e04a      	b.n	8009684 <_dtoa_r+0x6c4>
 80095ee:	4b06      	ldr	r3, [pc, #24]	; (8009608 <_dtoa_r+0x648>)
 80095f0:	f7f7 f82a 	bl	8000648 <__aeabi_dmul>
 80095f4:	4680      	mov	r8, r0
 80095f6:	4689      	mov	r9, r1
 80095f8:	e7bd      	b.n	8009576 <_dtoa_r+0x5b6>
 80095fa:	bf00      	nop
 80095fc:	0800bb98 	.word	0x0800bb98
 8009600:	0800bb70 	.word	0x0800bb70
 8009604:	3ff00000 	.word	0x3ff00000
 8009608:	40240000 	.word	0x40240000
 800960c:	401c0000 	.word	0x401c0000
 8009610:	40140000 	.word	0x40140000
 8009614:	3fe00000 	.word	0x3fe00000
 8009618:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800961c:	9d00      	ldr	r5, [sp, #0]
 800961e:	4642      	mov	r2, r8
 8009620:	464b      	mov	r3, r9
 8009622:	4630      	mov	r0, r6
 8009624:	4639      	mov	r1, r7
 8009626:	f7f7 f939 	bl	800089c <__aeabi_ddiv>
 800962a:	f7f7 fabd 	bl	8000ba8 <__aeabi_d2iz>
 800962e:	9001      	str	r0, [sp, #4]
 8009630:	f7f6 ffa0 	bl	8000574 <__aeabi_i2d>
 8009634:	4642      	mov	r2, r8
 8009636:	464b      	mov	r3, r9
 8009638:	f7f7 f806 	bl	8000648 <__aeabi_dmul>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4630      	mov	r0, r6
 8009642:	4639      	mov	r1, r7
 8009644:	f7f6 fe48 	bl	80002d8 <__aeabi_dsub>
 8009648:	9e01      	ldr	r6, [sp, #4]
 800964a:	9f04      	ldr	r7, [sp, #16]
 800964c:	3630      	adds	r6, #48	; 0x30
 800964e:	f805 6b01 	strb.w	r6, [r5], #1
 8009652:	9e00      	ldr	r6, [sp, #0]
 8009654:	1bae      	subs	r6, r5, r6
 8009656:	42b7      	cmp	r7, r6
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
 800965c:	d134      	bne.n	80096c8 <_dtoa_r+0x708>
 800965e:	f7f6 fe3d 	bl	80002dc <__adddf3>
 8009662:	4642      	mov	r2, r8
 8009664:	464b      	mov	r3, r9
 8009666:	4606      	mov	r6, r0
 8009668:	460f      	mov	r7, r1
 800966a:	f7f7 fa7d 	bl	8000b68 <__aeabi_dcmpgt>
 800966e:	b9c8      	cbnz	r0, 80096a4 <_dtoa_r+0x6e4>
 8009670:	4642      	mov	r2, r8
 8009672:	464b      	mov	r3, r9
 8009674:	4630      	mov	r0, r6
 8009676:	4639      	mov	r1, r7
 8009678:	f7f7 fa4e 	bl	8000b18 <__aeabi_dcmpeq>
 800967c:	b110      	cbz	r0, 8009684 <_dtoa_r+0x6c4>
 800967e:	9b01      	ldr	r3, [sp, #4]
 8009680:	07db      	lsls	r3, r3, #31
 8009682:	d40f      	bmi.n	80096a4 <_dtoa_r+0x6e4>
 8009684:	4651      	mov	r1, sl
 8009686:	4620      	mov	r0, r4
 8009688:	f000 fbcc 	bl	8009e24 <_Bfree>
 800968c:	2300      	movs	r3, #0
 800968e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009690:	702b      	strb	r3, [r5, #0]
 8009692:	f10b 0301 	add.w	r3, fp, #1
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800969a:	2b00      	cmp	r3, #0
 800969c:	f43f ace2 	beq.w	8009064 <_dtoa_r+0xa4>
 80096a0:	601d      	str	r5, [r3, #0]
 80096a2:	e4df      	b.n	8009064 <_dtoa_r+0xa4>
 80096a4:	465f      	mov	r7, fp
 80096a6:	462b      	mov	r3, r5
 80096a8:	461d      	mov	r5, r3
 80096aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096ae:	2a39      	cmp	r2, #57	; 0x39
 80096b0:	d106      	bne.n	80096c0 <_dtoa_r+0x700>
 80096b2:	9a00      	ldr	r2, [sp, #0]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d1f7      	bne.n	80096a8 <_dtoa_r+0x6e8>
 80096b8:	9900      	ldr	r1, [sp, #0]
 80096ba:	2230      	movs	r2, #48	; 0x30
 80096bc:	3701      	adds	r7, #1
 80096be:	700a      	strb	r2, [r1, #0]
 80096c0:	781a      	ldrb	r2, [r3, #0]
 80096c2:	3201      	adds	r2, #1
 80096c4:	701a      	strb	r2, [r3, #0]
 80096c6:	e790      	b.n	80095ea <_dtoa_r+0x62a>
 80096c8:	4ba3      	ldr	r3, [pc, #652]	; (8009958 <_dtoa_r+0x998>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	f7f6 ffbc 	bl	8000648 <__aeabi_dmul>
 80096d0:	2200      	movs	r2, #0
 80096d2:	2300      	movs	r3, #0
 80096d4:	4606      	mov	r6, r0
 80096d6:	460f      	mov	r7, r1
 80096d8:	f7f7 fa1e 	bl	8000b18 <__aeabi_dcmpeq>
 80096dc:	2800      	cmp	r0, #0
 80096de:	d09e      	beq.n	800961e <_dtoa_r+0x65e>
 80096e0:	e7d0      	b.n	8009684 <_dtoa_r+0x6c4>
 80096e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096e4:	2a00      	cmp	r2, #0
 80096e6:	f000 80ca 	beq.w	800987e <_dtoa_r+0x8be>
 80096ea:	9a07      	ldr	r2, [sp, #28]
 80096ec:	2a01      	cmp	r2, #1
 80096ee:	f300 80ad 	bgt.w	800984c <_dtoa_r+0x88c>
 80096f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80096f4:	2a00      	cmp	r2, #0
 80096f6:	f000 80a5 	beq.w	8009844 <_dtoa_r+0x884>
 80096fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096fe:	9e08      	ldr	r6, [sp, #32]
 8009700:	9d05      	ldr	r5, [sp, #20]
 8009702:	9a05      	ldr	r2, [sp, #20]
 8009704:	441a      	add	r2, r3
 8009706:	9205      	str	r2, [sp, #20]
 8009708:	9a06      	ldr	r2, [sp, #24]
 800970a:	2101      	movs	r1, #1
 800970c:	441a      	add	r2, r3
 800970e:	4620      	mov	r0, r4
 8009710:	9206      	str	r2, [sp, #24]
 8009712:	f000 fc3d 	bl	8009f90 <__i2b>
 8009716:	4607      	mov	r7, r0
 8009718:	b165      	cbz	r5, 8009734 <_dtoa_r+0x774>
 800971a:	9b06      	ldr	r3, [sp, #24]
 800971c:	2b00      	cmp	r3, #0
 800971e:	dd09      	ble.n	8009734 <_dtoa_r+0x774>
 8009720:	42ab      	cmp	r3, r5
 8009722:	9a05      	ldr	r2, [sp, #20]
 8009724:	bfa8      	it	ge
 8009726:	462b      	movge	r3, r5
 8009728:	1ad2      	subs	r2, r2, r3
 800972a:	9205      	str	r2, [sp, #20]
 800972c:	9a06      	ldr	r2, [sp, #24]
 800972e:	1aed      	subs	r5, r5, r3
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	9306      	str	r3, [sp, #24]
 8009734:	9b08      	ldr	r3, [sp, #32]
 8009736:	b1f3      	cbz	r3, 8009776 <_dtoa_r+0x7b6>
 8009738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800973a:	2b00      	cmp	r3, #0
 800973c:	f000 80a3 	beq.w	8009886 <_dtoa_r+0x8c6>
 8009740:	2e00      	cmp	r6, #0
 8009742:	dd10      	ble.n	8009766 <_dtoa_r+0x7a6>
 8009744:	4639      	mov	r1, r7
 8009746:	4632      	mov	r2, r6
 8009748:	4620      	mov	r0, r4
 800974a:	f000 fce1 	bl	800a110 <__pow5mult>
 800974e:	4652      	mov	r2, sl
 8009750:	4601      	mov	r1, r0
 8009752:	4607      	mov	r7, r0
 8009754:	4620      	mov	r0, r4
 8009756:	f000 fc31 	bl	8009fbc <__multiply>
 800975a:	4651      	mov	r1, sl
 800975c:	4680      	mov	r8, r0
 800975e:	4620      	mov	r0, r4
 8009760:	f000 fb60 	bl	8009e24 <_Bfree>
 8009764:	46c2      	mov	sl, r8
 8009766:	9b08      	ldr	r3, [sp, #32]
 8009768:	1b9a      	subs	r2, r3, r6
 800976a:	d004      	beq.n	8009776 <_dtoa_r+0x7b6>
 800976c:	4651      	mov	r1, sl
 800976e:	4620      	mov	r0, r4
 8009770:	f000 fcce 	bl	800a110 <__pow5mult>
 8009774:	4682      	mov	sl, r0
 8009776:	2101      	movs	r1, #1
 8009778:	4620      	mov	r0, r4
 800977a:	f000 fc09 	bl	8009f90 <__i2b>
 800977e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009780:	2b00      	cmp	r3, #0
 8009782:	4606      	mov	r6, r0
 8009784:	f340 8081 	ble.w	800988a <_dtoa_r+0x8ca>
 8009788:	461a      	mov	r2, r3
 800978a:	4601      	mov	r1, r0
 800978c:	4620      	mov	r0, r4
 800978e:	f000 fcbf 	bl	800a110 <__pow5mult>
 8009792:	9b07      	ldr	r3, [sp, #28]
 8009794:	2b01      	cmp	r3, #1
 8009796:	4606      	mov	r6, r0
 8009798:	dd7a      	ble.n	8009890 <_dtoa_r+0x8d0>
 800979a:	f04f 0800 	mov.w	r8, #0
 800979e:	6933      	ldr	r3, [r6, #16]
 80097a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80097a4:	6918      	ldr	r0, [r3, #16]
 80097a6:	f000 fba5 	bl	8009ef4 <__hi0bits>
 80097aa:	f1c0 0020 	rsb	r0, r0, #32
 80097ae:	9b06      	ldr	r3, [sp, #24]
 80097b0:	4418      	add	r0, r3
 80097b2:	f010 001f 	ands.w	r0, r0, #31
 80097b6:	f000 8094 	beq.w	80098e2 <_dtoa_r+0x922>
 80097ba:	f1c0 0320 	rsb	r3, r0, #32
 80097be:	2b04      	cmp	r3, #4
 80097c0:	f340 8085 	ble.w	80098ce <_dtoa_r+0x90e>
 80097c4:	9b05      	ldr	r3, [sp, #20]
 80097c6:	f1c0 001c 	rsb	r0, r0, #28
 80097ca:	4403      	add	r3, r0
 80097cc:	9305      	str	r3, [sp, #20]
 80097ce:	9b06      	ldr	r3, [sp, #24]
 80097d0:	4403      	add	r3, r0
 80097d2:	4405      	add	r5, r0
 80097d4:	9306      	str	r3, [sp, #24]
 80097d6:	9b05      	ldr	r3, [sp, #20]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	dd05      	ble.n	80097e8 <_dtoa_r+0x828>
 80097dc:	4651      	mov	r1, sl
 80097de:	461a      	mov	r2, r3
 80097e0:	4620      	mov	r0, r4
 80097e2:	f000 fcef 	bl	800a1c4 <__lshift>
 80097e6:	4682      	mov	sl, r0
 80097e8:	9b06      	ldr	r3, [sp, #24]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	dd05      	ble.n	80097fa <_dtoa_r+0x83a>
 80097ee:	4631      	mov	r1, r6
 80097f0:	461a      	mov	r2, r3
 80097f2:	4620      	mov	r0, r4
 80097f4:	f000 fce6 	bl	800a1c4 <__lshift>
 80097f8:	4606      	mov	r6, r0
 80097fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d072      	beq.n	80098e6 <_dtoa_r+0x926>
 8009800:	4631      	mov	r1, r6
 8009802:	4650      	mov	r0, sl
 8009804:	f000 fd4a 	bl	800a29c <__mcmp>
 8009808:	2800      	cmp	r0, #0
 800980a:	da6c      	bge.n	80098e6 <_dtoa_r+0x926>
 800980c:	2300      	movs	r3, #0
 800980e:	4651      	mov	r1, sl
 8009810:	220a      	movs	r2, #10
 8009812:	4620      	mov	r0, r4
 8009814:	f000 fb28 	bl	8009e68 <__multadd>
 8009818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800981a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800981e:	4682      	mov	sl, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	f000 81b0 	beq.w	8009b86 <_dtoa_r+0xbc6>
 8009826:	2300      	movs	r3, #0
 8009828:	4639      	mov	r1, r7
 800982a:	220a      	movs	r2, #10
 800982c:	4620      	mov	r0, r4
 800982e:	f000 fb1b 	bl	8009e68 <__multadd>
 8009832:	9b01      	ldr	r3, [sp, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	4607      	mov	r7, r0
 8009838:	f300 8096 	bgt.w	8009968 <_dtoa_r+0x9a8>
 800983c:	9b07      	ldr	r3, [sp, #28]
 800983e:	2b02      	cmp	r3, #2
 8009840:	dc59      	bgt.n	80098f6 <_dtoa_r+0x936>
 8009842:	e091      	b.n	8009968 <_dtoa_r+0x9a8>
 8009844:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800984a:	e758      	b.n	80096fe <_dtoa_r+0x73e>
 800984c:	9b04      	ldr	r3, [sp, #16]
 800984e:	1e5e      	subs	r6, r3, #1
 8009850:	9b08      	ldr	r3, [sp, #32]
 8009852:	42b3      	cmp	r3, r6
 8009854:	bfbf      	itttt	lt
 8009856:	9b08      	ldrlt	r3, [sp, #32]
 8009858:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800985a:	9608      	strlt	r6, [sp, #32]
 800985c:	1af3      	sublt	r3, r6, r3
 800985e:	bfb4      	ite	lt
 8009860:	18d2      	addlt	r2, r2, r3
 8009862:	1b9e      	subge	r6, r3, r6
 8009864:	9b04      	ldr	r3, [sp, #16]
 8009866:	bfbc      	itt	lt
 8009868:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800986a:	2600      	movlt	r6, #0
 800986c:	2b00      	cmp	r3, #0
 800986e:	bfb7      	itett	lt
 8009870:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009874:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009878:	1a9d      	sublt	r5, r3, r2
 800987a:	2300      	movlt	r3, #0
 800987c:	e741      	b.n	8009702 <_dtoa_r+0x742>
 800987e:	9e08      	ldr	r6, [sp, #32]
 8009880:	9d05      	ldr	r5, [sp, #20]
 8009882:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009884:	e748      	b.n	8009718 <_dtoa_r+0x758>
 8009886:	9a08      	ldr	r2, [sp, #32]
 8009888:	e770      	b.n	800976c <_dtoa_r+0x7ac>
 800988a:	9b07      	ldr	r3, [sp, #28]
 800988c:	2b01      	cmp	r3, #1
 800988e:	dc19      	bgt.n	80098c4 <_dtoa_r+0x904>
 8009890:	9b02      	ldr	r3, [sp, #8]
 8009892:	b9bb      	cbnz	r3, 80098c4 <_dtoa_r+0x904>
 8009894:	9b03      	ldr	r3, [sp, #12]
 8009896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800989a:	b99b      	cbnz	r3, 80098c4 <_dtoa_r+0x904>
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80098a2:	0d1b      	lsrs	r3, r3, #20
 80098a4:	051b      	lsls	r3, r3, #20
 80098a6:	b183      	cbz	r3, 80098ca <_dtoa_r+0x90a>
 80098a8:	9b05      	ldr	r3, [sp, #20]
 80098aa:	3301      	adds	r3, #1
 80098ac:	9305      	str	r3, [sp, #20]
 80098ae:	9b06      	ldr	r3, [sp, #24]
 80098b0:	3301      	adds	r3, #1
 80098b2:	9306      	str	r3, [sp, #24]
 80098b4:	f04f 0801 	mov.w	r8, #1
 80098b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	f47f af6f 	bne.w	800979e <_dtoa_r+0x7de>
 80098c0:	2001      	movs	r0, #1
 80098c2:	e774      	b.n	80097ae <_dtoa_r+0x7ee>
 80098c4:	f04f 0800 	mov.w	r8, #0
 80098c8:	e7f6      	b.n	80098b8 <_dtoa_r+0x8f8>
 80098ca:	4698      	mov	r8, r3
 80098cc:	e7f4      	b.n	80098b8 <_dtoa_r+0x8f8>
 80098ce:	d082      	beq.n	80097d6 <_dtoa_r+0x816>
 80098d0:	9a05      	ldr	r2, [sp, #20]
 80098d2:	331c      	adds	r3, #28
 80098d4:	441a      	add	r2, r3
 80098d6:	9205      	str	r2, [sp, #20]
 80098d8:	9a06      	ldr	r2, [sp, #24]
 80098da:	441a      	add	r2, r3
 80098dc:	441d      	add	r5, r3
 80098de:	9206      	str	r2, [sp, #24]
 80098e0:	e779      	b.n	80097d6 <_dtoa_r+0x816>
 80098e2:	4603      	mov	r3, r0
 80098e4:	e7f4      	b.n	80098d0 <_dtoa_r+0x910>
 80098e6:	9b04      	ldr	r3, [sp, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	dc37      	bgt.n	800995c <_dtoa_r+0x99c>
 80098ec:	9b07      	ldr	r3, [sp, #28]
 80098ee:	2b02      	cmp	r3, #2
 80098f0:	dd34      	ble.n	800995c <_dtoa_r+0x99c>
 80098f2:	9b04      	ldr	r3, [sp, #16]
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	9b01      	ldr	r3, [sp, #4]
 80098f8:	b963      	cbnz	r3, 8009914 <_dtoa_r+0x954>
 80098fa:	4631      	mov	r1, r6
 80098fc:	2205      	movs	r2, #5
 80098fe:	4620      	mov	r0, r4
 8009900:	f000 fab2 	bl	8009e68 <__multadd>
 8009904:	4601      	mov	r1, r0
 8009906:	4606      	mov	r6, r0
 8009908:	4650      	mov	r0, sl
 800990a:	f000 fcc7 	bl	800a29c <__mcmp>
 800990e:	2800      	cmp	r0, #0
 8009910:	f73f adbb 	bgt.w	800948a <_dtoa_r+0x4ca>
 8009914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009916:	9d00      	ldr	r5, [sp, #0]
 8009918:	ea6f 0b03 	mvn.w	fp, r3
 800991c:	f04f 0800 	mov.w	r8, #0
 8009920:	4631      	mov	r1, r6
 8009922:	4620      	mov	r0, r4
 8009924:	f000 fa7e 	bl	8009e24 <_Bfree>
 8009928:	2f00      	cmp	r7, #0
 800992a:	f43f aeab 	beq.w	8009684 <_dtoa_r+0x6c4>
 800992e:	f1b8 0f00 	cmp.w	r8, #0
 8009932:	d005      	beq.n	8009940 <_dtoa_r+0x980>
 8009934:	45b8      	cmp	r8, r7
 8009936:	d003      	beq.n	8009940 <_dtoa_r+0x980>
 8009938:	4641      	mov	r1, r8
 800993a:	4620      	mov	r0, r4
 800993c:	f000 fa72 	bl	8009e24 <_Bfree>
 8009940:	4639      	mov	r1, r7
 8009942:	4620      	mov	r0, r4
 8009944:	f000 fa6e 	bl	8009e24 <_Bfree>
 8009948:	e69c      	b.n	8009684 <_dtoa_r+0x6c4>
 800994a:	2600      	movs	r6, #0
 800994c:	4637      	mov	r7, r6
 800994e:	e7e1      	b.n	8009914 <_dtoa_r+0x954>
 8009950:	46bb      	mov	fp, r7
 8009952:	4637      	mov	r7, r6
 8009954:	e599      	b.n	800948a <_dtoa_r+0x4ca>
 8009956:	bf00      	nop
 8009958:	40240000 	.word	0x40240000
 800995c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800995e:	2b00      	cmp	r3, #0
 8009960:	f000 80c8 	beq.w	8009af4 <_dtoa_r+0xb34>
 8009964:	9b04      	ldr	r3, [sp, #16]
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	2d00      	cmp	r5, #0
 800996a:	dd05      	ble.n	8009978 <_dtoa_r+0x9b8>
 800996c:	4639      	mov	r1, r7
 800996e:	462a      	mov	r2, r5
 8009970:	4620      	mov	r0, r4
 8009972:	f000 fc27 	bl	800a1c4 <__lshift>
 8009976:	4607      	mov	r7, r0
 8009978:	f1b8 0f00 	cmp.w	r8, #0
 800997c:	d05b      	beq.n	8009a36 <_dtoa_r+0xa76>
 800997e:	6879      	ldr	r1, [r7, #4]
 8009980:	4620      	mov	r0, r4
 8009982:	f000 fa0f 	bl	8009da4 <_Balloc>
 8009986:	4605      	mov	r5, r0
 8009988:	b928      	cbnz	r0, 8009996 <_dtoa_r+0x9d6>
 800998a:	4b83      	ldr	r3, [pc, #524]	; (8009b98 <_dtoa_r+0xbd8>)
 800998c:	4602      	mov	r2, r0
 800998e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009992:	f7ff bb2e 	b.w	8008ff2 <_dtoa_r+0x32>
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	3202      	adds	r2, #2
 800999a:	0092      	lsls	r2, r2, #2
 800999c:	f107 010c 	add.w	r1, r7, #12
 80099a0:	300c      	adds	r0, #12
 80099a2:	f000 ffbd 	bl	800a920 <memcpy>
 80099a6:	2201      	movs	r2, #1
 80099a8:	4629      	mov	r1, r5
 80099aa:	4620      	mov	r0, r4
 80099ac:	f000 fc0a 	bl	800a1c4 <__lshift>
 80099b0:	9b00      	ldr	r3, [sp, #0]
 80099b2:	3301      	adds	r3, #1
 80099b4:	9304      	str	r3, [sp, #16]
 80099b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099ba:	4413      	add	r3, r2
 80099bc:	9308      	str	r3, [sp, #32]
 80099be:	9b02      	ldr	r3, [sp, #8]
 80099c0:	f003 0301 	and.w	r3, r3, #1
 80099c4:	46b8      	mov	r8, r7
 80099c6:	9306      	str	r3, [sp, #24]
 80099c8:	4607      	mov	r7, r0
 80099ca:	9b04      	ldr	r3, [sp, #16]
 80099cc:	4631      	mov	r1, r6
 80099ce:	3b01      	subs	r3, #1
 80099d0:	4650      	mov	r0, sl
 80099d2:	9301      	str	r3, [sp, #4]
 80099d4:	f7ff fa6c 	bl	8008eb0 <quorem>
 80099d8:	4641      	mov	r1, r8
 80099da:	9002      	str	r0, [sp, #8]
 80099dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80099e0:	4650      	mov	r0, sl
 80099e2:	f000 fc5b 	bl	800a29c <__mcmp>
 80099e6:	463a      	mov	r2, r7
 80099e8:	9005      	str	r0, [sp, #20]
 80099ea:	4631      	mov	r1, r6
 80099ec:	4620      	mov	r0, r4
 80099ee:	f000 fc71 	bl	800a2d4 <__mdiff>
 80099f2:	68c2      	ldr	r2, [r0, #12]
 80099f4:	4605      	mov	r5, r0
 80099f6:	bb02      	cbnz	r2, 8009a3a <_dtoa_r+0xa7a>
 80099f8:	4601      	mov	r1, r0
 80099fa:	4650      	mov	r0, sl
 80099fc:	f000 fc4e 	bl	800a29c <__mcmp>
 8009a00:	4602      	mov	r2, r0
 8009a02:	4629      	mov	r1, r5
 8009a04:	4620      	mov	r0, r4
 8009a06:	9209      	str	r2, [sp, #36]	; 0x24
 8009a08:	f000 fa0c 	bl	8009e24 <_Bfree>
 8009a0c:	9b07      	ldr	r3, [sp, #28]
 8009a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a10:	9d04      	ldr	r5, [sp, #16]
 8009a12:	ea43 0102 	orr.w	r1, r3, r2
 8009a16:	9b06      	ldr	r3, [sp, #24]
 8009a18:	4319      	orrs	r1, r3
 8009a1a:	d110      	bne.n	8009a3e <_dtoa_r+0xa7e>
 8009a1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a20:	d029      	beq.n	8009a76 <_dtoa_r+0xab6>
 8009a22:	9b05      	ldr	r3, [sp, #20]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dd02      	ble.n	8009a2e <_dtoa_r+0xa6e>
 8009a28:	9b02      	ldr	r3, [sp, #8]
 8009a2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009a2e:	9b01      	ldr	r3, [sp, #4]
 8009a30:	f883 9000 	strb.w	r9, [r3]
 8009a34:	e774      	b.n	8009920 <_dtoa_r+0x960>
 8009a36:	4638      	mov	r0, r7
 8009a38:	e7ba      	b.n	80099b0 <_dtoa_r+0x9f0>
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	e7e1      	b.n	8009a02 <_dtoa_r+0xa42>
 8009a3e:	9b05      	ldr	r3, [sp, #20]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	db04      	blt.n	8009a4e <_dtoa_r+0xa8e>
 8009a44:	9907      	ldr	r1, [sp, #28]
 8009a46:	430b      	orrs	r3, r1
 8009a48:	9906      	ldr	r1, [sp, #24]
 8009a4a:	430b      	orrs	r3, r1
 8009a4c:	d120      	bne.n	8009a90 <_dtoa_r+0xad0>
 8009a4e:	2a00      	cmp	r2, #0
 8009a50:	dded      	ble.n	8009a2e <_dtoa_r+0xa6e>
 8009a52:	4651      	mov	r1, sl
 8009a54:	2201      	movs	r2, #1
 8009a56:	4620      	mov	r0, r4
 8009a58:	f000 fbb4 	bl	800a1c4 <__lshift>
 8009a5c:	4631      	mov	r1, r6
 8009a5e:	4682      	mov	sl, r0
 8009a60:	f000 fc1c 	bl	800a29c <__mcmp>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	dc03      	bgt.n	8009a70 <_dtoa_r+0xab0>
 8009a68:	d1e1      	bne.n	8009a2e <_dtoa_r+0xa6e>
 8009a6a:	f019 0f01 	tst.w	r9, #1
 8009a6e:	d0de      	beq.n	8009a2e <_dtoa_r+0xa6e>
 8009a70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a74:	d1d8      	bne.n	8009a28 <_dtoa_r+0xa68>
 8009a76:	9a01      	ldr	r2, [sp, #4]
 8009a78:	2339      	movs	r3, #57	; 0x39
 8009a7a:	7013      	strb	r3, [r2, #0]
 8009a7c:	462b      	mov	r3, r5
 8009a7e:	461d      	mov	r5, r3
 8009a80:	3b01      	subs	r3, #1
 8009a82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009a86:	2a39      	cmp	r2, #57	; 0x39
 8009a88:	d06c      	beq.n	8009b64 <_dtoa_r+0xba4>
 8009a8a:	3201      	adds	r2, #1
 8009a8c:	701a      	strb	r2, [r3, #0]
 8009a8e:	e747      	b.n	8009920 <_dtoa_r+0x960>
 8009a90:	2a00      	cmp	r2, #0
 8009a92:	dd07      	ble.n	8009aa4 <_dtoa_r+0xae4>
 8009a94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a98:	d0ed      	beq.n	8009a76 <_dtoa_r+0xab6>
 8009a9a:	9a01      	ldr	r2, [sp, #4]
 8009a9c:	f109 0301 	add.w	r3, r9, #1
 8009aa0:	7013      	strb	r3, [r2, #0]
 8009aa2:	e73d      	b.n	8009920 <_dtoa_r+0x960>
 8009aa4:	9b04      	ldr	r3, [sp, #16]
 8009aa6:	9a08      	ldr	r2, [sp, #32]
 8009aa8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d043      	beq.n	8009b38 <_dtoa_r+0xb78>
 8009ab0:	4651      	mov	r1, sl
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	220a      	movs	r2, #10
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	f000 f9d6 	bl	8009e68 <__multadd>
 8009abc:	45b8      	cmp	r8, r7
 8009abe:	4682      	mov	sl, r0
 8009ac0:	f04f 0300 	mov.w	r3, #0
 8009ac4:	f04f 020a 	mov.w	r2, #10
 8009ac8:	4641      	mov	r1, r8
 8009aca:	4620      	mov	r0, r4
 8009acc:	d107      	bne.n	8009ade <_dtoa_r+0xb1e>
 8009ace:	f000 f9cb 	bl	8009e68 <__multadd>
 8009ad2:	4680      	mov	r8, r0
 8009ad4:	4607      	mov	r7, r0
 8009ad6:	9b04      	ldr	r3, [sp, #16]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	9304      	str	r3, [sp, #16]
 8009adc:	e775      	b.n	80099ca <_dtoa_r+0xa0a>
 8009ade:	f000 f9c3 	bl	8009e68 <__multadd>
 8009ae2:	4639      	mov	r1, r7
 8009ae4:	4680      	mov	r8, r0
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	220a      	movs	r2, #10
 8009aea:	4620      	mov	r0, r4
 8009aec:	f000 f9bc 	bl	8009e68 <__multadd>
 8009af0:	4607      	mov	r7, r0
 8009af2:	e7f0      	b.n	8009ad6 <_dtoa_r+0xb16>
 8009af4:	9b04      	ldr	r3, [sp, #16]
 8009af6:	9301      	str	r3, [sp, #4]
 8009af8:	9d00      	ldr	r5, [sp, #0]
 8009afa:	4631      	mov	r1, r6
 8009afc:	4650      	mov	r0, sl
 8009afe:	f7ff f9d7 	bl	8008eb0 <quorem>
 8009b02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009b06:	9b00      	ldr	r3, [sp, #0]
 8009b08:	f805 9b01 	strb.w	r9, [r5], #1
 8009b0c:	1aea      	subs	r2, r5, r3
 8009b0e:	9b01      	ldr	r3, [sp, #4]
 8009b10:	4293      	cmp	r3, r2
 8009b12:	dd07      	ble.n	8009b24 <_dtoa_r+0xb64>
 8009b14:	4651      	mov	r1, sl
 8009b16:	2300      	movs	r3, #0
 8009b18:	220a      	movs	r2, #10
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 f9a4 	bl	8009e68 <__multadd>
 8009b20:	4682      	mov	sl, r0
 8009b22:	e7ea      	b.n	8009afa <_dtoa_r+0xb3a>
 8009b24:	9b01      	ldr	r3, [sp, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	bfc8      	it	gt
 8009b2a:	461d      	movgt	r5, r3
 8009b2c:	9b00      	ldr	r3, [sp, #0]
 8009b2e:	bfd8      	it	le
 8009b30:	2501      	movle	r5, #1
 8009b32:	441d      	add	r5, r3
 8009b34:	f04f 0800 	mov.w	r8, #0
 8009b38:	4651      	mov	r1, sl
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 fb41 	bl	800a1c4 <__lshift>
 8009b42:	4631      	mov	r1, r6
 8009b44:	4682      	mov	sl, r0
 8009b46:	f000 fba9 	bl	800a29c <__mcmp>
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	dc96      	bgt.n	8009a7c <_dtoa_r+0xabc>
 8009b4e:	d102      	bne.n	8009b56 <_dtoa_r+0xb96>
 8009b50:	f019 0f01 	tst.w	r9, #1
 8009b54:	d192      	bne.n	8009a7c <_dtoa_r+0xabc>
 8009b56:	462b      	mov	r3, r5
 8009b58:	461d      	mov	r5, r3
 8009b5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b5e:	2a30      	cmp	r2, #48	; 0x30
 8009b60:	d0fa      	beq.n	8009b58 <_dtoa_r+0xb98>
 8009b62:	e6dd      	b.n	8009920 <_dtoa_r+0x960>
 8009b64:	9a00      	ldr	r2, [sp, #0]
 8009b66:	429a      	cmp	r2, r3
 8009b68:	d189      	bne.n	8009a7e <_dtoa_r+0xabe>
 8009b6a:	f10b 0b01 	add.w	fp, fp, #1
 8009b6e:	2331      	movs	r3, #49	; 0x31
 8009b70:	e796      	b.n	8009aa0 <_dtoa_r+0xae0>
 8009b72:	4b0a      	ldr	r3, [pc, #40]	; (8009b9c <_dtoa_r+0xbdc>)
 8009b74:	f7ff ba99 	b.w	80090aa <_dtoa_r+0xea>
 8009b78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f47f aa6d 	bne.w	800905a <_dtoa_r+0x9a>
 8009b80:	4b07      	ldr	r3, [pc, #28]	; (8009ba0 <_dtoa_r+0xbe0>)
 8009b82:	f7ff ba92 	b.w	80090aa <_dtoa_r+0xea>
 8009b86:	9b01      	ldr	r3, [sp, #4]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	dcb5      	bgt.n	8009af8 <_dtoa_r+0xb38>
 8009b8c:	9b07      	ldr	r3, [sp, #28]
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	f73f aeb1 	bgt.w	80098f6 <_dtoa_r+0x936>
 8009b94:	e7b0      	b.n	8009af8 <_dtoa_r+0xb38>
 8009b96:	bf00      	nop
 8009b98:	0800bb04 	.word	0x0800bb04
 8009b9c:	0800ba3f 	.word	0x0800ba3f
 8009ba0:	0800ba9f 	.word	0x0800ba9f

08009ba4 <_free_r>:
 8009ba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ba6:	2900      	cmp	r1, #0
 8009ba8:	d044      	beq.n	8009c34 <_free_r+0x90>
 8009baa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bae:	9001      	str	r0, [sp, #4]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f1a1 0404 	sub.w	r4, r1, #4
 8009bb6:	bfb8      	it	lt
 8009bb8:	18e4      	addlt	r4, r4, r3
 8009bba:	f000 f8e7 	bl	8009d8c <__malloc_lock>
 8009bbe:	4a1e      	ldr	r2, [pc, #120]	; (8009c38 <_free_r+0x94>)
 8009bc0:	9801      	ldr	r0, [sp, #4]
 8009bc2:	6813      	ldr	r3, [r2, #0]
 8009bc4:	b933      	cbnz	r3, 8009bd4 <_free_r+0x30>
 8009bc6:	6063      	str	r3, [r4, #4]
 8009bc8:	6014      	str	r4, [r2, #0]
 8009bca:	b003      	add	sp, #12
 8009bcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bd0:	f000 b8e2 	b.w	8009d98 <__malloc_unlock>
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	d908      	bls.n	8009bea <_free_r+0x46>
 8009bd8:	6825      	ldr	r5, [r4, #0]
 8009bda:	1961      	adds	r1, r4, r5
 8009bdc:	428b      	cmp	r3, r1
 8009bde:	bf01      	itttt	eq
 8009be0:	6819      	ldreq	r1, [r3, #0]
 8009be2:	685b      	ldreq	r3, [r3, #4]
 8009be4:	1949      	addeq	r1, r1, r5
 8009be6:	6021      	streq	r1, [r4, #0]
 8009be8:	e7ed      	b.n	8009bc6 <_free_r+0x22>
 8009bea:	461a      	mov	r2, r3
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	b10b      	cbz	r3, 8009bf4 <_free_r+0x50>
 8009bf0:	42a3      	cmp	r3, r4
 8009bf2:	d9fa      	bls.n	8009bea <_free_r+0x46>
 8009bf4:	6811      	ldr	r1, [r2, #0]
 8009bf6:	1855      	adds	r5, r2, r1
 8009bf8:	42a5      	cmp	r5, r4
 8009bfa:	d10b      	bne.n	8009c14 <_free_r+0x70>
 8009bfc:	6824      	ldr	r4, [r4, #0]
 8009bfe:	4421      	add	r1, r4
 8009c00:	1854      	adds	r4, r2, r1
 8009c02:	42a3      	cmp	r3, r4
 8009c04:	6011      	str	r1, [r2, #0]
 8009c06:	d1e0      	bne.n	8009bca <_free_r+0x26>
 8009c08:	681c      	ldr	r4, [r3, #0]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	6053      	str	r3, [r2, #4]
 8009c0e:	440c      	add	r4, r1
 8009c10:	6014      	str	r4, [r2, #0]
 8009c12:	e7da      	b.n	8009bca <_free_r+0x26>
 8009c14:	d902      	bls.n	8009c1c <_free_r+0x78>
 8009c16:	230c      	movs	r3, #12
 8009c18:	6003      	str	r3, [r0, #0]
 8009c1a:	e7d6      	b.n	8009bca <_free_r+0x26>
 8009c1c:	6825      	ldr	r5, [r4, #0]
 8009c1e:	1961      	adds	r1, r4, r5
 8009c20:	428b      	cmp	r3, r1
 8009c22:	bf04      	itt	eq
 8009c24:	6819      	ldreq	r1, [r3, #0]
 8009c26:	685b      	ldreq	r3, [r3, #4]
 8009c28:	6063      	str	r3, [r4, #4]
 8009c2a:	bf04      	itt	eq
 8009c2c:	1949      	addeq	r1, r1, r5
 8009c2e:	6021      	streq	r1, [r4, #0]
 8009c30:	6054      	str	r4, [r2, #4]
 8009c32:	e7ca      	b.n	8009bca <_free_r+0x26>
 8009c34:	b003      	add	sp, #12
 8009c36:	bd30      	pop	{r4, r5, pc}
 8009c38:	2005f9b4 	.word	0x2005f9b4

08009c3c <malloc>:
 8009c3c:	4b02      	ldr	r3, [pc, #8]	; (8009c48 <malloc+0xc>)
 8009c3e:	4601      	mov	r1, r0
 8009c40:	6818      	ldr	r0, [r3, #0]
 8009c42:	f000 b823 	b.w	8009c8c <_malloc_r>
 8009c46:	bf00      	nop
 8009c48:	20000068 	.word	0x20000068

08009c4c <sbrk_aligned>:
 8009c4c:	b570      	push	{r4, r5, r6, lr}
 8009c4e:	4e0e      	ldr	r6, [pc, #56]	; (8009c88 <sbrk_aligned+0x3c>)
 8009c50:	460c      	mov	r4, r1
 8009c52:	6831      	ldr	r1, [r6, #0]
 8009c54:	4605      	mov	r5, r0
 8009c56:	b911      	cbnz	r1, 8009c5e <sbrk_aligned+0x12>
 8009c58:	f000 fe52 	bl	800a900 <_sbrk_r>
 8009c5c:	6030      	str	r0, [r6, #0]
 8009c5e:	4621      	mov	r1, r4
 8009c60:	4628      	mov	r0, r5
 8009c62:	f000 fe4d 	bl	800a900 <_sbrk_r>
 8009c66:	1c43      	adds	r3, r0, #1
 8009c68:	d00a      	beq.n	8009c80 <sbrk_aligned+0x34>
 8009c6a:	1cc4      	adds	r4, r0, #3
 8009c6c:	f024 0403 	bic.w	r4, r4, #3
 8009c70:	42a0      	cmp	r0, r4
 8009c72:	d007      	beq.n	8009c84 <sbrk_aligned+0x38>
 8009c74:	1a21      	subs	r1, r4, r0
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 fe42 	bl	800a900 <_sbrk_r>
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	d101      	bne.n	8009c84 <sbrk_aligned+0x38>
 8009c80:	f04f 34ff 	mov.w	r4, #4294967295
 8009c84:	4620      	mov	r0, r4
 8009c86:	bd70      	pop	{r4, r5, r6, pc}
 8009c88:	2005f9b8 	.word	0x2005f9b8

08009c8c <_malloc_r>:
 8009c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c90:	1ccd      	adds	r5, r1, #3
 8009c92:	f025 0503 	bic.w	r5, r5, #3
 8009c96:	3508      	adds	r5, #8
 8009c98:	2d0c      	cmp	r5, #12
 8009c9a:	bf38      	it	cc
 8009c9c:	250c      	movcc	r5, #12
 8009c9e:	2d00      	cmp	r5, #0
 8009ca0:	4607      	mov	r7, r0
 8009ca2:	db01      	blt.n	8009ca8 <_malloc_r+0x1c>
 8009ca4:	42a9      	cmp	r1, r5
 8009ca6:	d905      	bls.n	8009cb4 <_malloc_r+0x28>
 8009ca8:	230c      	movs	r3, #12
 8009caa:	603b      	str	r3, [r7, #0]
 8009cac:	2600      	movs	r6, #0
 8009cae:	4630      	mov	r0, r6
 8009cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009d88 <_malloc_r+0xfc>
 8009cb8:	f000 f868 	bl	8009d8c <__malloc_lock>
 8009cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8009cc0:	461c      	mov	r4, r3
 8009cc2:	bb5c      	cbnz	r4, 8009d1c <_malloc_r+0x90>
 8009cc4:	4629      	mov	r1, r5
 8009cc6:	4638      	mov	r0, r7
 8009cc8:	f7ff ffc0 	bl	8009c4c <sbrk_aligned>
 8009ccc:	1c43      	adds	r3, r0, #1
 8009cce:	4604      	mov	r4, r0
 8009cd0:	d155      	bne.n	8009d7e <_malloc_r+0xf2>
 8009cd2:	f8d8 4000 	ldr.w	r4, [r8]
 8009cd6:	4626      	mov	r6, r4
 8009cd8:	2e00      	cmp	r6, #0
 8009cda:	d145      	bne.n	8009d68 <_malloc_r+0xdc>
 8009cdc:	2c00      	cmp	r4, #0
 8009cde:	d048      	beq.n	8009d72 <_malloc_r+0xe6>
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	4631      	mov	r1, r6
 8009ce4:	4638      	mov	r0, r7
 8009ce6:	eb04 0903 	add.w	r9, r4, r3
 8009cea:	f000 fe09 	bl	800a900 <_sbrk_r>
 8009cee:	4581      	cmp	r9, r0
 8009cf0:	d13f      	bne.n	8009d72 <_malloc_r+0xe6>
 8009cf2:	6821      	ldr	r1, [r4, #0]
 8009cf4:	1a6d      	subs	r5, r5, r1
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	f7ff ffa7 	bl	8009c4c <sbrk_aligned>
 8009cfe:	3001      	adds	r0, #1
 8009d00:	d037      	beq.n	8009d72 <_malloc_r+0xe6>
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	442b      	add	r3, r5
 8009d06:	6023      	str	r3, [r4, #0]
 8009d08:	f8d8 3000 	ldr.w	r3, [r8]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d038      	beq.n	8009d82 <_malloc_r+0xf6>
 8009d10:	685a      	ldr	r2, [r3, #4]
 8009d12:	42a2      	cmp	r2, r4
 8009d14:	d12b      	bne.n	8009d6e <_malloc_r+0xe2>
 8009d16:	2200      	movs	r2, #0
 8009d18:	605a      	str	r2, [r3, #4]
 8009d1a:	e00f      	b.n	8009d3c <_malloc_r+0xb0>
 8009d1c:	6822      	ldr	r2, [r4, #0]
 8009d1e:	1b52      	subs	r2, r2, r5
 8009d20:	d41f      	bmi.n	8009d62 <_malloc_r+0xd6>
 8009d22:	2a0b      	cmp	r2, #11
 8009d24:	d917      	bls.n	8009d56 <_malloc_r+0xca>
 8009d26:	1961      	adds	r1, r4, r5
 8009d28:	42a3      	cmp	r3, r4
 8009d2a:	6025      	str	r5, [r4, #0]
 8009d2c:	bf18      	it	ne
 8009d2e:	6059      	strne	r1, [r3, #4]
 8009d30:	6863      	ldr	r3, [r4, #4]
 8009d32:	bf08      	it	eq
 8009d34:	f8c8 1000 	streq.w	r1, [r8]
 8009d38:	5162      	str	r2, [r4, r5]
 8009d3a:	604b      	str	r3, [r1, #4]
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f104 060b 	add.w	r6, r4, #11
 8009d42:	f000 f829 	bl	8009d98 <__malloc_unlock>
 8009d46:	f026 0607 	bic.w	r6, r6, #7
 8009d4a:	1d23      	adds	r3, r4, #4
 8009d4c:	1af2      	subs	r2, r6, r3
 8009d4e:	d0ae      	beq.n	8009cae <_malloc_r+0x22>
 8009d50:	1b9b      	subs	r3, r3, r6
 8009d52:	50a3      	str	r3, [r4, r2]
 8009d54:	e7ab      	b.n	8009cae <_malloc_r+0x22>
 8009d56:	42a3      	cmp	r3, r4
 8009d58:	6862      	ldr	r2, [r4, #4]
 8009d5a:	d1dd      	bne.n	8009d18 <_malloc_r+0x8c>
 8009d5c:	f8c8 2000 	str.w	r2, [r8]
 8009d60:	e7ec      	b.n	8009d3c <_malloc_r+0xb0>
 8009d62:	4623      	mov	r3, r4
 8009d64:	6864      	ldr	r4, [r4, #4]
 8009d66:	e7ac      	b.n	8009cc2 <_malloc_r+0x36>
 8009d68:	4634      	mov	r4, r6
 8009d6a:	6876      	ldr	r6, [r6, #4]
 8009d6c:	e7b4      	b.n	8009cd8 <_malloc_r+0x4c>
 8009d6e:	4613      	mov	r3, r2
 8009d70:	e7cc      	b.n	8009d0c <_malloc_r+0x80>
 8009d72:	230c      	movs	r3, #12
 8009d74:	603b      	str	r3, [r7, #0]
 8009d76:	4638      	mov	r0, r7
 8009d78:	f000 f80e 	bl	8009d98 <__malloc_unlock>
 8009d7c:	e797      	b.n	8009cae <_malloc_r+0x22>
 8009d7e:	6025      	str	r5, [r4, #0]
 8009d80:	e7dc      	b.n	8009d3c <_malloc_r+0xb0>
 8009d82:	605b      	str	r3, [r3, #4]
 8009d84:	deff      	udf	#255	; 0xff
 8009d86:	bf00      	nop
 8009d88:	2005f9b4 	.word	0x2005f9b4

08009d8c <__malloc_lock>:
 8009d8c:	4801      	ldr	r0, [pc, #4]	; (8009d94 <__malloc_lock+0x8>)
 8009d8e:	f7ff b86f 	b.w	8008e70 <__retarget_lock_acquire_recursive>
 8009d92:	bf00      	nop
 8009d94:	2005f9b0 	.word	0x2005f9b0

08009d98 <__malloc_unlock>:
 8009d98:	4801      	ldr	r0, [pc, #4]	; (8009da0 <__malloc_unlock+0x8>)
 8009d9a:	f7ff b86a 	b.w	8008e72 <__retarget_lock_release_recursive>
 8009d9e:	bf00      	nop
 8009da0:	2005f9b0 	.word	0x2005f9b0

08009da4 <_Balloc>:
 8009da4:	b570      	push	{r4, r5, r6, lr}
 8009da6:	69c6      	ldr	r6, [r0, #28]
 8009da8:	4604      	mov	r4, r0
 8009daa:	460d      	mov	r5, r1
 8009dac:	b976      	cbnz	r6, 8009dcc <_Balloc+0x28>
 8009dae:	2010      	movs	r0, #16
 8009db0:	f7ff ff44 	bl	8009c3c <malloc>
 8009db4:	4602      	mov	r2, r0
 8009db6:	61e0      	str	r0, [r4, #28]
 8009db8:	b920      	cbnz	r0, 8009dc4 <_Balloc+0x20>
 8009dba:	4b18      	ldr	r3, [pc, #96]	; (8009e1c <_Balloc+0x78>)
 8009dbc:	4818      	ldr	r0, [pc, #96]	; (8009e20 <_Balloc+0x7c>)
 8009dbe:	216b      	movs	r1, #107	; 0x6b
 8009dc0:	f7ff f858 	bl	8008e74 <__assert_func>
 8009dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dc8:	6006      	str	r6, [r0, #0]
 8009dca:	60c6      	str	r6, [r0, #12]
 8009dcc:	69e6      	ldr	r6, [r4, #28]
 8009dce:	68f3      	ldr	r3, [r6, #12]
 8009dd0:	b183      	cbz	r3, 8009df4 <_Balloc+0x50>
 8009dd2:	69e3      	ldr	r3, [r4, #28]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dda:	b9b8      	cbnz	r0, 8009e0c <_Balloc+0x68>
 8009ddc:	2101      	movs	r1, #1
 8009dde:	fa01 f605 	lsl.w	r6, r1, r5
 8009de2:	1d72      	adds	r2, r6, #5
 8009de4:	0092      	lsls	r2, r2, #2
 8009de6:	4620      	mov	r0, r4
 8009de8:	f000 fdaf 	bl	800a94a <_calloc_r>
 8009dec:	b160      	cbz	r0, 8009e08 <_Balloc+0x64>
 8009dee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009df2:	e00e      	b.n	8009e12 <_Balloc+0x6e>
 8009df4:	2221      	movs	r2, #33	; 0x21
 8009df6:	2104      	movs	r1, #4
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f000 fda6 	bl	800a94a <_calloc_r>
 8009dfe:	69e3      	ldr	r3, [r4, #28]
 8009e00:	60f0      	str	r0, [r6, #12]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <_Balloc+0x2e>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	bd70      	pop	{r4, r5, r6, pc}
 8009e0c:	6802      	ldr	r2, [r0, #0]
 8009e0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e12:	2300      	movs	r3, #0
 8009e14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e18:	e7f7      	b.n	8009e0a <_Balloc+0x66>
 8009e1a:	bf00      	nop
 8009e1c:	0800b9c0 	.word	0x0800b9c0
 8009e20:	0800bb15 	.word	0x0800bb15

08009e24 <_Bfree>:
 8009e24:	b570      	push	{r4, r5, r6, lr}
 8009e26:	69c6      	ldr	r6, [r0, #28]
 8009e28:	4605      	mov	r5, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	b976      	cbnz	r6, 8009e4c <_Bfree+0x28>
 8009e2e:	2010      	movs	r0, #16
 8009e30:	f7ff ff04 	bl	8009c3c <malloc>
 8009e34:	4602      	mov	r2, r0
 8009e36:	61e8      	str	r0, [r5, #28]
 8009e38:	b920      	cbnz	r0, 8009e44 <_Bfree+0x20>
 8009e3a:	4b09      	ldr	r3, [pc, #36]	; (8009e60 <_Bfree+0x3c>)
 8009e3c:	4809      	ldr	r0, [pc, #36]	; (8009e64 <_Bfree+0x40>)
 8009e3e:	218f      	movs	r1, #143	; 0x8f
 8009e40:	f7ff f818 	bl	8008e74 <__assert_func>
 8009e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e48:	6006      	str	r6, [r0, #0]
 8009e4a:	60c6      	str	r6, [r0, #12]
 8009e4c:	b13c      	cbz	r4, 8009e5e <_Bfree+0x3a>
 8009e4e:	69eb      	ldr	r3, [r5, #28]
 8009e50:	6862      	ldr	r2, [r4, #4]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e58:	6021      	str	r1, [r4, #0]
 8009e5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e5e:	bd70      	pop	{r4, r5, r6, pc}
 8009e60:	0800b9c0 	.word	0x0800b9c0
 8009e64:	0800bb15 	.word	0x0800bb15

08009e68 <__multadd>:
 8009e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e6c:	690d      	ldr	r5, [r1, #16]
 8009e6e:	4607      	mov	r7, r0
 8009e70:	460c      	mov	r4, r1
 8009e72:	461e      	mov	r6, r3
 8009e74:	f101 0c14 	add.w	ip, r1, #20
 8009e78:	2000      	movs	r0, #0
 8009e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8009e7e:	b299      	uxth	r1, r3
 8009e80:	fb02 6101 	mla	r1, r2, r1, r6
 8009e84:	0c1e      	lsrs	r6, r3, #16
 8009e86:	0c0b      	lsrs	r3, r1, #16
 8009e88:	fb02 3306 	mla	r3, r2, r6, r3
 8009e8c:	b289      	uxth	r1, r1
 8009e8e:	3001      	adds	r0, #1
 8009e90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e94:	4285      	cmp	r5, r0
 8009e96:	f84c 1b04 	str.w	r1, [ip], #4
 8009e9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e9e:	dcec      	bgt.n	8009e7a <__multadd+0x12>
 8009ea0:	b30e      	cbz	r6, 8009ee6 <__multadd+0x7e>
 8009ea2:	68a3      	ldr	r3, [r4, #8]
 8009ea4:	42ab      	cmp	r3, r5
 8009ea6:	dc19      	bgt.n	8009edc <__multadd+0x74>
 8009ea8:	6861      	ldr	r1, [r4, #4]
 8009eaa:	4638      	mov	r0, r7
 8009eac:	3101      	adds	r1, #1
 8009eae:	f7ff ff79 	bl	8009da4 <_Balloc>
 8009eb2:	4680      	mov	r8, r0
 8009eb4:	b928      	cbnz	r0, 8009ec2 <__multadd+0x5a>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	4b0c      	ldr	r3, [pc, #48]	; (8009eec <__multadd+0x84>)
 8009eba:	480d      	ldr	r0, [pc, #52]	; (8009ef0 <__multadd+0x88>)
 8009ebc:	21ba      	movs	r1, #186	; 0xba
 8009ebe:	f7fe ffd9 	bl	8008e74 <__assert_func>
 8009ec2:	6922      	ldr	r2, [r4, #16]
 8009ec4:	3202      	adds	r2, #2
 8009ec6:	f104 010c 	add.w	r1, r4, #12
 8009eca:	0092      	lsls	r2, r2, #2
 8009ecc:	300c      	adds	r0, #12
 8009ece:	f000 fd27 	bl	800a920 <memcpy>
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	f7ff ffa5 	bl	8009e24 <_Bfree>
 8009eda:	4644      	mov	r4, r8
 8009edc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ee0:	3501      	adds	r5, #1
 8009ee2:	615e      	str	r6, [r3, #20]
 8009ee4:	6125      	str	r5, [r4, #16]
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eec:	0800bb04 	.word	0x0800bb04
 8009ef0:	0800bb15 	.word	0x0800bb15

08009ef4 <__hi0bits>:
 8009ef4:	0c03      	lsrs	r3, r0, #16
 8009ef6:	041b      	lsls	r3, r3, #16
 8009ef8:	b9d3      	cbnz	r3, 8009f30 <__hi0bits+0x3c>
 8009efa:	0400      	lsls	r0, r0, #16
 8009efc:	2310      	movs	r3, #16
 8009efe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f02:	bf04      	itt	eq
 8009f04:	0200      	lsleq	r0, r0, #8
 8009f06:	3308      	addeq	r3, #8
 8009f08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f0c:	bf04      	itt	eq
 8009f0e:	0100      	lsleq	r0, r0, #4
 8009f10:	3304      	addeq	r3, #4
 8009f12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f16:	bf04      	itt	eq
 8009f18:	0080      	lsleq	r0, r0, #2
 8009f1a:	3302      	addeq	r3, #2
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	db05      	blt.n	8009f2c <__hi0bits+0x38>
 8009f20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f24:	f103 0301 	add.w	r3, r3, #1
 8009f28:	bf08      	it	eq
 8009f2a:	2320      	moveq	r3, #32
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	4770      	bx	lr
 8009f30:	2300      	movs	r3, #0
 8009f32:	e7e4      	b.n	8009efe <__hi0bits+0xa>

08009f34 <__lo0bits>:
 8009f34:	6803      	ldr	r3, [r0, #0]
 8009f36:	f013 0207 	ands.w	r2, r3, #7
 8009f3a:	d00c      	beq.n	8009f56 <__lo0bits+0x22>
 8009f3c:	07d9      	lsls	r1, r3, #31
 8009f3e:	d422      	bmi.n	8009f86 <__lo0bits+0x52>
 8009f40:	079a      	lsls	r2, r3, #30
 8009f42:	bf49      	itett	mi
 8009f44:	085b      	lsrmi	r3, r3, #1
 8009f46:	089b      	lsrpl	r3, r3, #2
 8009f48:	6003      	strmi	r3, [r0, #0]
 8009f4a:	2201      	movmi	r2, #1
 8009f4c:	bf5c      	itt	pl
 8009f4e:	6003      	strpl	r3, [r0, #0]
 8009f50:	2202      	movpl	r2, #2
 8009f52:	4610      	mov	r0, r2
 8009f54:	4770      	bx	lr
 8009f56:	b299      	uxth	r1, r3
 8009f58:	b909      	cbnz	r1, 8009f5e <__lo0bits+0x2a>
 8009f5a:	0c1b      	lsrs	r3, r3, #16
 8009f5c:	2210      	movs	r2, #16
 8009f5e:	b2d9      	uxtb	r1, r3
 8009f60:	b909      	cbnz	r1, 8009f66 <__lo0bits+0x32>
 8009f62:	3208      	adds	r2, #8
 8009f64:	0a1b      	lsrs	r3, r3, #8
 8009f66:	0719      	lsls	r1, r3, #28
 8009f68:	bf04      	itt	eq
 8009f6a:	091b      	lsreq	r3, r3, #4
 8009f6c:	3204      	addeq	r2, #4
 8009f6e:	0799      	lsls	r1, r3, #30
 8009f70:	bf04      	itt	eq
 8009f72:	089b      	lsreq	r3, r3, #2
 8009f74:	3202      	addeq	r2, #2
 8009f76:	07d9      	lsls	r1, r3, #31
 8009f78:	d403      	bmi.n	8009f82 <__lo0bits+0x4e>
 8009f7a:	085b      	lsrs	r3, r3, #1
 8009f7c:	f102 0201 	add.w	r2, r2, #1
 8009f80:	d003      	beq.n	8009f8a <__lo0bits+0x56>
 8009f82:	6003      	str	r3, [r0, #0]
 8009f84:	e7e5      	b.n	8009f52 <__lo0bits+0x1e>
 8009f86:	2200      	movs	r2, #0
 8009f88:	e7e3      	b.n	8009f52 <__lo0bits+0x1e>
 8009f8a:	2220      	movs	r2, #32
 8009f8c:	e7e1      	b.n	8009f52 <__lo0bits+0x1e>
	...

08009f90 <__i2b>:
 8009f90:	b510      	push	{r4, lr}
 8009f92:	460c      	mov	r4, r1
 8009f94:	2101      	movs	r1, #1
 8009f96:	f7ff ff05 	bl	8009da4 <_Balloc>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	b928      	cbnz	r0, 8009faa <__i2b+0x1a>
 8009f9e:	4b05      	ldr	r3, [pc, #20]	; (8009fb4 <__i2b+0x24>)
 8009fa0:	4805      	ldr	r0, [pc, #20]	; (8009fb8 <__i2b+0x28>)
 8009fa2:	f240 1145 	movw	r1, #325	; 0x145
 8009fa6:	f7fe ff65 	bl	8008e74 <__assert_func>
 8009faa:	2301      	movs	r3, #1
 8009fac:	6144      	str	r4, [r0, #20]
 8009fae:	6103      	str	r3, [r0, #16]
 8009fb0:	bd10      	pop	{r4, pc}
 8009fb2:	bf00      	nop
 8009fb4:	0800bb04 	.word	0x0800bb04
 8009fb8:	0800bb15 	.word	0x0800bb15

08009fbc <__multiply>:
 8009fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc0:	4691      	mov	r9, r2
 8009fc2:	690a      	ldr	r2, [r1, #16]
 8009fc4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	bfb8      	it	lt
 8009fcc:	460b      	movlt	r3, r1
 8009fce:	460c      	mov	r4, r1
 8009fd0:	bfbc      	itt	lt
 8009fd2:	464c      	movlt	r4, r9
 8009fd4:	4699      	movlt	r9, r3
 8009fd6:	6927      	ldr	r7, [r4, #16]
 8009fd8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009fdc:	68a3      	ldr	r3, [r4, #8]
 8009fde:	6861      	ldr	r1, [r4, #4]
 8009fe0:	eb07 060a 	add.w	r6, r7, sl
 8009fe4:	42b3      	cmp	r3, r6
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	bfb8      	it	lt
 8009fea:	3101      	addlt	r1, #1
 8009fec:	f7ff feda 	bl	8009da4 <_Balloc>
 8009ff0:	b930      	cbnz	r0, 800a000 <__multiply+0x44>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	4b44      	ldr	r3, [pc, #272]	; (800a108 <__multiply+0x14c>)
 8009ff6:	4845      	ldr	r0, [pc, #276]	; (800a10c <__multiply+0x150>)
 8009ff8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009ffc:	f7fe ff3a 	bl	8008e74 <__assert_func>
 800a000:	f100 0514 	add.w	r5, r0, #20
 800a004:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a008:	462b      	mov	r3, r5
 800a00a:	2200      	movs	r2, #0
 800a00c:	4543      	cmp	r3, r8
 800a00e:	d321      	bcc.n	800a054 <__multiply+0x98>
 800a010:	f104 0314 	add.w	r3, r4, #20
 800a014:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a018:	f109 0314 	add.w	r3, r9, #20
 800a01c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a020:	9202      	str	r2, [sp, #8]
 800a022:	1b3a      	subs	r2, r7, r4
 800a024:	3a15      	subs	r2, #21
 800a026:	f022 0203 	bic.w	r2, r2, #3
 800a02a:	3204      	adds	r2, #4
 800a02c:	f104 0115 	add.w	r1, r4, #21
 800a030:	428f      	cmp	r7, r1
 800a032:	bf38      	it	cc
 800a034:	2204      	movcc	r2, #4
 800a036:	9201      	str	r2, [sp, #4]
 800a038:	9a02      	ldr	r2, [sp, #8]
 800a03a:	9303      	str	r3, [sp, #12]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d80c      	bhi.n	800a05a <__multiply+0x9e>
 800a040:	2e00      	cmp	r6, #0
 800a042:	dd03      	ble.n	800a04c <__multiply+0x90>
 800a044:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d05b      	beq.n	800a104 <__multiply+0x148>
 800a04c:	6106      	str	r6, [r0, #16]
 800a04e:	b005      	add	sp, #20
 800a050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a054:	f843 2b04 	str.w	r2, [r3], #4
 800a058:	e7d8      	b.n	800a00c <__multiply+0x50>
 800a05a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a05e:	f1ba 0f00 	cmp.w	sl, #0
 800a062:	d024      	beq.n	800a0ae <__multiply+0xf2>
 800a064:	f104 0e14 	add.w	lr, r4, #20
 800a068:	46a9      	mov	r9, r5
 800a06a:	f04f 0c00 	mov.w	ip, #0
 800a06e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a072:	f8d9 1000 	ldr.w	r1, [r9]
 800a076:	fa1f fb82 	uxth.w	fp, r2
 800a07a:	b289      	uxth	r1, r1
 800a07c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a080:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a084:	f8d9 2000 	ldr.w	r2, [r9]
 800a088:	4461      	add	r1, ip
 800a08a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a08e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a092:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a096:	b289      	uxth	r1, r1
 800a098:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a09c:	4577      	cmp	r7, lr
 800a09e:	f849 1b04 	str.w	r1, [r9], #4
 800a0a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a0a6:	d8e2      	bhi.n	800a06e <__multiply+0xb2>
 800a0a8:	9a01      	ldr	r2, [sp, #4]
 800a0aa:	f845 c002 	str.w	ip, [r5, r2]
 800a0ae:	9a03      	ldr	r2, [sp, #12]
 800a0b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0b4:	3304      	adds	r3, #4
 800a0b6:	f1b9 0f00 	cmp.w	r9, #0
 800a0ba:	d021      	beq.n	800a100 <__multiply+0x144>
 800a0bc:	6829      	ldr	r1, [r5, #0]
 800a0be:	f104 0c14 	add.w	ip, r4, #20
 800a0c2:	46ae      	mov	lr, r5
 800a0c4:	f04f 0a00 	mov.w	sl, #0
 800a0c8:	f8bc b000 	ldrh.w	fp, [ip]
 800a0cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a0d0:	fb09 220b 	mla	r2, r9, fp, r2
 800a0d4:	4452      	add	r2, sl
 800a0d6:	b289      	uxth	r1, r1
 800a0d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a0dc:	f84e 1b04 	str.w	r1, [lr], #4
 800a0e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a0e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a0e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a0ec:	fb09 110a 	mla	r1, r9, sl, r1
 800a0f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a0f4:	4567      	cmp	r7, ip
 800a0f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a0fa:	d8e5      	bhi.n	800a0c8 <__multiply+0x10c>
 800a0fc:	9a01      	ldr	r2, [sp, #4]
 800a0fe:	50a9      	str	r1, [r5, r2]
 800a100:	3504      	adds	r5, #4
 800a102:	e799      	b.n	800a038 <__multiply+0x7c>
 800a104:	3e01      	subs	r6, #1
 800a106:	e79b      	b.n	800a040 <__multiply+0x84>
 800a108:	0800bb04 	.word	0x0800bb04
 800a10c:	0800bb15 	.word	0x0800bb15

0800a110 <__pow5mult>:
 800a110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a114:	4615      	mov	r5, r2
 800a116:	f012 0203 	ands.w	r2, r2, #3
 800a11a:	4606      	mov	r6, r0
 800a11c:	460f      	mov	r7, r1
 800a11e:	d007      	beq.n	800a130 <__pow5mult+0x20>
 800a120:	4c25      	ldr	r4, [pc, #148]	; (800a1b8 <__pow5mult+0xa8>)
 800a122:	3a01      	subs	r2, #1
 800a124:	2300      	movs	r3, #0
 800a126:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a12a:	f7ff fe9d 	bl	8009e68 <__multadd>
 800a12e:	4607      	mov	r7, r0
 800a130:	10ad      	asrs	r5, r5, #2
 800a132:	d03d      	beq.n	800a1b0 <__pow5mult+0xa0>
 800a134:	69f4      	ldr	r4, [r6, #28]
 800a136:	b97c      	cbnz	r4, 800a158 <__pow5mult+0x48>
 800a138:	2010      	movs	r0, #16
 800a13a:	f7ff fd7f 	bl	8009c3c <malloc>
 800a13e:	4602      	mov	r2, r0
 800a140:	61f0      	str	r0, [r6, #28]
 800a142:	b928      	cbnz	r0, 800a150 <__pow5mult+0x40>
 800a144:	4b1d      	ldr	r3, [pc, #116]	; (800a1bc <__pow5mult+0xac>)
 800a146:	481e      	ldr	r0, [pc, #120]	; (800a1c0 <__pow5mult+0xb0>)
 800a148:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a14c:	f7fe fe92 	bl	8008e74 <__assert_func>
 800a150:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a154:	6004      	str	r4, [r0, #0]
 800a156:	60c4      	str	r4, [r0, #12]
 800a158:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a15c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a160:	b94c      	cbnz	r4, 800a176 <__pow5mult+0x66>
 800a162:	f240 2171 	movw	r1, #625	; 0x271
 800a166:	4630      	mov	r0, r6
 800a168:	f7ff ff12 	bl	8009f90 <__i2b>
 800a16c:	2300      	movs	r3, #0
 800a16e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a172:	4604      	mov	r4, r0
 800a174:	6003      	str	r3, [r0, #0]
 800a176:	f04f 0900 	mov.w	r9, #0
 800a17a:	07eb      	lsls	r3, r5, #31
 800a17c:	d50a      	bpl.n	800a194 <__pow5mult+0x84>
 800a17e:	4639      	mov	r1, r7
 800a180:	4622      	mov	r2, r4
 800a182:	4630      	mov	r0, r6
 800a184:	f7ff ff1a 	bl	8009fbc <__multiply>
 800a188:	4639      	mov	r1, r7
 800a18a:	4680      	mov	r8, r0
 800a18c:	4630      	mov	r0, r6
 800a18e:	f7ff fe49 	bl	8009e24 <_Bfree>
 800a192:	4647      	mov	r7, r8
 800a194:	106d      	asrs	r5, r5, #1
 800a196:	d00b      	beq.n	800a1b0 <__pow5mult+0xa0>
 800a198:	6820      	ldr	r0, [r4, #0]
 800a19a:	b938      	cbnz	r0, 800a1ac <__pow5mult+0x9c>
 800a19c:	4622      	mov	r2, r4
 800a19e:	4621      	mov	r1, r4
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	f7ff ff0b 	bl	8009fbc <__multiply>
 800a1a6:	6020      	str	r0, [r4, #0]
 800a1a8:	f8c0 9000 	str.w	r9, [r0]
 800a1ac:	4604      	mov	r4, r0
 800a1ae:	e7e4      	b.n	800a17a <__pow5mult+0x6a>
 800a1b0:	4638      	mov	r0, r7
 800a1b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1b6:	bf00      	nop
 800a1b8:	0800bc60 	.word	0x0800bc60
 800a1bc:	0800b9c0 	.word	0x0800b9c0
 800a1c0:	0800bb15 	.word	0x0800bb15

0800a1c4 <__lshift>:
 800a1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1c8:	460c      	mov	r4, r1
 800a1ca:	6849      	ldr	r1, [r1, #4]
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1d2:	68a3      	ldr	r3, [r4, #8]
 800a1d4:	4607      	mov	r7, r0
 800a1d6:	4691      	mov	r9, r2
 800a1d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1dc:	f108 0601 	add.w	r6, r8, #1
 800a1e0:	42b3      	cmp	r3, r6
 800a1e2:	db0b      	blt.n	800a1fc <__lshift+0x38>
 800a1e4:	4638      	mov	r0, r7
 800a1e6:	f7ff fddd 	bl	8009da4 <_Balloc>
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	b948      	cbnz	r0, 800a202 <__lshift+0x3e>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	4b28      	ldr	r3, [pc, #160]	; (800a294 <__lshift+0xd0>)
 800a1f2:	4829      	ldr	r0, [pc, #164]	; (800a298 <__lshift+0xd4>)
 800a1f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a1f8:	f7fe fe3c 	bl	8008e74 <__assert_func>
 800a1fc:	3101      	adds	r1, #1
 800a1fe:	005b      	lsls	r3, r3, #1
 800a200:	e7ee      	b.n	800a1e0 <__lshift+0x1c>
 800a202:	2300      	movs	r3, #0
 800a204:	f100 0114 	add.w	r1, r0, #20
 800a208:	f100 0210 	add.w	r2, r0, #16
 800a20c:	4618      	mov	r0, r3
 800a20e:	4553      	cmp	r3, sl
 800a210:	db33      	blt.n	800a27a <__lshift+0xb6>
 800a212:	6920      	ldr	r0, [r4, #16]
 800a214:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a218:	f104 0314 	add.w	r3, r4, #20
 800a21c:	f019 091f 	ands.w	r9, r9, #31
 800a220:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a224:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a228:	d02b      	beq.n	800a282 <__lshift+0xbe>
 800a22a:	f1c9 0e20 	rsb	lr, r9, #32
 800a22e:	468a      	mov	sl, r1
 800a230:	2200      	movs	r2, #0
 800a232:	6818      	ldr	r0, [r3, #0]
 800a234:	fa00 f009 	lsl.w	r0, r0, r9
 800a238:	4310      	orrs	r0, r2
 800a23a:	f84a 0b04 	str.w	r0, [sl], #4
 800a23e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a242:	459c      	cmp	ip, r3
 800a244:	fa22 f20e 	lsr.w	r2, r2, lr
 800a248:	d8f3      	bhi.n	800a232 <__lshift+0x6e>
 800a24a:	ebac 0304 	sub.w	r3, ip, r4
 800a24e:	3b15      	subs	r3, #21
 800a250:	f023 0303 	bic.w	r3, r3, #3
 800a254:	3304      	adds	r3, #4
 800a256:	f104 0015 	add.w	r0, r4, #21
 800a25a:	4584      	cmp	ip, r0
 800a25c:	bf38      	it	cc
 800a25e:	2304      	movcc	r3, #4
 800a260:	50ca      	str	r2, [r1, r3]
 800a262:	b10a      	cbz	r2, 800a268 <__lshift+0xa4>
 800a264:	f108 0602 	add.w	r6, r8, #2
 800a268:	3e01      	subs	r6, #1
 800a26a:	4638      	mov	r0, r7
 800a26c:	612e      	str	r6, [r5, #16]
 800a26e:	4621      	mov	r1, r4
 800a270:	f7ff fdd8 	bl	8009e24 <_Bfree>
 800a274:	4628      	mov	r0, r5
 800a276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a27e:	3301      	adds	r3, #1
 800a280:	e7c5      	b.n	800a20e <__lshift+0x4a>
 800a282:	3904      	subs	r1, #4
 800a284:	f853 2b04 	ldr.w	r2, [r3], #4
 800a288:	f841 2f04 	str.w	r2, [r1, #4]!
 800a28c:	459c      	cmp	ip, r3
 800a28e:	d8f9      	bhi.n	800a284 <__lshift+0xc0>
 800a290:	e7ea      	b.n	800a268 <__lshift+0xa4>
 800a292:	bf00      	nop
 800a294:	0800bb04 	.word	0x0800bb04
 800a298:	0800bb15 	.word	0x0800bb15

0800a29c <__mcmp>:
 800a29c:	b530      	push	{r4, r5, lr}
 800a29e:	6902      	ldr	r2, [r0, #16]
 800a2a0:	690c      	ldr	r4, [r1, #16]
 800a2a2:	1b12      	subs	r2, r2, r4
 800a2a4:	d10e      	bne.n	800a2c4 <__mcmp+0x28>
 800a2a6:	f100 0314 	add.w	r3, r0, #20
 800a2aa:	3114      	adds	r1, #20
 800a2ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2bc:	42a5      	cmp	r5, r4
 800a2be:	d003      	beq.n	800a2c8 <__mcmp+0x2c>
 800a2c0:	d305      	bcc.n	800a2ce <__mcmp+0x32>
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	4610      	mov	r0, r2
 800a2c6:	bd30      	pop	{r4, r5, pc}
 800a2c8:	4283      	cmp	r3, r0
 800a2ca:	d3f3      	bcc.n	800a2b4 <__mcmp+0x18>
 800a2cc:	e7fa      	b.n	800a2c4 <__mcmp+0x28>
 800a2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d2:	e7f7      	b.n	800a2c4 <__mcmp+0x28>

0800a2d4 <__mdiff>:
 800a2d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2d8:	460c      	mov	r4, r1
 800a2da:	4606      	mov	r6, r0
 800a2dc:	4611      	mov	r1, r2
 800a2de:	4620      	mov	r0, r4
 800a2e0:	4690      	mov	r8, r2
 800a2e2:	f7ff ffdb 	bl	800a29c <__mcmp>
 800a2e6:	1e05      	subs	r5, r0, #0
 800a2e8:	d110      	bne.n	800a30c <__mdiff+0x38>
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	f7ff fd59 	bl	8009da4 <_Balloc>
 800a2f2:	b930      	cbnz	r0, 800a302 <__mdiff+0x2e>
 800a2f4:	4b3a      	ldr	r3, [pc, #232]	; (800a3e0 <__mdiff+0x10c>)
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	f240 2137 	movw	r1, #567	; 0x237
 800a2fc:	4839      	ldr	r0, [pc, #228]	; (800a3e4 <__mdiff+0x110>)
 800a2fe:	f7fe fdb9 	bl	8008e74 <__assert_func>
 800a302:	2301      	movs	r3, #1
 800a304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30c:	bfa4      	itt	ge
 800a30e:	4643      	movge	r3, r8
 800a310:	46a0      	movge	r8, r4
 800a312:	4630      	mov	r0, r6
 800a314:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a318:	bfa6      	itte	ge
 800a31a:	461c      	movge	r4, r3
 800a31c:	2500      	movge	r5, #0
 800a31e:	2501      	movlt	r5, #1
 800a320:	f7ff fd40 	bl	8009da4 <_Balloc>
 800a324:	b920      	cbnz	r0, 800a330 <__mdiff+0x5c>
 800a326:	4b2e      	ldr	r3, [pc, #184]	; (800a3e0 <__mdiff+0x10c>)
 800a328:	4602      	mov	r2, r0
 800a32a:	f240 2145 	movw	r1, #581	; 0x245
 800a32e:	e7e5      	b.n	800a2fc <__mdiff+0x28>
 800a330:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a334:	6926      	ldr	r6, [r4, #16]
 800a336:	60c5      	str	r5, [r0, #12]
 800a338:	f104 0914 	add.w	r9, r4, #20
 800a33c:	f108 0514 	add.w	r5, r8, #20
 800a340:	f100 0e14 	add.w	lr, r0, #20
 800a344:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a348:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a34c:	f108 0210 	add.w	r2, r8, #16
 800a350:	46f2      	mov	sl, lr
 800a352:	2100      	movs	r1, #0
 800a354:	f859 3b04 	ldr.w	r3, [r9], #4
 800a358:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a35c:	fa11 f88b 	uxtah	r8, r1, fp
 800a360:	b299      	uxth	r1, r3
 800a362:	0c1b      	lsrs	r3, r3, #16
 800a364:	eba8 0801 	sub.w	r8, r8, r1
 800a368:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a36c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a370:	fa1f f888 	uxth.w	r8, r8
 800a374:	1419      	asrs	r1, r3, #16
 800a376:	454e      	cmp	r6, r9
 800a378:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a37c:	f84a 3b04 	str.w	r3, [sl], #4
 800a380:	d8e8      	bhi.n	800a354 <__mdiff+0x80>
 800a382:	1b33      	subs	r3, r6, r4
 800a384:	3b15      	subs	r3, #21
 800a386:	f023 0303 	bic.w	r3, r3, #3
 800a38a:	3304      	adds	r3, #4
 800a38c:	3415      	adds	r4, #21
 800a38e:	42a6      	cmp	r6, r4
 800a390:	bf38      	it	cc
 800a392:	2304      	movcc	r3, #4
 800a394:	441d      	add	r5, r3
 800a396:	4473      	add	r3, lr
 800a398:	469e      	mov	lr, r3
 800a39a:	462e      	mov	r6, r5
 800a39c:	4566      	cmp	r6, ip
 800a39e:	d30e      	bcc.n	800a3be <__mdiff+0xea>
 800a3a0:	f10c 0203 	add.w	r2, ip, #3
 800a3a4:	1b52      	subs	r2, r2, r5
 800a3a6:	f022 0203 	bic.w	r2, r2, #3
 800a3aa:	3d03      	subs	r5, #3
 800a3ac:	45ac      	cmp	ip, r5
 800a3ae:	bf38      	it	cc
 800a3b0:	2200      	movcc	r2, #0
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a3b8:	b17a      	cbz	r2, 800a3da <__mdiff+0x106>
 800a3ba:	6107      	str	r7, [r0, #16]
 800a3bc:	e7a4      	b.n	800a308 <__mdiff+0x34>
 800a3be:	f856 8b04 	ldr.w	r8, [r6], #4
 800a3c2:	fa11 f288 	uxtah	r2, r1, r8
 800a3c6:	1414      	asrs	r4, r2, #16
 800a3c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a3cc:	b292      	uxth	r2, r2
 800a3ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a3d2:	f84e 2b04 	str.w	r2, [lr], #4
 800a3d6:	1421      	asrs	r1, r4, #16
 800a3d8:	e7e0      	b.n	800a39c <__mdiff+0xc8>
 800a3da:	3f01      	subs	r7, #1
 800a3dc:	e7ea      	b.n	800a3b4 <__mdiff+0xe0>
 800a3de:	bf00      	nop
 800a3e0:	0800bb04 	.word	0x0800bb04
 800a3e4:	0800bb15 	.word	0x0800bb15

0800a3e8 <__d2b>:
 800a3e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3ec:	460f      	mov	r7, r1
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	ec59 8b10 	vmov	r8, r9, d0
 800a3f4:	4616      	mov	r6, r2
 800a3f6:	f7ff fcd5 	bl	8009da4 <_Balloc>
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	b930      	cbnz	r0, 800a40c <__d2b+0x24>
 800a3fe:	4602      	mov	r2, r0
 800a400:	4b24      	ldr	r3, [pc, #144]	; (800a494 <__d2b+0xac>)
 800a402:	4825      	ldr	r0, [pc, #148]	; (800a498 <__d2b+0xb0>)
 800a404:	f240 310f 	movw	r1, #783	; 0x30f
 800a408:	f7fe fd34 	bl	8008e74 <__assert_func>
 800a40c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a410:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a414:	bb2d      	cbnz	r5, 800a462 <__d2b+0x7a>
 800a416:	9301      	str	r3, [sp, #4]
 800a418:	f1b8 0300 	subs.w	r3, r8, #0
 800a41c:	d026      	beq.n	800a46c <__d2b+0x84>
 800a41e:	4668      	mov	r0, sp
 800a420:	9300      	str	r3, [sp, #0]
 800a422:	f7ff fd87 	bl	8009f34 <__lo0bits>
 800a426:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a42a:	b1e8      	cbz	r0, 800a468 <__d2b+0x80>
 800a42c:	f1c0 0320 	rsb	r3, r0, #32
 800a430:	fa02 f303 	lsl.w	r3, r2, r3
 800a434:	430b      	orrs	r3, r1
 800a436:	40c2      	lsrs	r2, r0
 800a438:	6163      	str	r3, [r4, #20]
 800a43a:	9201      	str	r2, [sp, #4]
 800a43c:	9b01      	ldr	r3, [sp, #4]
 800a43e:	61a3      	str	r3, [r4, #24]
 800a440:	2b00      	cmp	r3, #0
 800a442:	bf14      	ite	ne
 800a444:	2202      	movne	r2, #2
 800a446:	2201      	moveq	r2, #1
 800a448:	6122      	str	r2, [r4, #16]
 800a44a:	b1bd      	cbz	r5, 800a47c <__d2b+0x94>
 800a44c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a450:	4405      	add	r5, r0
 800a452:	603d      	str	r5, [r7, #0]
 800a454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a458:	6030      	str	r0, [r6, #0]
 800a45a:	4620      	mov	r0, r4
 800a45c:	b003      	add	sp, #12
 800a45e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a466:	e7d6      	b.n	800a416 <__d2b+0x2e>
 800a468:	6161      	str	r1, [r4, #20]
 800a46a:	e7e7      	b.n	800a43c <__d2b+0x54>
 800a46c:	a801      	add	r0, sp, #4
 800a46e:	f7ff fd61 	bl	8009f34 <__lo0bits>
 800a472:	9b01      	ldr	r3, [sp, #4]
 800a474:	6163      	str	r3, [r4, #20]
 800a476:	3020      	adds	r0, #32
 800a478:	2201      	movs	r2, #1
 800a47a:	e7e5      	b.n	800a448 <__d2b+0x60>
 800a47c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a480:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a484:	6038      	str	r0, [r7, #0]
 800a486:	6918      	ldr	r0, [r3, #16]
 800a488:	f7ff fd34 	bl	8009ef4 <__hi0bits>
 800a48c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a490:	e7e2      	b.n	800a458 <__d2b+0x70>
 800a492:	bf00      	nop
 800a494:	0800bb04 	.word	0x0800bb04
 800a498:	0800bb15 	.word	0x0800bb15

0800a49c <__ssputs_r>:
 800a49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a0:	688e      	ldr	r6, [r1, #8]
 800a4a2:	461f      	mov	r7, r3
 800a4a4:	42be      	cmp	r6, r7
 800a4a6:	680b      	ldr	r3, [r1, #0]
 800a4a8:	4682      	mov	sl, r0
 800a4aa:	460c      	mov	r4, r1
 800a4ac:	4690      	mov	r8, r2
 800a4ae:	d82c      	bhi.n	800a50a <__ssputs_r+0x6e>
 800a4b0:	898a      	ldrh	r2, [r1, #12]
 800a4b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4b6:	d026      	beq.n	800a506 <__ssputs_r+0x6a>
 800a4b8:	6965      	ldr	r5, [r4, #20]
 800a4ba:	6909      	ldr	r1, [r1, #16]
 800a4bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4c0:	eba3 0901 	sub.w	r9, r3, r1
 800a4c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4c8:	1c7b      	adds	r3, r7, #1
 800a4ca:	444b      	add	r3, r9
 800a4cc:	106d      	asrs	r5, r5, #1
 800a4ce:	429d      	cmp	r5, r3
 800a4d0:	bf38      	it	cc
 800a4d2:	461d      	movcc	r5, r3
 800a4d4:	0553      	lsls	r3, r2, #21
 800a4d6:	d527      	bpl.n	800a528 <__ssputs_r+0x8c>
 800a4d8:	4629      	mov	r1, r5
 800a4da:	f7ff fbd7 	bl	8009c8c <_malloc_r>
 800a4de:	4606      	mov	r6, r0
 800a4e0:	b360      	cbz	r0, 800a53c <__ssputs_r+0xa0>
 800a4e2:	6921      	ldr	r1, [r4, #16]
 800a4e4:	464a      	mov	r2, r9
 800a4e6:	f000 fa1b 	bl	800a920 <memcpy>
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	6126      	str	r6, [r4, #16]
 800a4f8:	6165      	str	r5, [r4, #20]
 800a4fa:	444e      	add	r6, r9
 800a4fc:	eba5 0509 	sub.w	r5, r5, r9
 800a500:	6026      	str	r6, [r4, #0]
 800a502:	60a5      	str	r5, [r4, #8]
 800a504:	463e      	mov	r6, r7
 800a506:	42be      	cmp	r6, r7
 800a508:	d900      	bls.n	800a50c <__ssputs_r+0x70>
 800a50a:	463e      	mov	r6, r7
 800a50c:	6820      	ldr	r0, [r4, #0]
 800a50e:	4632      	mov	r2, r6
 800a510:	4641      	mov	r1, r8
 800a512:	f000 f9db 	bl	800a8cc <memmove>
 800a516:	68a3      	ldr	r3, [r4, #8]
 800a518:	1b9b      	subs	r3, r3, r6
 800a51a:	60a3      	str	r3, [r4, #8]
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	4433      	add	r3, r6
 800a520:	6023      	str	r3, [r4, #0]
 800a522:	2000      	movs	r0, #0
 800a524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a528:	462a      	mov	r2, r5
 800a52a:	f000 fa36 	bl	800a99a <_realloc_r>
 800a52e:	4606      	mov	r6, r0
 800a530:	2800      	cmp	r0, #0
 800a532:	d1e0      	bne.n	800a4f6 <__ssputs_r+0x5a>
 800a534:	6921      	ldr	r1, [r4, #16]
 800a536:	4650      	mov	r0, sl
 800a538:	f7ff fb34 	bl	8009ba4 <_free_r>
 800a53c:	230c      	movs	r3, #12
 800a53e:	f8ca 3000 	str.w	r3, [sl]
 800a542:	89a3      	ldrh	r3, [r4, #12]
 800a544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a548:	81a3      	strh	r3, [r4, #12]
 800a54a:	f04f 30ff 	mov.w	r0, #4294967295
 800a54e:	e7e9      	b.n	800a524 <__ssputs_r+0x88>

0800a550 <_svfiprintf_r>:
 800a550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a554:	4698      	mov	r8, r3
 800a556:	898b      	ldrh	r3, [r1, #12]
 800a558:	061b      	lsls	r3, r3, #24
 800a55a:	b09d      	sub	sp, #116	; 0x74
 800a55c:	4607      	mov	r7, r0
 800a55e:	460d      	mov	r5, r1
 800a560:	4614      	mov	r4, r2
 800a562:	d50e      	bpl.n	800a582 <_svfiprintf_r+0x32>
 800a564:	690b      	ldr	r3, [r1, #16]
 800a566:	b963      	cbnz	r3, 800a582 <_svfiprintf_r+0x32>
 800a568:	2140      	movs	r1, #64	; 0x40
 800a56a:	f7ff fb8f 	bl	8009c8c <_malloc_r>
 800a56e:	6028      	str	r0, [r5, #0]
 800a570:	6128      	str	r0, [r5, #16]
 800a572:	b920      	cbnz	r0, 800a57e <_svfiprintf_r+0x2e>
 800a574:	230c      	movs	r3, #12
 800a576:	603b      	str	r3, [r7, #0]
 800a578:	f04f 30ff 	mov.w	r0, #4294967295
 800a57c:	e0d0      	b.n	800a720 <_svfiprintf_r+0x1d0>
 800a57e:	2340      	movs	r3, #64	; 0x40
 800a580:	616b      	str	r3, [r5, #20]
 800a582:	2300      	movs	r3, #0
 800a584:	9309      	str	r3, [sp, #36]	; 0x24
 800a586:	2320      	movs	r3, #32
 800a588:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a590:	2330      	movs	r3, #48	; 0x30
 800a592:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a738 <_svfiprintf_r+0x1e8>
 800a596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a59a:	f04f 0901 	mov.w	r9, #1
 800a59e:	4623      	mov	r3, r4
 800a5a0:	469a      	mov	sl, r3
 800a5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5a6:	b10a      	cbz	r2, 800a5ac <_svfiprintf_r+0x5c>
 800a5a8:	2a25      	cmp	r2, #37	; 0x25
 800a5aa:	d1f9      	bne.n	800a5a0 <_svfiprintf_r+0x50>
 800a5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a5b0:	d00b      	beq.n	800a5ca <_svfiprintf_r+0x7a>
 800a5b2:	465b      	mov	r3, fp
 800a5b4:	4622      	mov	r2, r4
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	4638      	mov	r0, r7
 800a5ba:	f7ff ff6f 	bl	800a49c <__ssputs_r>
 800a5be:	3001      	adds	r0, #1
 800a5c0:	f000 80a9 	beq.w	800a716 <_svfiprintf_r+0x1c6>
 800a5c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5c6:	445a      	add	r2, fp
 800a5c8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	f000 80a1 	beq.w	800a716 <_svfiprintf_r+0x1c6>
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5de:	f10a 0a01 	add.w	sl, sl, #1
 800a5e2:	9304      	str	r3, [sp, #16]
 800a5e4:	9307      	str	r3, [sp, #28]
 800a5e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5ea:	931a      	str	r3, [sp, #104]	; 0x68
 800a5ec:	4654      	mov	r4, sl
 800a5ee:	2205      	movs	r2, #5
 800a5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5f4:	4850      	ldr	r0, [pc, #320]	; (800a738 <_svfiprintf_r+0x1e8>)
 800a5f6:	f7f5 fe13 	bl	8000220 <memchr>
 800a5fa:	9a04      	ldr	r2, [sp, #16]
 800a5fc:	b9d8      	cbnz	r0, 800a636 <_svfiprintf_r+0xe6>
 800a5fe:	06d0      	lsls	r0, r2, #27
 800a600:	bf44      	itt	mi
 800a602:	2320      	movmi	r3, #32
 800a604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a608:	0711      	lsls	r1, r2, #28
 800a60a:	bf44      	itt	mi
 800a60c:	232b      	movmi	r3, #43	; 0x2b
 800a60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a612:	f89a 3000 	ldrb.w	r3, [sl]
 800a616:	2b2a      	cmp	r3, #42	; 0x2a
 800a618:	d015      	beq.n	800a646 <_svfiprintf_r+0xf6>
 800a61a:	9a07      	ldr	r2, [sp, #28]
 800a61c:	4654      	mov	r4, sl
 800a61e:	2000      	movs	r0, #0
 800a620:	f04f 0c0a 	mov.w	ip, #10
 800a624:	4621      	mov	r1, r4
 800a626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a62a:	3b30      	subs	r3, #48	; 0x30
 800a62c:	2b09      	cmp	r3, #9
 800a62e:	d94d      	bls.n	800a6cc <_svfiprintf_r+0x17c>
 800a630:	b1b0      	cbz	r0, 800a660 <_svfiprintf_r+0x110>
 800a632:	9207      	str	r2, [sp, #28]
 800a634:	e014      	b.n	800a660 <_svfiprintf_r+0x110>
 800a636:	eba0 0308 	sub.w	r3, r0, r8
 800a63a:	fa09 f303 	lsl.w	r3, r9, r3
 800a63e:	4313      	orrs	r3, r2
 800a640:	9304      	str	r3, [sp, #16]
 800a642:	46a2      	mov	sl, r4
 800a644:	e7d2      	b.n	800a5ec <_svfiprintf_r+0x9c>
 800a646:	9b03      	ldr	r3, [sp, #12]
 800a648:	1d19      	adds	r1, r3, #4
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	9103      	str	r1, [sp, #12]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	bfbb      	ittet	lt
 800a652:	425b      	neglt	r3, r3
 800a654:	f042 0202 	orrlt.w	r2, r2, #2
 800a658:	9307      	strge	r3, [sp, #28]
 800a65a:	9307      	strlt	r3, [sp, #28]
 800a65c:	bfb8      	it	lt
 800a65e:	9204      	strlt	r2, [sp, #16]
 800a660:	7823      	ldrb	r3, [r4, #0]
 800a662:	2b2e      	cmp	r3, #46	; 0x2e
 800a664:	d10c      	bne.n	800a680 <_svfiprintf_r+0x130>
 800a666:	7863      	ldrb	r3, [r4, #1]
 800a668:	2b2a      	cmp	r3, #42	; 0x2a
 800a66a:	d134      	bne.n	800a6d6 <_svfiprintf_r+0x186>
 800a66c:	9b03      	ldr	r3, [sp, #12]
 800a66e:	1d1a      	adds	r2, r3, #4
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	9203      	str	r2, [sp, #12]
 800a674:	2b00      	cmp	r3, #0
 800a676:	bfb8      	it	lt
 800a678:	f04f 33ff 	movlt.w	r3, #4294967295
 800a67c:	3402      	adds	r4, #2
 800a67e:	9305      	str	r3, [sp, #20]
 800a680:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a748 <_svfiprintf_r+0x1f8>
 800a684:	7821      	ldrb	r1, [r4, #0]
 800a686:	2203      	movs	r2, #3
 800a688:	4650      	mov	r0, sl
 800a68a:	f7f5 fdc9 	bl	8000220 <memchr>
 800a68e:	b138      	cbz	r0, 800a6a0 <_svfiprintf_r+0x150>
 800a690:	9b04      	ldr	r3, [sp, #16]
 800a692:	eba0 000a 	sub.w	r0, r0, sl
 800a696:	2240      	movs	r2, #64	; 0x40
 800a698:	4082      	lsls	r2, r0
 800a69a:	4313      	orrs	r3, r2
 800a69c:	3401      	adds	r4, #1
 800a69e:	9304      	str	r3, [sp, #16]
 800a6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a4:	4825      	ldr	r0, [pc, #148]	; (800a73c <_svfiprintf_r+0x1ec>)
 800a6a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6aa:	2206      	movs	r2, #6
 800a6ac:	f7f5 fdb8 	bl	8000220 <memchr>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	d038      	beq.n	800a726 <_svfiprintf_r+0x1d6>
 800a6b4:	4b22      	ldr	r3, [pc, #136]	; (800a740 <_svfiprintf_r+0x1f0>)
 800a6b6:	bb1b      	cbnz	r3, 800a700 <_svfiprintf_r+0x1b0>
 800a6b8:	9b03      	ldr	r3, [sp, #12]
 800a6ba:	3307      	adds	r3, #7
 800a6bc:	f023 0307 	bic.w	r3, r3, #7
 800a6c0:	3308      	adds	r3, #8
 800a6c2:	9303      	str	r3, [sp, #12]
 800a6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6c6:	4433      	add	r3, r6
 800a6c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ca:	e768      	b.n	800a59e <_svfiprintf_r+0x4e>
 800a6cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6d0:	460c      	mov	r4, r1
 800a6d2:	2001      	movs	r0, #1
 800a6d4:	e7a6      	b.n	800a624 <_svfiprintf_r+0xd4>
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	3401      	adds	r4, #1
 800a6da:	9305      	str	r3, [sp, #20]
 800a6dc:	4619      	mov	r1, r3
 800a6de:	f04f 0c0a 	mov.w	ip, #10
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6e8:	3a30      	subs	r2, #48	; 0x30
 800a6ea:	2a09      	cmp	r2, #9
 800a6ec:	d903      	bls.n	800a6f6 <_svfiprintf_r+0x1a6>
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d0c6      	beq.n	800a680 <_svfiprintf_r+0x130>
 800a6f2:	9105      	str	r1, [sp, #20]
 800a6f4:	e7c4      	b.n	800a680 <_svfiprintf_r+0x130>
 800a6f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e7f0      	b.n	800a6e2 <_svfiprintf_r+0x192>
 800a700:	ab03      	add	r3, sp, #12
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	462a      	mov	r2, r5
 800a706:	4b0f      	ldr	r3, [pc, #60]	; (800a744 <_svfiprintf_r+0x1f4>)
 800a708:	a904      	add	r1, sp, #16
 800a70a:	4638      	mov	r0, r7
 800a70c:	f7fd fe5a 	bl	80083c4 <_printf_float>
 800a710:	1c42      	adds	r2, r0, #1
 800a712:	4606      	mov	r6, r0
 800a714:	d1d6      	bne.n	800a6c4 <_svfiprintf_r+0x174>
 800a716:	89ab      	ldrh	r3, [r5, #12]
 800a718:	065b      	lsls	r3, r3, #25
 800a71a:	f53f af2d 	bmi.w	800a578 <_svfiprintf_r+0x28>
 800a71e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a720:	b01d      	add	sp, #116	; 0x74
 800a722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a726:	ab03      	add	r3, sp, #12
 800a728:	9300      	str	r3, [sp, #0]
 800a72a:	462a      	mov	r2, r5
 800a72c:	4b05      	ldr	r3, [pc, #20]	; (800a744 <_svfiprintf_r+0x1f4>)
 800a72e:	a904      	add	r1, sp, #16
 800a730:	4638      	mov	r0, r7
 800a732:	f7fe f8eb 	bl	800890c <_printf_i>
 800a736:	e7eb      	b.n	800a710 <_svfiprintf_r+0x1c0>
 800a738:	0800bc6c 	.word	0x0800bc6c
 800a73c:	0800bc76 	.word	0x0800bc76
 800a740:	080083c5 	.word	0x080083c5
 800a744:	0800a49d 	.word	0x0800a49d
 800a748:	0800bc72 	.word	0x0800bc72

0800a74c <__sflush_r>:
 800a74c:	898a      	ldrh	r2, [r1, #12]
 800a74e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a752:	4605      	mov	r5, r0
 800a754:	0710      	lsls	r0, r2, #28
 800a756:	460c      	mov	r4, r1
 800a758:	d458      	bmi.n	800a80c <__sflush_r+0xc0>
 800a75a:	684b      	ldr	r3, [r1, #4]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	dc05      	bgt.n	800a76c <__sflush_r+0x20>
 800a760:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a762:	2b00      	cmp	r3, #0
 800a764:	dc02      	bgt.n	800a76c <__sflush_r+0x20>
 800a766:	2000      	movs	r0, #0
 800a768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a76c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a76e:	2e00      	cmp	r6, #0
 800a770:	d0f9      	beq.n	800a766 <__sflush_r+0x1a>
 800a772:	2300      	movs	r3, #0
 800a774:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a778:	682f      	ldr	r7, [r5, #0]
 800a77a:	6a21      	ldr	r1, [r4, #32]
 800a77c:	602b      	str	r3, [r5, #0]
 800a77e:	d032      	beq.n	800a7e6 <__sflush_r+0x9a>
 800a780:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a782:	89a3      	ldrh	r3, [r4, #12]
 800a784:	075a      	lsls	r2, r3, #29
 800a786:	d505      	bpl.n	800a794 <__sflush_r+0x48>
 800a788:	6863      	ldr	r3, [r4, #4]
 800a78a:	1ac0      	subs	r0, r0, r3
 800a78c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a78e:	b10b      	cbz	r3, 800a794 <__sflush_r+0x48>
 800a790:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a792:	1ac0      	subs	r0, r0, r3
 800a794:	2300      	movs	r3, #0
 800a796:	4602      	mov	r2, r0
 800a798:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a79a:	6a21      	ldr	r1, [r4, #32]
 800a79c:	4628      	mov	r0, r5
 800a79e:	47b0      	blx	r6
 800a7a0:	1c43      	adds	r3, r0, #1
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	d106      	bne.n	800a7b4 <__sflush_r+0x68>
 800a7a6:	6829      	ldr	r1, [r5, #0]
 800a7a8:	291d      	cmp	r1, #29
 800a7aa:	d82b      	bhi.n	800a804 <__sflush_r+0xb8>
 800a7ac:	4a29      	ldr	r2, [pc, #164]	; (800a854 <__sflush_r+0x108>)
 800a7ae:	410a      	asrs	r2, r1
 800a7b0:	07d6      	lsls	r6, r2, #31
 800a7b2:	d427      	bmi.n	800a804 <__sflush_r+0xb8>
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	6062      	str	r2, [r4, #4]
 800a7b8:	04d9      	lsls	r1, r3, #19
 800a7ba:	6922      	ldr	r2, [r4, #16]
 800a7bc:	6022      	str	r2, [r4, #0]
 800a7be:	d504      	bpl.n	800a7ca <__sflush_r+0x7e>
 800a7c0:	1c42      	adds	r2, r0, #1
 800a7c2:	d101      	bne.n	800a7c8 <__sflush_r+0x7c>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b903      	cbnz	r3, 800a7ca <__sflush_r+0x7e>
 800a7c8:	6560      	str	r0, [r4, #84]	; 0x54
 800a7ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7cc:	602f      	str	r7, [r5, #0]
 800a7ce:	2900      	cmp	r1, #0
 800a7d0:	d0c9      	beq.n	800a766 <__sflush_r+0x1a>
 800a7d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7d6:	4299      	cmp	r1, r3
 800a7d8:	d002      	beq.n	800a7e0 <__sflush_r+0x94>
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f7ff f9e2 	bl	8009ba4 <_free_r>
 800a7e0:	2000      	movs	r0, #0
 800a7e2:	6360      	str	r0, [r4, #52]	; 0x34
 800a7e4:	e7c0      	b.n	800a768 <__sflush_r+0x1c>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	47b0      	blx	r6
 800a7ec:	1c41      	adds	r1, r0, #1
 800a7ee:	d1c8      	bne.n	800a782 <__sflush_r+0x36>
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d0c5      	beq.n	800a782 <__sflush_r+0x36>
 800a7f6:	2b1d      	cmp	r3, #29
 800a7f8:	d001      	beq.n	800a7fe <__sflush_r+0xb2>
 800a7fa:	2b16      	cmp	r3, #22
 800a7fc:	d101      	bne.n	800a802 <__sflush_r+0xb6>
 800a7fe:	602f      	str	r7, [r5, #0]
 800a800:	e7b1      	b.n	800a766 <__sflush_r+0x1a>
 800a802:	89a3      	ldrh	r3, [r4, #12]
 800a804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a808:	81a3      	strh	r3, [r4, #12]
 800a80a:	e7ad      	b.n	800a768 <__sflush_r+0x1c>
 800a80c:	690f      	ldr	r7, [r1, #16]
 800a80e:	2f00      	cmp	r7, #0
 800a810:	d0a9      	beq.n	800a766 <__sflush_r+0x1a>
 800a812:	0793      	lsls	r3, r2, #30
 800a814:	680e      	ldr	r6, [r1, #0]
 800a816:	bf08      	it	eq
 800a818:	694b      	ldreq	r3, [r1, #20]
 800a81a:	600f      	str	r7, [r1, #0]
 800a81c:	bf18      	it	ne
 800a81e:	2300      	movne	r3, #0
 800a820:	eba6 0807 	sub.w	r8, r6, r7
 800a824:	608b      	str	r3, [r1, #8]
 800a826:	f1b8 0f00 	cmp.w	r8, #0
 800a82a:	dd9c      	ble.n	800a766 <__sflush_r+0x1a>
 800a82c:	6a21      	ldr	r1, [r4, #32]
 800a82e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a830:	4643      	mov	r3, r8
 800a832:	463a      	mov	r2, r7
 800a834:	4628      	mov	r0, r5
 800a836:	47b0      	blx	r6
 800a838:	2800      	cmp	r0, #0
 800a83a:	dc06      	bgt.n	800a84a <__sflush_r+0xfe>
 800a83c:	89a3      	ldrh	r3, [r4, #12]
 800a83e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a842:	81a3      	strh	r3, [r4, #12]
 800a844:	f04f 30ff 	mov.w	r0, #4294967295
 800a848:	e78e      	b.n	800a768 <__sflush_r+0x1c>
 800a84a:	4407      	add	r7, r0
 800a84c:	eba8 0800 	sub.w	r8, r8, r0
 800a850:	e7e9      	b.n	800a826 <__sflush_r+0xda>
 800a852:	bf00      	nop
 800a854:	dfbffffe 	.word	0xdfbffffe

0800a858 <_fflush_r>:
 800a858:	b538      	push	{r3, r4, r5, lr}
 800a85a:	690b      	ldr	r3, [r1, #16]
 800a85c:	4605      	mov	r5, r0
 800a85e:	460c      	mov	r4, r1
 800a860:	b913      	cbnz	r3, 800a868 <_fflush_r+0x10>
 800a862:	2500      	movs	r5, #0
 800a864:	4628      	mov	r0, r5
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	b118      	cbz	r0, 800a872 <_fflush_r+0x1a>
 800a86a:	6a03      	ldr	r3, [r0, #32]
 800a86c:	b90b      	cbnz	r3, 800a872 <_fflush_r+0x1a>
 800a86e:	f7fe f9e9 	bl	8008c44 <__sinit>
 800a872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d0f3      	beq.n	800a862 <_fflush_r+0xa>
 800a87a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a87c:	07d0      	lsls	r0, r2, #31
 800a87e:	d404      	bmi.n	800a88a <_fflush_r+0x32>
 800a880:	0599      	lsls	r1, r3, #22
 800a882:	d402      	bmi.n	800a88a <_fflush_r+0x32>
 800a884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a886:	f7fe faf3 	bl	8008e70 <__retarget_lock_acquire_recursive>
 800a88a:	4628      	mov	r0, r5
 800a88c:	4621      	mov	r1, r4
 800a88e:	f7ff ff5d 	bl	800a74c <__sflush_r>
 800a892:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a894:	07da      	lsls	r2, r3, #31
 800a896:	4605      	mov	r5, r0
 800a898:	d4e4      	bmi.n	800a864 <_fflush_r+0xc>
 800a89a:	89a3      	ldrh	r3, [r4, #12]
 800a89c:	059b      	lsls	r3, r3, #22
 800a89e:	d4e1      	bmi.n	800a864 <_fflush_r+0xc>
 800a8a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8a2:	f7fe fae6 	bl	8008e72 <__retarget_lock_release_recursive>
 800a8a6:	e7dd      	b.n	800a864 <_fflush_r+0xc>

0800a8a8 <fiprintf>:
 800a8a8:	b40e      	push	{r1, r2, r3}
 800a8aa:	b503      	push	{r0, r1, lr}
 800a8ac:	4601      	mov	r1, r0
 800a8ae:	ab03      	add	r3, sp, #12
 800a8b0:	4805      	ldr	r0, [pc, #20]	; (800a8c8 <fiprintf+0x20>)
 800a8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8b6:	6800      	ldr	r0, [r0, #0]
 800a8b8:	9301      	str	r3, [sp, #4]
 800a8ba:	f000 f8d3 	bl	800aa64 <_vfiprintf_r>
 800a8be:	b002      	add	sp, #8
 800a8c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8c4:	b003      	add	sp, #12
 800a8c6:	4770      	bx	lr
 800a8c8:	20000068 	.word	0x20000068

0800a8cc <memmove>:
 800a8cc:	4288      	cmp	r0, r1
 800a8ce:	b510      	push	{r4, lr}
 800a8d0:	eb01 0402 	add.w	r4, r1, r2
 800a8d4:	d902      	bls.n	800a8dc <memmove+0x10>
 800a8d6:	4284      	cmp	r4, r0
 800a8d8:	4623      	mov	r3, r4
 800a8da:	d807      	bhi.n	800a8ec <memmove+0x20>
 800a8dc:	1e43      	subs	r3, r0, #1
 800a8de:	42a1      	cmp	r1, r4
 800a8e0:	d008      	beq.n	800a8f4 <memmove+0x28>
 800a8e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8ea:	e7f8      	b.n	800a8de <memmove+0x12>
 800a8ec:	4402      	add	r2, r0
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	428a      	cmp	r2, r1
 800a8f2:	d100      	bne.n	800a8f6 <memmove+0x2a>
 800a8f4:	bd10      	pop	{r4, pc}
 800a8f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8fe:	e7f7      	b.n	800a8f0 <memmove+0x24>

0800a900 <_sbrk_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d06      	ldr	r5, [pc, #24]	; (800a91c <_sbrk_r+0x1c>)
 800a904:	2300      	movs	r3, #0
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	602b      	str	r3, [r5, #0]
 800a90c:	f7f7 fb6c 	bl	8001fe8 <_sbrk>
 800a910:	1c43      	adds	r3, r0, #1
 800a912:	d102      	bne.n	800a91a <_sbrk_r+0x1a>
 800a914:	682b      	ldr	r3, [r5, #0]
 800a916:	b103      	cbz	r3, 800a91a <_sbrk_r+0x1a>
 800a918:	6023      	str	r3, [r4, #0]
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	2005f9ac 	.word	0x2005f9ac

0800a920 <memcpy>:
 800a920:	440a      	add	r2, r1
 800a922:	4291      	cmp	r1, r2
 800a924:	f100 33ff 	add.w	r3, r0, #4294967295
 800a928:	d100      	bne.n	800a92c <memcpy+0xc>
 800a92a:	4770      	bx	lr
 800a92c:	b510      	push	{r4, lr}
 800a92e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a932:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a936:	4291      	cmp	r1, r2
 800a938:	d1f9      	bne.n	800a92e <memcpy+0xe>
 800a93a:	bd10      	pop	{r4, pc}

0800a93c <abort>:
 800a93c:	b508      	push	{r3, lr}
 800a93e:	2006      	movs	r0, #6
 800a940:	f000 fa68 	bl	800ae14 <raise>
 800a944:	2001      	movs	r0, #1
 800a946:	f7f7 fad7 	bl	8001ef8 <_exit>

0800a94a <_calloc_r>:
 800a94a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a94c:	fba1 2402 	umull	r2, r4, r1, r2
 800a950:	b94c      	cbnz	r4, 800a966 <_calloc_r+0x1c>
 800a952:	4611      	mov	r1, r2
 800a954:	9201      	str	r2, [sp, #4]
 800a956:	f7ff f999 	bl	8009c8c <_malloc_r>
 800a95a:	9a01      	ldr	r2, [sp, #4]
 800a95c:	4605      	mov	r5, r0
 800a95e:	b930      	cbnz	r0, 800a96e <_calloc_r+0x24>
 800a960:	4628      	mov	r0, r5
 800a962:	b003      	add	sp, #12
 800a964:	bd30      	pop	{r4, r5, pc}
 800a966:	220c      	movs	r2, #12
 800a968:	6002      	str	r2, [r0, #0]
 800a96a:	2500      	movs	r5, #0
 800a96c:	e7f8      	b.n	800a960 <_calloc_r+0x16>
 800a96e:	4621      	mov	r1, r4
 800a970:	f7fe fa01 	bl	8008d76 <memset>
 800a974:	e7f4      	b.n	800a960 <_calloc_r+0x16>

0800a976 <__ascii_mbtowc>:
 800a976:	b082      	sub	sp, #8
 800a978:	b901      	cbnz	r1, 800a97c <__ascii_mbtowc+0x6>
 800a97a:	a901      	add	r1, sp, #4
 800a97c:	b142      	cbz	r2, 800a990 <__ascii_mbtowc+0x1a>
 800a97e:	b14b      	cbz	r3, 800a994 <__ascii_mbtowc+0x1e>
 800a980:	7813      	ldrb	r3, [r2, #0]
 800a982:	600b      	str	r3, [r1, #0]
 800a984:	7812      	ldrb	r2, [r2, #0]
 800a986:	1e10      	subs	r0, r2, #0
 800a988:	bf18      	it	ne
 800a98a:	2001      	movne	r0, #1
 800a98c:	b002      	add	sp, #8
 800a98e:	4770      	bx	lr
 800a990:	4610      	mov	r0, r2
 800a992:	e7fb      	b.n	800a98c <__ascii_mbtowc+0x16>
 800a994:	f06f 0001 	mvn.w	r0, #1
 800a998:	e7f8      	b.n	800a98c <__ascii_mbtowc+0x16>

0800a99a <_realloc_r>:
 800a99a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99e:	4680      	mov	r8, r0
 800a9a0:	4614      	mov	r4, r2
 800a9a2:	460e      	mov	r6, r1
 800a9a4:	b921      	cbnz	r1, 800a9b0 <_realloc_r+0x16>
 800a9a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9aa:	4611      	mov	r1, r2
 800a9ac:	f7ff b96e 	b.w	8009c8c <_malloc_r>
 800a9b0:	b92a      	cbnz	r2, 800a9be <_realloc_r+0x24>
 800a9b2:	f7ff f8f7 	bl	8009ba4 <_free_r>
 800a9b6:	4625      	mov	r5, r4
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9be:	f000 fa45 	bl	800ae4c <_malloc_usable_size_r>
 800a9c2:	4284      	cmp	r4, r0
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	d802      	bhi.n	800a9ce <_realloc_r+0x34>
 800a9c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9cc:	d812      	bhi.n	800a9f4 <_realloc_r+0x5a>
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	f7ff f95b 	bl	8009c8c <_malloc_r>
 800a9d6:	4605      	mov	r5, r0
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	d0ed      	beq.n	800a9b8 <_realloc_r+0x1e>
 800a9dc:	42bc      	cmp	r4, r7
 800a9de:	4622      	mov	r2, r4
 800a9e0:	4631      	mov	r1, r6
 800a9e2:	bf28      	it	cs
 800a9e4:	463a      	movcs	r2, r7
 800a9e6:	f7ff ff9b 	bl	800a920 <memcpy>
 800a9ea:	4631      	mov	r1, r6
 800a9ec:	4640      	mov	r0, r8
 800a9ee:	f7ff f8d9 	bl	8009ba4 <_free_r>
 800a9f2:	e7e1      	b.n	800a9b8 <_realloc_r+0x1e>
 800a9f4:	4635      	mov	r5, r6
 800a9f6:	e7df      	b.n	800a9b8 <_realloc_r+0x1e>

0800a9f8 <__ascii_wctomb>:
 800a9f8:	b149      	cbz	r1, 800aa0e <__ascii_wctomb+0x16>
 800a9fa:	2aff      	cmp	r2, #255	; 0xff
 800a9fc:	bf85      	ittet	hi
 800a9fe:	238a      	movhi	r3, #138	; 0x8a
 800aa00:	6003      	strhi	r3, [r0, #0]
 800aa02:	700a      	strbls	r2, [r1, #0]
 800aa04:	f04f 30ff 	movhi.w	r0, #4294967295
 800aa08:	bf98      	it	ls
 800aa0a:	2001      	movls	r0, #1
 800aa0c:	4770      	bx	lr
 800aa0e:	4608      	mov	r0, r1
 800aa10:	4770      	bx	lr

0800aa12 <__sfputc_r>:
 800aa12:	6893      	ldr	r3, [r2, #8]
 800aa14:	3b01      	subs	r3, #1
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	b410      	push	{r4}
 800aa1a:	6093      	str	r3, [r2, #8]
 800aa1c:	da08      	bge.n	800aa30 <__sfputc_r+0x1e>
 800aa1e:	6994      	ldr	r4, [r2, #24]
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	db01      	blt.n	800aa28 <__sfputc_r+0x16>
 800aa24:	290a      	cmp	r1, #10
 800aa26:	d103      	bne.n	800aa30 <__sfputc_r+0x1e>
 800aa28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2c:	f000 b934 	b.w	800ac98 <__swbuf_r>
 800aa30:	6813      	ldr	r3, [r2, #0]
 800aa32:	1c58      	adds	r0, r3, #1
 800aa34:	6010      	str	r0, [r2, #0]
 800aa36:	7019      	strb	r1, [r3, #0]
 800aa38:	4608      	mov	r0, r1
 800aa3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <__sfputs_r>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	4606      	mov	r6, r0
 800aa44:	460f      	mov	r7, r1
 800aa46:	4614      	mov	r4, r2
 800aa48:	18d5      	adds	r5, r2, r3
 800aa4a:	42ac      	cmp	r4, r5
 800aa4c:	d101      	bne.n	800aa52 <__sfputs_r+0x12>
 800aa4e:	2000      	movs	r0, #0
 800aa50:	e007      	b.n	800aa62 <__sfputs_r+0x22>
 800aa52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa56:	463a      	mov	r2, r7
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7ff ffda 	bl	800aa12 <__sfputc_r>
 800aa5e:	1c43      	adds	r3, r0, #1
 800aa60:	d1f3      	bne.n	800aa4a <__sfputs_r+0xa>
 800aa62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aa64 <_vfiprintf_r>:
 800aa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	460d      	mov	r5, r1
 800aa6a:	b09d      	sub	sp, #116	; 0x74
 800aa6c:	4614      	mov	r4, r2
 800aa6e:	4698      	mov	r8, r3
 800aa70:	4606      	mov	r6, r0
 800aa72:	b118      	cbz	r0, 800aa7c <_vfiprintf_r+0x18>
 800aa74:	6a03      	ldr	r3, [r0, #32]
 800aa76:	b90b      	cbnz	r3, 800aa7c <_vfiprintf_r+0x18>
 800aa78:	f7fe f8e4 	bl	8008c44 <__sinit>
 800aa7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa7e:	07d9      	lsls	r1, r3, #31
 800aa80:	d405      	bmi.n	800aa8e <_vfiprintf_r+0x2a>
 800aa82:	89ab      	ldrh	r3, [r5, #12]
 800aa84:	059a      	lsls	r2, r3, #22
 800aa86:	d402      	bmi.n	800aa8e <_vfiprintf_r+0x2a>
 800aa88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa8a:	f7fe f9f1 	bl	8008e70 <__retarget_lock_acquire_recursive>
 800aa8e:	89ab      	ldrh	r3, [r5, #12]
 800aa90:	071b      	lsls	r3, r3, #28
 800aa92:	d501      	bpl.n	800aa98 <_vfiprintf_r+0x34>
 800aa94:	692b      	ldr	r3, [r5, #16]
 800aa96:	b99b      	cbnz	r3, 800aac0 <_vfiprintf_r+0x5c>
 800aa98:	4629      	mov	r1, r5
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f000 f93a 	bl	800ad14 <__swsetup_r>
 800aaa0:	b170      	cbz	r0, 800aac0 <_vfiprintf_r+0x5c>
 800aaa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaa4:	07dc      	lsls	r4, r3, #31
 800aaa6:	d504      	bpl.n	800aab2 <_vfiprintf_r+0x4e>
 800aaa8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaac:	b01d      	add	sp, #116	; 0x74
 800aaae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab2:	89ab      	ldrh	r3, [r5, #12]
 800aab4:	0598      	lsls	r0, r3, #22
 800aab6:	d4f7      	bmi.n	800aaa8 <_vfiprintf_r+0x44>
 800aab8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaba:	f7fe f9da 	bl	8008e72 <__retarget_lock_release_recursive>
 800aabe:	e7f3      	b.n	800aaa8 <_vfiprintf_r+0x44>
 800aac0:	2300      	movs	r3, #0
 800aac2:	9309      	str	r3, [sp, #36]	; 0x24
 800aac4:	2320      	movs	r3, #32
 800aac6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aaca:	f8cd 800c 	str.w	r8, [sp, #12]
 800aace:	2330      	movs	r3, #48	; 0x30
 800aad0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ac84 <_vfiprintf_r+0x220>
 800aad4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aad8:	f04f 0901 	mov.w	r9, #1
 800aadc:	4623      	mov	r3, r4
 800aade:	469a      	mov	sl, r3
 800aae0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aae4:	b10a      	cbz	r2, 800aaea <_vfiprintf_r+0x86>
 800aae6:	2a25      	cmp	r2, #37	; 0x25
 800aae8:	d1f9      	bne.n	800aade <_vfiprintf_r+0x7a>
 800aaea:	ebba 0b04 	subs.w	fp, sl, r4
 800aaee:	d00b      	beq.n	800ab08 <_vfiprintf_r+0xa4>
 800aaf0:	465b      	mov	r3, fp
 800aaf2:	4622      	mov	r2, r4
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7ff ffa2 	bl	800aa40 <__sfputs_r>
 800aafc:	3001      	adds	r0, #1
 800aafe:	f000 80a9 	beq.w	800ac54 <_vfiprintf_r+0x1f0>
 800ab02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab04:	445a      	add	r2, fp
 800ab06:	9209      	str	r2, [sp, #36]	; 0x24
 800ab08:	f89a 3000 	ldrb.w	r3, [sl]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f000 80a1 	beq.w	800ac54 <_vfiprintf_r+0x1f0>
 800ab12:	2300      	movs	r3, #0
 800ab14:	f04f 32ff 	mov.w	r2, #4294967295
 800ab18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab1c:	f10a 0a01 	add.w	sl, sl, #1
 800ab20:	9304      	str	r3, [sp, #16]
 800ab22:	9307      	str	r3, [sp, #28]
 800ab24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab28:	931a      	str	r3, [sp, #104]	; 0x68
 800ab2a:	4654      	mov	r4, sl
 800ab2c:	2205      	movs	r2, #5
 800ab2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab32:	4854      	ldr	r0, [pc, #336]	; (800ac84 <_vfiprintf_r+0x220>)
 800ab34:	f7f5 fb74 	bl	8000220 <memchr>
 800ab38:	9a04      	ldr	r2, [sp, #16]
 800ab3a:	b9d8      	cbnz	r0, 800ab74 <_vfiprintf_r+0x110>
 800ab3c:	06d1      	lsls	r1, r2, #27
 800ab3e:	bf44      	itt	mi
 800ab40:	2320      	movmi	r3, #32
 800ab42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab46:	0713      	lsls	r3, r2, #28
 800ab48:	bf44      	itt	mi
 800ab4a:	232b      	movmi	r3, #43	; 0x2b
 800ab4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab50:	f89a 3000 	ldrb.w	r3, [sl]
 800ab54:	2b2a      	cmp	r3, #42	; 0x2a
 800ab56:	d015      	beq.n	800ab84 <_vfiprintf_r+0x120>
 800ab58:	9a07      	ldr	r2, [sp, #28]
 800ab5a:	4654      	mov	r4, sl
 800ab5c:	2000      	movs	r0, #0
 800ab5e:	f04f 0c0a 	mov.w	ip, #10
 800ab62:	4621      	mov	r1, r4
 800ab64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab68:	3b30      	subs	r3, #48	; 0x30
 800ab6a:	2b09      	cmp	r3, #9
 800ab6c:	d94d      	bls.n	800ac0a <_vfiprintf_r+0x1a6>
 800ab6e:	b1b0      	cbz	r0, 800ab9e <_vfiprintf_r+0x13a>
 800ab70:	9207      	str	r2, [sp, #28]
 800ab72:	e014      	b.n	800ab9e <_vfiprintf_r+0x13a>
 800ab74:	eba0 0308 	sub.w	r3, r0, r8
 800ab78:	fa09 f303 	lsl.w	r3, r9, r3
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	9304      	str	r3, [sp, #16]
 800ab80:	46a2      	mov	sl, r4
 800ab82:	e7d2      	b.n	800ab2a <_vfiprintf_r+0xc6>
 800ab84:	9b03      	ldr	r3, [sp, #12]
 800ab86:	1d19      	adds	r1, r3, #4
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	9103      	str	r1, [sp, #12]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	bfbb      	ittet	lt
 800ab90:	425b      	neglt	r3, r3
 800ab92:	f042 0202 	orrlt.w	r2, r2, #2
 800ab96:	9307      	strge	r3, [sp, #28]
 800ab98:	9307      	strlt	r3, [sp, #28]
 800ab9a:	bfb8      	it	lt
 800ab9c:	9204      	strlt	r2, [sp, #16]
 800ab9e:	7823      	ldrb	r3, [r4, #0]
 800aba0:	2b2e      	cmp	r3, #46	; 0x2e
 800aba2:	d10c      	bne.n	800abbe <_vfiprintf_r+0x15a>
 800aba4:	7863      	ldrb	r3, [r4, #1]
 800aba6:	2b2a      	cmp	r3, #42	; 0x2a
 800aba8:	d134      	bne.n	800ac14 <_vfiprintf_r+0x1b0>
 800abaa:	9b03      	ldr	r3, [sp, #12]
 800abac:	1d1a      	adds	r2, r3, #4
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	9203      	str	r2, [sp, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	bfb8      	it	lt
 800abb6:	f04f 33ff 	movlt.w	r3, #4294967295
 800abba:	3402      	adds	r4, #2
 800abbc:	9305      	str	r3, [sp, #20]
 800abbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ac94 <_vfiprintf_r+0x230>
 800abc2:	7821      	ldrb	r1, [r4, #0]
 800abc4:	2203      	movs	r2, #3
 800abc6:	4650      	mov	r0, sl
 800abc8:	f7f5 fb2a 	bl	8000220 <memchr>
 800abcc:	b138      	cbz	r0, 800abde <_vfiprintf_r+0x17a>
 800abce:	9b04      	ldr	r3, [sp, #16]
 800abd0:	eba0 000a 	sub.w	r0, r0, sl
 800abd4:	2240      	movs	r2, #64	; 0x40
 800abd6:	4082      	lsls	r2, r0
 800abd8:	4313      	orrs	r3, r2
 800abda:	3401      	adds	r4, #1
 800abdc:	9304      	str	r3, [sp, #16]
 800abde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abe2:	4829      	ldr	r0, [pc, #164]	; (800ac88 <_vfiprintf_r+0x224>)
 800abe4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abe8:	2206      	movs	r2, #6
 800abea:	f7f5 fb19 	bl	8000220 <memchr>
 800abee:	2800      	cmp	r0, #0
 800abf0:	d03f      	beq.n	800ac72 <_vfiprintf_r+0x20e>
 800abf2:	4b26      	ldr	r3, [pc, #152]	; (800ac8c <_vfiprintf_r+0x228>)
 800abf4:	bb1b      	cbnz	r3, 800ac3e <_vfiprintf_r+0x1da>
 800abf6:	9b03      	ldr	r3, [sp, #12]
 800abf8:	3307      	adds	r3, #7
 800abfa:	f023 0307 	bic.w	r3, r3, #7
 800abfe:	3308      	adds	r3, #8
 800ac00:	9303      	str	r3, [sp, #12]
 800ac02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac04:	443b      	add	r3, r7
 800ac06:	9309      	str	r3, [sp, #36]	; 0x24
 800ac08:	e768      	b.n	800aadc <_vfiprintf_r+0x78>
 800ac0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac0e:	460c      	mov	r4, r1
 800ac10:	2001      	movs	r0, #1
 800ac12:	e7a6      	b.n	800ab62 <_vfiprintf_r+0xfe>
 800ac14:	2300      	movs	r3, #0
 800ac16:	3401      	adds	r4, #1
 800ac18:	9305      	str	r3, [sp, #20]
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	f04f 0c0a 	mov.w	ip, #10
 800ac20:	4620      	mov	r0, r4
 800ac22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac26:	3a30      	subs	r2, #48	; 0x30
 800ac28:	2a09      	cmp	r2, #9
 800ac2a:	d903      	bls.n	800ac34 <_vfiprintf_r+0x1d0>
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d0c6      	beq.n	800abbe <_vfiprintf_r+0x15a>
 800ac30:	9105      	str	r1, [sp, #20]
 800ac32:	e7c4      	b.n	800abbe <_vfiprintf_r+0x15a>
 800ac34:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac38:	4604      	mov	r4, r0
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e7f0      	b.n	800ac20 <_vfiprintf_r+0x1bc>
 800ac3e:	ab03      	add	r3, sp, #12
 800ac40:	9300      	str	r3, [sp, #0]
 800ac42:	462a      	mov	r2, r5
 800ac44:	4b12      	ldr	r3, [pc, #72]	; (800ac90 <_vfiprintf_r+0x22c>)
 800ac46:	a904      	add	r1, sp, #16
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f7fd fbbb 	bl	80083c4 <_printf_float>
 800ac4e:	4607      	mov	r7, r0
 800ac50:	1c78      	adds	r0, r7, #1
 800ac52:	d1d6      	bne.n	800ac02 <_vfiprintf_r+0x19e>
 800ac54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac56:	07d9      	lsls	r1, r3, #31
 800ac58:	d405      	bmi.n	800ac66 <_vfiprintf_r+0x202>
 800ac5a:	89ab      	ldrh	r3, [r5, #12]
 800ac5c:	059a      	lsls	r2, r3, #22
 800ac5e:	d402      	bmi.n	800ac66 <_vfiprintf_r+0x202>
 800ac60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac62:	f7fe f906 	bl	8008e72 <__retarget_lock_release_recursive>
 800ac66:	89ab      	ldrh	r3, [r5, #12]
 800ac68:	065b      	lsls	r3, r3, #25
 800ac6a:	f53f af1d 	bmi.w	800aaa8 <_vfiprintf_r+0x44>
 800ac6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac70:	e71c      	b.n	800aaac <_vfiprintf_r+0x48>
 800ac72:	ab03      	add	r3, sp, #12
 800ac74:	9300      	str	r3, [sp, #0]
 800ac76:	462a      	mov	r2, r5
 800ac78:	4b05      	ldr	r3, [pc, #20]	; (800ac90 <_vfiprintf_r+0x22c>)
 800ac7a:	a904      	add	r1, sp, #16
 800ac7c:	4630      	mov	r0, r6
 800ac7e:	f7fd fe45 	bl	800890c <_printf_i>
 800ac82:	e7e4      	b.n	800ac4e <_vfiprintf_r+0x1ea>
 800ac84:	0800bc6c 	.word	0x0800bc6c
 800ac88:	0800bc76 	.word	0x0800bc76
 800ac8c:	080083c5 	.word	0x080083c5
 800ac90:	0800aa41 	.word	0x0800aa41
 800ac94:	0800bc72 	.word	0x0800bc72

0800ac98 <__swbuf_r>:
 800ac98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac9a:	460e      	mov	r6, r1
 800ac9c:	4614      	mov	r4, r2
 800ac9e:	4605      	mov	r5, r0
 800aca0:	b118      	cbz	r0, 800acaa <__swbuf_r+0x12>
 800aca2:	6a03      	ldr	r3, [r0, #32]
 800aca4:	b90b      	cbnz	r3, 800acaa <__swbuf_r+0x12>
 800aca6:	f7fd ffcd 	bl	8008c44 <__sinit>
 800acaa:	69a3      	ldr	r3, [r4, #24]
 800acac:	60a3      	str	r3, [r4, #8]
 800acae:	89a3      	ldrh	r3, [r4, #12]
 800acb0:	071a      	lsls	r2, r3, #28
 800acb2:	d525      	bpl.n	800ad00 <__swbuf_r+0x68>
 800acb4:	6923      	ldr	r3, [r4, #16]
 800acb6:	b31b      	cbz	r3, 800ad00 <__swbuf_r+0x68>
 800acb8:	6823      	ldr	r3, [r4, #0]
 800acba:	6922      	ldr	r2, [r4, #16]
 800acbc:	1a98      	subs	r0, r3, r2
 800acbe:	6963      	ldr	r3, [r4, #20]
 800acc0:	b2f6      	uxtb	r6, r6
 800acc2:	4283      	cmp	r3, r0
 800acc4:	4637      	mov	r7, r6
 800acc6:	dc04      	bgt.n	800acd2 <__swbuf_r+0x3a>
 800acc8:	4621      	mov	r1, r4
 800acca:	4628      	mov	r0, r5
 800accc:	f7ff fdc4 	bl	800a858 <_fflush_r>
 800acd0:	b9e0      	cbnz	r0, 800ad0c <__swbuf_r+0x74>
 800acd2:	68a3      	ldr	r3, [r4, #8]
 800acd4:	3b01      	subs	r3, #1
 800acd6:	60a3      	str	r3, [r4, #8]
 800acd8:	6823      	ldr	r3, [r4, #0]
 800acda:	1c5a      	adds	r2, r3, #1
 800acdc:	6022      	str	r2, [r4, #0]
 800acde:	701e      	strb	r6, [r3, #0]
 800ace0:	6962      	ldr	r2, [r4, #20]
 800ace2:	1c43      	adds	r3, r0, #1
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d004      	beq.n	800acf2 <__swbuf_r+0x5a>
 800ace8:	89a3      	ldrh	r3, [r4, #12]
 800acea:	07db      	lsls	r3, r3, #31
 800acec:	d506      	bpl.n	800acfc <__swbuf_r+0x64>
 800acee:	2e0a      	cmp	r6, #10
 800acf0:	d104      	bne.n	800acfc <__swbuf_r+0x64>
 800acf2:	4621      	mov	r1, r4
 800acf4:	4628      	mov	r0, r5
 800acf6:	f7ff fdaf 	bl	800a858 <_fflush_r>
 800acfa:	b938      	cbnz	r0, 800ad0c <__swbuf_r+0x74>
 800acfc:	4638      	mov	r0, r7
 800acfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad00:	4621      	mov	r1, r4
 800ad02:	4628      	mov	r0, r5
 800ad04:	f000 f806 	bl	800ad14 <__swsetup_r>
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	d0d5      	beq.n	800acb8 <__swbuf_r+0x20>
 800ad0c:	f04f 37ff 	mov.w	r7, #4294967295
 800ad10:	e7f4      	b.n	800acfc <__swbuf_r+0x64>
	...

0800ad14 <__swsetup_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4b2a      	ldr	r3, [pc, #168]	; (800adc0 <__swsetup_r+0xac>)
 800ad18:	4605      	mov	r5, r0
 800ad1a:	6818      	ldr	r0, [r3, #0]
 800ad1c:	460c      	mov	r4, r1
 800ad1e:	b118      	cbz	r0, 800ad28 <__swsetup_r+0x14>
 800ad20:	6a03      	ldr	r3, [r0, #32]
 800ad22:	b90b      	cbnz	r3, 800ad28 <__swsetup_r+0x14>
 800ad24:	f7fd ff8e 	bl	8008c44 <__sinit>
 800ad28:	89a3      	ldrh	r3, [r4, #12]
 800ad2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad2e:	0718      	lsls	r0, r3, #28
 800ad30:	d422      	bmi.n	800ad78 <__swsetup_r+0x64>
 800ad32:	06d9      	lsls	r1, r3, #27
 800ad34:	d407      	bmi.n	800ad46 <__swsetup_r+0x32>
 800ad36:	2309      	movs	r3, #9
 800ad38:	602b      	str	r3, [r5, #0]
 800ad3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad3e:	81a3      	strh	r3, [r4, #12]
 800ad40:	f04f 30ff 	mov.w	r0, #4294967295
 800ad44:	e034      	b.n	800adb0 <__swsetup_r+0x9c>
 800ad46:	0758      	lsls	r0, r3, #29
 800ad48:	d512      	bpl.n	800ad70 <__swsetup_r+0x5c>
 800ad4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad4c:	b141      	cbz	r1, 800ad60 <__swsetup_r+0x4c>
 800ad4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad52:	4299      	cmp	r1, r3
 800ad54:	d002      	beq.n	800ad5c <__swsetup_r+0x48>
 800ad56:	4628      	mov	r0, r5
 800ad58:	f7fe ff24 	bl	8009ba4 <_free_r>
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	6363      	str	r3, [r4, #52]	; 0x34
 800ad60:	89a3      	ldrh	r3, [r4, #12]
 800ad62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad66:	81a3      	strh	r3, [r4, #12]
 800ad68:	2300      	movs	r3, #0
 800ad6a:	6063      	str	r3, [r4, #4]
 800ad6c:	6923      	ldr	r3, [r4, #16]
 800ad6e:	6023      	str	r3, [r4, #0]
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	f043 0308 	orr.w	r3, r3, #8
 800ad76:	81a3      	strh	r3, [r4, #12]
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	b94b      	cbnz	r3, 800ad90 <__swsetup_r+0x7c>
 800ad7c:	89a3      	ldrh	r3, [r4, #12]
 800ad7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad86:	d003      	beq.n	800ad90 <__swsetup_r+0x7c>
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	f000 f88c 	bl	800aea8 <__smakebuf_r>
 800ad90:	89a0      	ldrh	r0, [r4, #12]
 800ad92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad96:	f010 0301 	ands.w	r3, r0, #1
 800ad9a:	d00a      	beq.n	800adb2 <__swsetup_r+0x9e>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	60a3      	str	r3, [r4, #8]
 800ada0:	6963      	ldr	r3, [r4, #20]
 800ada2:	425b      	negs	r3, r3
 800ada4:	61a3      	str	r3, [r4, #24]
 800ada6:	6923      	ldr	r3, [r4, #16]
 800ada8:	b943      	cbnz	r3, 800adbc <__swsetup_r+0xa8>
 800adaa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800adae:	d1c4      	bne.n	800ad3a <__swsetup_r+0x26>
 800adb0:	bd38      	pop	{r3, r4, r5, pc}
 800adb2:	0781      	lsls	r1, r0, #30
 800adb4:	bf58      	it	pl
 800adb6:	6963      	ldrpl	r3, [r4, #20]
 800adb8:	60a3      	str	r3, [r4, #8]
 800adba:	e7f4      	b.n	800ada6 <__swsetup_r+0x92>
 800adbc:	2000      	movs	r0, #0
 800adbe:	e7f7      	b.n	800adb0 <__swsetup_r+0x9c>
 800adc0:	20000068 	.word	0x20000068

0800adc4 <_raise_r>:
 800adc4:	291f      	cmp	r1, #31
 800adc6:	b538      	push	{r3, r4, r5, lr}
 800adc8:	4604      	mov	r4, r0
 800adca:	460d      	mov	r5, r1
 800adcc:	d904      	bls.n	800add8 <_raise_r+0x14>
 800adce:	2316      	movs	r3, #22
 800add0:	6003      	str	r3, [r0, #0]
 800add2:	f04f 30ff 	mov.w	r0, #4294967295
 800add6:	bd38      	pop	{r3, r4, r5, pc}
 800add8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800adda:	b112      	cbz	r2, 800ade2 <_raise_r+0x1e>
 800addc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ade0:	b94b      	cbnz	r3, 800adf6 <_raise_r+0x32>
 800ade2:	4620      	mov	r0, r4
 800ade4:	f000 f830 	bl	800ae48 <_getpid_r>
 800ade8:	462a      	mov	r2, r5
 800adea:	4601      	mov	r1, r0
 800adec:	4620      	mov	r0, r4
 800adee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adf2:	f000 b817 	b.w	800ae24 <_kill_r>
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	d00a      	beq.n	800ae10 <_raise_r+0x4c>
 800adfa:	1c59      	adds	r1, r3, #1
 800adfc:	d103      	bne.n	800ae06 <_raise_r+0x42>
 800adfe:	2316      	movs	r3, #22
 800ae00:	6003      	str	r3, [r0, #0]
 800ae02:	2001      	movs	r0, #1
 800ae04:	e7e7      	b.n	800add6 <_raise_r+0x12>
 800ae06:	2400      	movs	r4, #0
 800ae08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	4798      	blx	r3
 800ae10:	2000      	movs	r0, #0
 800ae12:	e7e0      	b.n	800add6 <_raise_r+0x12>

0800ae14 <raise>:
 800ae14:	4b02      	ldr	r3, [pc, #8]	; (800ae20 <raise+0xc>)
 800ae16:	4601      	mov	r1, r0
 800ae18:	6818      	ldr	r0, [r3, #0]
 800ae1a:	f7ff bfd3 	b.w	800adc4 <_raise_r>
 800ae1e:	bf00      	nop
 800ae20:	20000068 	.word	0x20000068

0800ae24 <_kill_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	4d07      	ldr	r5, [pc, #28]	; (800ae44 <_kill_r+0x20>)
 800ae28:	2300      	movs	r3, #0
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	4608      	mov	r0, r1
 800ae2e:	4611      	mov	r1, r2
 800ae30:	602b      	str	r3, [r5, #0]
 800ae32:	f7f7 f851 	bl	8001ed8 <_kill>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	d102      	bne.n	800ae40 <_kill_r+0x1c>
 800ae3a:	682b      	ldr	r3, [r5, #0]
 800ae3c:	b103      	cbz	r3, 800ae40 <_kill_r+0x1c>
 800ae3e:	6023      	str	r3, [r4, #0]
 800ae40:	bd38      	pop	{r3, r4, r5, pc}
 800ae42:	bf00      	nop
 800ae44:	2005f9ac 	.word	0x2005f9ac

0800ae48 <_getpid_r>:
 800ae48:	f7f7 b83e 	b.w	8001ec8 <_getpid>

0800ae4c <_malloc_usable_size_r>:
 800ae4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae50:	1f18      	subs	r0, r3, #4
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	bfbc      	itt	lt
 800ae56:	580b      	ldrlt	r3, [r1, r0]
 800ae58:	18c0      	addlt	r0, r0, r3
 800ae5a:	4770      	bx	lr

0800ae5c <__swhatbuf_r>:
 800ae5c:	b570      	push	{r4, r5, r6, lr}
 800ae5e:	460c      	mov	r4, r1
 800ae60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae64:	2900      	cmp	r1, #0
 800ae66:	b096      	sub	sp, #88	; 0x58
 800ae68:	4615      	mov	r5, r2
 800ae6a:	461e      	mov	r6, r3
 800ae6c:	da0d      	bge.n	800ae8a <__swhatbuf_r+0x2e>
 800ae6e:	89a3      	ldrh	r3, [r4, #12]
 800ae70:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ae74:	f04f 0100 	mov.w	r1, #0
 800ae78:	bf0c      	ite	eq
 800ae7a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ae7e:	2340      	movne	r3, #64	; 0x40
 800ae80:	2000      	movs	r0, #0
 800ae82:	6031      	str	r1, [r6, #0]
 800ae84:	602b      	str	r3, [r5, #0]
 800ae86:	b016      	add	sp, #88	; 0x58
 800ae88:	bd70      	pop	{r4, r5, r6, pc}
 800ae8a:	466a      	mov	r2, sp
 800ae8c:	f000 f848 	bl	800af20 <_fstat_r>
 800ae90:	2800      	cmp	r0, #0
 800ae92:	dbec      	blt.n	800ae6e <__swhatbuf_r+0x12>
 800ae94:	9901      	ldr	r1, [sp, #4]
 800ae96:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ae9a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ae9e:	4259      	negs	r1, r3
 800aea0:	4159      	adcs	r1, r3
 800aea2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aea6:	e7eb      	b.n	800ae80 <__swhatbuf_r+0x24>

0800aea8 <__smakebuf_r>:
 800aea8:	898b      	ldrh	r3, [r1, #12]
 800aeaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aeac:	079d      	lsls	r5, r3, #30
 800aeae:	4606      	mov	r6, r0
 800aeb0:	460c      	mov	r4, r1
 800aeb2:	d507      	bpl.n	800aec4 <__smakebuf_r+0x1c>
 800aeb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aeb8:	6023      	str	r3, [r4, #0]
 800aeba:	6123      	str	r3, [r4, #16]
 800aebc:	2301      	movs	r3, #1
 800aebe:	6163      	str	r3, [r4, #20]
 800aec0:	b002      	add	sp, #8
 800aec2:	bd70      	pop	{r4, r5, r6, pc}
 800aec4:	ab01      	add	r3, sp, #4
 800aec6:	466a      	mov	r2, sp
 800aec8:	f7ff ffc8 	bl	800ae5c <__swhatbuf_r>
 800aecc:	9900      	ldr	r1, [sp, #0]
 800aece:	4605      	mov	r5, r0
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7fe fedb 	bl	8009c8c <_malloc_r>
 800aed6:	b948      	cbnz	r0, 800aeec <__smakebuf_r+0x44>
 800aed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aedc:	059a      	lsls	r2, r3, #22
 800aede:	d4ef      	bmi.n	800aec0 <__smakebuf_r+0x18>
 800aee0:	f023 0303 	bic.w	r3, r3, #3
 800aee4:	f043 0302 	orr.w	r3, r3, #2
 800aee8:	81a3      	strh	r3, [r4, #12]
 800aeea:	e7e3      	b.n	800aeb4 <__smakebuf_r+0xc>
 800aeec:	89a3      	ldrh	r3, [r4, #12]
 800aeee:	6020      	str	r0, [r4, #0]
 800aef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aef4:	81a3      	strh	r3, [r4, #12]
 800aef6:	9b00      	ldr	r3, [sp, #0]
 800aef8:	6163      	str	r3, [r4, #20]
 800aefa:	9b01      	ldr	r3, [sp, #4]
 800aefc:	6120      	str	r0, [r4, #16]
 800aefe:	b15b      	cbz	r3, 800af18 <__smakebuf_r+0x70>
 800af00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af04:	4630      	mov	r0, r6
 800af06:	f000 f81d 	bl	800af44 <_isatty_r>
 800af0a:	b128      	cbz	r0, 800af18 <__smakebuf_r+0x70>
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	f023 0303 	bic.w	r3, r3, #3
 800af12:	f043 0301 	orr.w	r3, r3, #1
 800af16:	81a3      	strh	r3, [r4, #12]
 800af18:	89a3      	ldrh	r3, [r4, #12]
 800af1a:	431d      	orrs	r5, r3
 800af1c:	81a5      	strh	r5, [r4, #12]
 800af1e:	e7cf      	b.n	800aec0 <__smakebuf_r+0x18>

0800af20 <_fstat_r>:
 800af20:	b538      	push	{r3, r4, r5, lr}
 800af22:	4d07      	ldr	r5, [pc, #28]	; (800af40 <_fstat_r+0x20>)
 800af24:	2300      	movs	r3, #0
 800af26:	4604      	mov	r4, r0
 800af28:	4608      	mov	r0, r1
 800af2a:	4611      	mov	r1, r2
 800af2c:	602b      	str	r3, [r5, #0]
 800af2e:	f7f7 f832 	bl	8001f96 <_fstat>
 800af32:	1c43      	adds	r3, r0, #1
 800af34:	d102      	bne.n	800af3c <_fstat_r+0x1c>
 800af36:	682b      	ldr	r3, [r5, #0]
 800af38:	b103      	cbz	r3, 800af3c <_fstat_r+0x1c>
 800af3a:	6023      	str	r3, [r4, #0]
 800af3c:	bd38      	pop	{r3, r4, r5, pc}
 800af3e:	bf00      	nop
 800af40:	2005f9ac 	.word	0x2005f9ac

0800af44 <_isatty_r>:
 800af44:	b538      	push	{r3, r4, r5, lr}
 800af46:	4d06      	ldr	r5, [pc, #24]	; (800af60 <_isatty_r+0x1c>)
 800af48:	2300      	movs	r3, #0
 800af4a:	4604      	mov	r4, r0
 800af4c:	4608      	mov	r0, r1
 800af4e:	602b      	str	r3, [r5, #0]
 800af50:	f7f7 f831 	bl	8001fb6 <_isatty>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_isatty_r+0x1a>
 800af58:	682b      	ldr	r3, [r5, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_isatty_r+0x1a>
 800af5c:	6023      	str	r3, [r4, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	2005f9ac 	.word	0x2005f9ac

0800af64 <_init>:
 800af64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af66:	bf00      	nop
 800af68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af6a:	bc08      	pop	{r3}
 800af6c:	469e      	mov	lr, r3
 800af6e:	4770      	bx	lr

0800af70 <_fini>:
 800af70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af72:	bf00      	nop
 800af74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af76:	bc08      	pop	{r3}
 800af78:	469e      	mov	lr, r3
 800af7a:	4770      	bx	lr
