# ARM MMU v5

ARM926EJ-S MMU is an ARM architecture v5 MMU. It provides virtual memory features required by systems operating on platforms such as Symbian OS, WindowsCE, and Linux. A single set of two-level page tables stored in main memory is used to control the<br />address translation, permission checks, and memory region attributes for both data and instruction accesses. The MMU uses a single unified Translation Look aside Buffer \(TLB\) to cache the information held in the page tables. To support both sections and pages, there are two levels of address translation. The MMU puts the translated physical addresses into the MMU Translation Look aside Buffer TLB.

The MMU TLB has two parts: the main TLB and lock down TLB.

The main TLB is a two-way, set-associative cache for page table information. It has 32 entries per way for a total of 64 entries. The lock down TLB is an eight-entry fully-associative cache that contains locked TLB entries. Locking TLB entries can ensure that a memory access to a given region never incurs the penalty of a page table walk.

**Using The Library**

MMU Plib Initializes MMU with a flat address map \(e.g. physical and virtual addresses are the same\) and enable MMU and caches<br />by invoking MMU\_Initialize\(\) in the system initialization.

**Library Interface**

ARM MMU v5 peripheral library provides the following interfaces:

**Functions**

|Name|Description|
|----|-----------|
|MMU\_Initialize|Initialize and enable MMU|
|icache\_InvalidateAll|Invalidate instruction cache|
|icache\_Enable|Enable instruction cache|
|icache\_Disable|Disable instruction cache|
|dcache\_InvalidateAll|Invalidate Data Cache|
|dcache\_CleanAll|Clean Data Cache|
|dcache\_CleanInvalidateAll|Clean and Invalidate Data Cache|
|dcache\_InvalidateByAddr|Invalidate Data Cache by address|
|dcache\_CleanByAddr|Clean Data Cache by address|
|dcache\_CleanInvalidateByAddr|Clean Data Cache by address|
|dcache\_Enable|Enable L1 data cache|
|dcache\_Disable|Disable L1 data cache|

-   **[MMU\_Initialize Function](GUID-542E1E3F-8288-420F-A790-497A5401767F.md)**  

-   **[dcache\_CleanAll Function](GUID-CCC7E0B7-CA3F-449A-80E4-E7C5FC44141C.md)**  

-   **[dcache\_CleanByAddr Function](GUID-C7E69B74-CDF6-4871-AD22-0A42AEDE6111.md)**  

-   **[dcache\_CleanInvalidateAll Function](GUID-5FB3FFBC-B040-4631-A1E0-BAB3D7DA6345.md)**  

-   **[dcache\_CleanInvalidateByAddr Function](GUID-90029281-C071-4C67-95C9-071CA93C530B.md)**  

-   **[dcache\_Disable Function](GUID-A414702E-AC92-4E9F-848C-74C3193AA5FE.md)**  

-   **[dcache\_Enable Function](GUID-4A52B5FD-B20B-442E-8D07-72861694CD57.md)**  

-   **[dcache\_InvalidateAll Function](GUID-72522593-C0AC-4D52-8B8D-71E9B6D6047A.md)**  

-   **[dcache\_InvalidateByAddr Function](GUID-AFAE94FA-C9CB-45E4-A0D8-01EB789DCEA2.md)**  

-   **[icache\_Disable Function](GUID-D267BCEC-4224-426D-90AB-1E30FBE5C9C1.md)**  

-   **[icache\_Enable Function](GUID-4FFF27AE-47CC-492D-8C6D-D9B57C934421.md)**  

-   **[icache\_InvalidateAll Function](GUID-5FB0E007-AACD-46A4-99C6-C9C416769AF7.md)**  


**Parent topic:**[SAM 9X60 Peripheral Libraries](GUID-CCAAC7F0-6BA8-4630-91AE-69718D188CBF.md)

**Parent topic:**[SAM 9X7 Peripheral Libraries](GUID-FB6741AA-355E-483F-9727-37728953D583.md)

