

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap sizcd44de030fa2f401aad1d38f0ffcb938  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
e 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x560e6c830ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0045c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00440..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e00458..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0043c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e6c830ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 16344
gpu_sim_insn = 12710760
gpu_ipc =     777.7019
gpu_tot_sim_cycle = 16344
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     777.7019
gpu_tot_issued_cta = 47
gpu_occupancy = 12.4794% 
gpu_tot_occupancy = 12.4794% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9050
partiton_level_parallism_total  =       1.9050
partiton_level_parallism_util =      12.4345
partiton_level_parallism_util_total  =      12.4345
L2_BW  =      69.0082 GB/Sec
L2_BW_total  =      69.0082 GB/Sec
gpu_total_sim_rate=264807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16910
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6649	W0_Idle:365748	W0_Scoreboard:1312558	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 212 
max_icnt2mem_latency = 47 
maxmrqlatency = 0 
max_icnt2sh_latency = 13 
averagemflatency = 189 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	29886 	1250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28300 	2752 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       202       207       201       200       205       199       192       193       193       195       198       193       192         0         0
dram[1]:        205       209       207       206       201       200       201       193       192       193       194       198       192       191         0         0
dram[2]:        204       201       197       204       200       200       197       191       193       192       196       197       190       190         0         0
dram[3]:        205       199       198       201       199       196       201       191       192       192       196       199       191       193         0         0
dram[4]:        209       203       199       197       203       202       197       194       191       192       194       194       193       192         0         0
dram[5]:        200       202       198       197       195       199       200       194       194       193       193       194       194       192         0         0
dram[6]:        203       198       210       196       198       194       200       196       191       194       192       195       192       193         0         0
dram[7]:        206       210       208       199       193       201       197       193       192       192       194       193       192       192         0         0
dram[8]:        205       206       205       201       200       200       195       194       192       193       197       195       198       195         0         0
dram[9]:        203       212       204       200       208       207       197       194       196       193       195       194       200       195         0         0
dram[10]:        203       205       201       197       208       203       197       195       195       191       196       194       192       192         0         0
dram[11]:        203       203       202       199       209       205       197       194       192       193       196       196       194       193         0         0
dram[12]:        203       203       198       200       202       198       193       194       197       194       192       196       191       188         0         0
dram[13]:        204       204       200       196       199       195       194       199       194       194       195       198       192       191         0         0
dram[14]:        201       205       198       195       200       195       195       196       194       193       194       195       198       191         0         0
dram[15]:        201       210       204       196       199       195       192       196       196       193       195       192       195       192         0         0
dram[16]:        199       197       200       196       198       195       198       195       193       196       194       195       195       191         0         0
dram[17]:        199       196       201       199       198       194       196       194       196       195       194       194       195       192         0         0
dram[18]:        201       198       201       203       203       202       197       198       192       198       191       193       191       190         0         0
dram[19]:        201       202       198       201       195       193       196       196       193       197       193       194       192       189         0         0
dram[20]:        205       201       198       202       196       197       196       195       196       195       194       194       191       191         0         0
dram[21]:        200       200       196       210       195       202       198       192       196       197       193       197       191       191         0         0
dram[22]:        205       197       197       203       196       201       196       203       197       194       194       194       194       191         0         0
dram[23]:        202       195       194       201       195       199       196       202       193       194       191       196       197       190         0         0
dram[24]:        199       200       196       198       198       198       199       206       193       193       194       191       192       191         0         0
dram[25]:        200       198       192       198       199       200       194       203       197       194       194       192       191       193         0         0
dram[26]:        202       197       197       201       197       196       193       199       193       191       191       193       191       192         0         0
dram[27]:        197       198       198       196       199       198       197       204       195       192       193       193       192       190         0         0
dram[28]:        203       197       199       197       197       201       194       197       192       194       192       194       189       189         0         0
dram[29]:        203       203       197       196       199       195       193       196       192       196       197       195       190       190         0         0
dram[30]:        201       201       196       198       199       204       194       198       193       189       193       192       193       195         0         0
dram[31]:        198       202       198       197       200       200       194       197       191       192       193       192       194       190         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=94619951495840 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.673413
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94619951495840 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12272 n_nop=12272 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12272i bk1: 0a 12272i bk2: 0a 12272i bk3: 0a 12272i bk4: 0a 12272i bk5: 0a 12272i bk6: 0a 12272i bk7: 0a 12272i bk8: 0a 12272i bk9: 0a 12272i bk10: 0a 12272i bk11: 0a 12272i bk12: 0a 12272i bk13: 0a 12272i bk14: 0a 12272i bk15: 0a 12272i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12272 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12272 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12272 
n_nop = 12272 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 507, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 482, Miss = 31, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 493, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 485, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 469, Miss = 20, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 490, Miss = 31, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 487, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 495, Miss = 30, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 490, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 490, Miss = 30, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 483, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 486, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 484, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 494, Miss = 30, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 502, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 483, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 481, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 471, Miss = 30, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 485, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 502, Miss = 30, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 492, Miss = 21, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 503, Miss = 30, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 499, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 478, Miss = 30, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 493, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 499, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 487, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 489, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 506, Miss = 31, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 485, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 476, Miss = 30, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 31, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 481, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 476, Miss = 22, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 516, Miss = 30, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 461, Miss = 20, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 476, Miss = 30, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 485, Miss = 21, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 476, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 491, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 504, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 465, Miss = 21, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 497, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 472, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 470, Miss = 20, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 489, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 486, Miss = 21, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 487, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 493, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 472, Miss = 30, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 487, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 487, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 493, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 482, Miss = 30, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 487, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 481, Miss = 31, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 475, Miss = 20, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 495, Miss = 30, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 487, Miss = 20, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 478, Miss = 30, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 504, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 468, Miss = 30, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 1574
L2_total_cache_miss_rate = 0.0506
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 16344
Req_Network_injected_packets_per_cycle =       1.9050 
Req_Network_conflicts_per_cycle =       0.4058
Req_Network_conflicts_per_cycle_util =       2.6486
Req_Bank_Level_Parallism =      12.4345
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0407
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0298

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 16344
Reply_Network_injected_packets_per_cycle =        1.9050
Reply_Network_conflicts_per_cycle =        0.3437
Reply_Network_conflicts_per_cycle_util =       2.2285
Reply_Bank_Level_Parallism =      12.3507
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0120
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0238
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 264807 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 3329411x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0045c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00440..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e00458..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0043c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e6c830ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 16466
gpu_sim_insn = 12710760
gpu_ipc =     771.9398
gpu_tot_sim_cycle = 32810
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     774.8101
gpu_tot_issued_cta = 94
gpu_occupancy = 12.4796% 
gpu_tot_occupancy = 12.4795% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8909
partiton_level_parallism_total  =       1.8980
partiton_level_parallism_util =      11.7406
partiton_level_parallism_util_total  =      12.0776
L2_BW  =      68.4969 GB/Sec
L2_BW_total  =      68.7516 GB/Sec
gpu_total_sim_rate=267594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33776
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13325	W0_Idle:742516	W0_Scoreboard:2636597	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 337 
max_icnt2mem_latency = 47 
maxmrqlatency = 21 
max_icnt2sh_latency = 13 
averagemflatency = 190 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:76 	9 	47 	126 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61856 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59640 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	56379 	5721 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5439      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5434      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5447      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5450      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5442      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5446      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5451      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5438      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 324/64 = 5.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 324
min_bank_accesses = 0!
chip skew: 13/8 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8084      6871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9425      6403    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9527      5705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9973      6095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      10159      6205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9651      6427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8945      6971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8436      6806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9687      6374    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      10037      6288    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7827      6681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9185      5978    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9813      6575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      10863      6501    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9840      5635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9276      6962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       6476      5578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       9622      8974    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       6148      9695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       6339      7518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       9857      8825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       7134      8634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       9510      9726    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       9159      9541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       9600      5634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       9597      6996    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:      10379      6622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       9693      6603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       9244      5950    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       9161      6856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:      10574      6008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       9684      5929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       337       207       201       200       205       199       196       193       198       195       198       196       194       204       200
dram[1]:        325       331       207       206       201       200       201       195       192       193       194       198       199       195       210       203
dram[2]:        325       333       197       204       200       200       197       196       193       199       196       197       198       199       205       199
dram[3]:        330       332       198       201       199       197       201       194       195       195       196       199       200       198       210       202
dram[4]:        330       325       199       197       203       202       197       194       191       195       194       194       194       192       203       202
dram[5]:        327       326       198       197       196       199       200       194       194       193       193       194       194       192       202       199
dram[6]:        329       327       210       196       198       196       200       196       194       194       192       195       192       194       208       201
dram[7]:        331       328       208       199       195       201       197       193       192       194       194       193       192       194       209       199
dram[8]:        325       331       205       201       200       200       195       194       194       196       197       195       198       197       201       203
dram[9]:        329       330       204       200       208       207       197       195       196       193       195       194       200       200       208       207
dram[10]:        335       326       201       197       208       203       197       197       195       195       196       194       197       193       203       202
dram[11]:        325       330       202       199       209       205       197       195       192       193       196       196       194       193       205       202
dram[12]:        329       330       198       200       202       198       193       195       197       194       192       196       197       203       201       202
dram[13]:        325       327       200       196       199       195       195       199       201       196       195       198       203       201       202       207
dram[14]:        327       330       198       195       200       195       195       196       194       195       194       195       198       199       201       205
dram[15]:        329       326       204       196       199       195       192       196       196       194       195       192       202       202       198       206
dram[16]:        326       336       200       202       198       195       198       196       193       196       194       195       197       202       198       201
dram[17]:        332       325       201       200       198       194       196       194       196       195       194       194       195       201       198       196
dram[18]:        329       325       201       203       203       202       197       198       192       198       191       193       197       199       202       198
dram[19]:        325       326       199       201       195       193       196       196       195       197       193       194       196       204       197       205
dram[20]:        330       325       198       202       196       197       196       195       196       195       194       194       206       205       207       209
dram[21]:        329       325       198       210       195       202       198       194       196       197       193       197       204       207       201       202
dram[22]:        330       330       198       203       196       201       196       203       197       194       194       194       203       202       208       209
dram[23]:        330       328       194       201       195       199       196       202       193       194       191       196       203       204       204       195
dram[24]:        328       337       198       198       198       198       199       206       197       196       194       191       200       204       208       203
dram[25]:        331       325       196       198       199       200       194       203       197       194       194       192       200       197       210       208
dram[26]:        329       329       198       201       197       196       193       199       199       192       191       193       202       199       209       205
dram[27]:        329       331       198       196       199       198       197       204       198       193       193       193       199       195       204       207
dram[28]:        329       327       199       197       197       201       194       197       193       194       192       194       200       198       208       212
dram[29]:        329       329       197       197       199       197       194       196       198       196       197       195       200       205       202       204
dram[30]:        329       328       200       198       199       204       195       198       194       191       193       192       199       197       194       200
dram[31]:        328       325       199       198       200       200       196       197       193       192       193       192       198       200       197       202
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=94619951495840 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 5a 24620i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 0.673413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94619951495840 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00353142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=46 dram_eff=0.2174
bk0: 4a 24621i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 24606 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00308492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 4a 24621i bk1: 7a 24616i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24608 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00345024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=48 dram_eff=0.2083
bk0: 4a 24621i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24609 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0031661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24621i bk1: 6a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708333
Bank_Level_Parallism_Col = 1.608696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608696 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 24612 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000730638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=44 dram_eff=0.2273
bk0: 4a 24623i bk1: 6a 24617i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121773
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24619i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 24613 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=47 dram_eff=0.234
bk0: 5a 24620i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24608 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00276019
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24622i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24609 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0022731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=47 dram_eff=0.2128
bk0: 4a 24621i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00312551
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 5a 24618i bk1: 6a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 24611 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00300373
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=44 dram_eff=0.25
bk0: 4a 24622i bk1: 7a 24616i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433333
Bank_Level_Parallism_Ready = 1.181818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433333 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 24605 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00251664
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=48 dram_eff=0.2083
bk0: 4a 24621i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24609 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00324728
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=46 dram_eff=0.2174
bk0: 4a 24621i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.720000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 24611 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00235428
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=44 dram_eff=0.25
bk0: 4a 24621i bk1: 7a 24617i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 24606 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00418087
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24619i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 24613 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162364
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24621 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005277
n_activity=43 dram_eff=0.3023
bk0: 6a 24620i bk1: 7a 24617i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.714286
Bank_Level_Parallism_Col = 1.629630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629630 

BW Util details:
bwutil = 0.000528 
total_CMD = 24636 
util_bw = 13 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 24608 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24621 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00393733
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24626 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003247
n_activity=46 dram_eff=0.1739
bk0: 4a 24621i bk1: 4a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000325 
total_CMD = 24636 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24611 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24626 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190778
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 6a 24617i bk1: 4a 24621i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018266
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 6a 24619i bk1: 5a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.826087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826087 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 24612 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162364
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24626 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003247
n_activity=46 dram_eff=0.1739
bk0: 4a 24621i bk1: 4a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000325 
total_CMD = 24636 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24611 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24626 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166423
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 6a 24617i bk1: 4a 24621i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00243546
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24626 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003247
n_activity=49 dram_eff=0.1633
bk0: 4a 24621i bk1: 4a 24621i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357143
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000325 
total_CMD = 24636 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 24608 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24626 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00267901
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24626 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003247
n_activity=43 dram_eff=0.186
bk0: 4a 24621i bk1: 4a 24621i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.000325 
total_CMD = 24636 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 24614 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24626 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00194837
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 4a 24621i bk1: 7a 24616i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 24608 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00353142
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24625 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=52 dram_eff=0.1923
bk0: 4a 24621i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 24605 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24625 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.090909 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00158305
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24621i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 24610 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00251664
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=46 dram_eff=0.2174
bk0: 4a 24621i bk1: 6a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 24606 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00397792
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24623 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004465
n_activity=43 dram_eff=0.2558
bk0: 4a 24619i bk1: 7a 24618i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.000447 
total_CMD = 24636 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 24611 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24623 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00263842
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24621i bk1: 6a 24619i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 24613 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00202955
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=53 dram_eff=0.1887
bk0: 4a 24621i bk1: 6a 24621i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250000
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 24604 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166423
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24636 n_nop=24624 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=43 dram_eff=0.2326
bk0: 4a 24621i bk1: 6a 24620i bk2: 0a 24636i bk3: 0a 24636i bk4: 0a 24636i bk5: 0a 24636i bk6: 0a 24636i bk7: 0a 24636i bk8: 0a 24636i bk9: 0a 24636i bk10: 0a 24636i bk11: 0a 24636i bk12: 0a 24636i bk13: 0a 24636i bk14: 0a 24636i bk15: 0a 24636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.782609
Bank_Level_Parallism_Col = 1.772727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772727 

BW Util details:
bwutil = 0.000406 
total_CMD = 24636 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 24613 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24636 
n_nop = 24624 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00166423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 998, Miss = 24, Miss_rate = 0.024, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 963, Miss = 38, Miss_rate = 0.039, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 985, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 952, Miss = 36, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 952, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 977, Miss = 38, Miss_rate = 0.039, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 969, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 981, Miss = 36, Miss_rate = 0.037, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 980, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 969, Miss = 36, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 966, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 955, Miss = 36, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 981, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 968, Miss = 36, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 985, Miss = 26, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 973, Miss = 36, Miss_rate = 0.037, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 949, Miss = 36, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 957, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1009, Miss = 36, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 984, Miss = 26, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 968, Miss = 36, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 1002, Miss = 26, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 944, Miss = 36, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 959, Miss = 36, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 985, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 978, Miss = 36, Miss_rate = 0.037, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 985, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 994, Miss = 38, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 963, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 973, Miss = 36, Miss_rate = 0.037, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[32]: Access = 961, Miss = 36, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 984, Miss = 38, Miss_rate = 0.039, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[34]: Access = 966, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 967, Miss = 26, Miss_rate = 0.027, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 1006, Miss = 36, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 939, Miss = 24, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 957, Miss = 36, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 960, Miss = 26, Miss_rate = 0.027, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[40]: Access = 967, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 952, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1002, Miss = 26, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 960, Miss = 26, Miss_rate = 0.027, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 978, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 966, Miss = 24, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 965, Miss = 24, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 968, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 990, Miss = 26, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 984, Miss = 36, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 974, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 977, Miss = 36, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[52]: Access = 978, Miss = 24, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 1002, Miss = 36, Miss_rate = 0.036, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 990, Miss = 24, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 960, Miss = 36, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 963, Miss = 24, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 990, Miss = 38, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 965, Miss = 24, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[59]: Access = 989, Miss = 36, Miss_rate = 0.036, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 977, Miss = 24, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 951, Miss = 36, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 985, Miss = 24, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 950, Miss = 36, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 1898
L2_total_cache_miss_rate = 0.0305
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 32810
Req_Network_injected_packets_per_cycle =       1.8980 
Req_Network_conflicts_per_cycle =       0.4113
Req_Network_conflicts_per_cycle_util =       2.6173
Req_Bank_Level_Parallism =      12.0776
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0416
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0297

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 32810
Reply_Network_injected_packets_per_cycle =        1.8980
Reply_Network_conflicts_per_cycle =        0.3489
Reply_Network_conflicts_per_cycle_util =       2.1944
Reply_Bank_Level_Parallism =      11.9387
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0123
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0237
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 35 sec (95 sec)
gpgpu_simulation_rate = 267594 (inst/sec)
gpgpu_simulation_rate = 345 (cycle/sec)
gpgpu_silicon_slowdown = 3281159x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0045c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00440..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e00458..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0043c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e6c830ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 16364
gpu_sim_insn = 12710760
gpu_ipc =     776.7514
gpu_tot_sim_cycle = 49174
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     775.4561
gpu_tot_issued_cta = 141
gpu_occupancy = 12.4792% 
gpu_tot_occupancy = 12.4794% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9027
partiton_level_parallism_total  =       1.8995
partiton_level_parallism_util =      11.4261
partiton_level_parallism_util_total  =      11.8523
L2_BW  =      68.9239 GB/Sec
L2_BW_total  =      68.8090 GB/Sec
gpu_total_sim_rate=266659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50599
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20000	W0_Idle:1111928	W0_Scoreboard:3947441	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 337 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 13 
averagemflatency = 189 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:76 	9 	47 	126 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92992 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	89288 	4120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	84495 	8666 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5439      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5434      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5447      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5450      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5442      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5446      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5451      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5438      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 324/64 = 5.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 324
min_bank_accesses = 0!
chip skew: 13/8 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12564     10736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      14598     10442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      15228      8877    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      15949      9718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      15804      9937    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      15378     10165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      14539     10779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      13045     10542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      15373     10112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      15608      9909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      12443     10508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      14637      9396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      15320     10272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      16694     10098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      15557      8892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      14966     10757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      10196      8846    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      14814     14149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       9954     14806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      10069     11750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      15535     13831    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      10944     13720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      15067     15017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      14650     14782    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:      15394      8770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:      15813     10575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:      15927     10493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:      15096     10328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:      15071      9279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:      14704     10614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:      16238      9594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:      15243      9745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       337       207       201       200       205       199       196       209       207       204       207       204       202       207       207
dram[1]:        325       331       207       206       201       200       201       195       208       210       198       204       205       201       210       203
dram[2]:        325       333       197       204       200       200       197       196       195       211       198       199       204       199       205       199
dram[3]:        330       332       198       201       199       197       201       194       208       210       197       199       203       198       210       202
dram[4]:        330       325       199       197       203       202       197       194       195       195       214       202       199       203       203       202
dram[5]:        327       326       198       197       196       199       200       194       194       199       203       207       199       203       204       203
dram[6]:        329       327       210       196       198       196       200       196       194       201       205       201       197       194       208       201
dram[7]:        331       328       208       199       195       201       197       193       193       202       207       201       196       207       209       200
dram[8]:        325       331       205       201       200       200       195       194       210       204       216       206       200       197       201       203
dram[9]:        329       330       204       200       208       207       197       195       202       212       206       199       200       200       208       207
dram[10]:        335       326       201       197       208       203       197       197       211       211       214       208       197       196       203       202
dram[11]:        325       330       202       199       209       205       197       195       204       210       211       203       200       197       205       202
dram[12]:        329       330       198       200       202       198       193       195       198       208       207       197       197       203       204       202
dram[13]:        325       327       200       196       199       196       195       199       201       205       212       199       203       201       202       207
dram[14]:        327       330       198       196       200       195       195       196       206       204       210       197       198       202       202       205
dram[15]:        329       326       204       196       199       195       192       196       205       197       195       198       202       202       200       206
dram[16]:        326       336       200       202       198       196       198       196       207       206       210       209       197       202       198       201
dram[17]:        332       325       201       200       198       194       196       194       206       200       214       208       195       203       198       199
dram[18]:        329       325       201       203       203       202       197       198       204       205       212       206       198       202       202       198
dram[19]:        325       326       199       201       195       193       196       196       200       202       215       214       196       204       197       205
dram[20]:        330       325       198       202       196       197       196       195       206       200       208       198       206       205       207       209
dram[21]:        329       325       198       210       195       202       198       194       205       205       199       205       204       207       201       202
dram[22]:        330       330       198       203       196       201       196       203       208       205       209       206       203       202       208       209
dram[23]:        330       328       194       201       195       199       196       202       193       202       209       198       203       204       204       197
dram[24]:        328       337       198       198       198       198       199       206       202       196       198       201       200       204       208       203
dram[25]:        331       325       196       198       199       200       194       203       202       194       199       201       200       197       210       208
dram[26]:        329       329       198       201       197       196       193       199       199       192       202       199       205       207       209       205
dram[27]:        329       331       198       196       199       198       197       204       198       193       195       206       201       205       204       207
dram[28]:        329       327       199       197       197       201       194       197       193       199       203       202       200       200       208       212
dram[29]:        329       329       197       197       199       197       194       196       198       196       201       196       200       205       202       204
dram[30]:        329       328       200       198       199       204       195       198       194       200       197       206       199       199       194       200
dram[31]:        328       325       199       201       200       200       196       197       197       197       213       204       198       202       197       202
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=94619951495840 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 5a 36907i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 0.673413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94619951495840 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00235625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=46 dram_eff=0.2174
bk0: 4a 36908i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 36893 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00205834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 4a 36908i bk1: 7a 36903i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36895 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00230209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=48 dram_eff=0.2083
bk0: 4a 36908i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36896 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0021125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36908i bk1: 6a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708333
Bank_Level_Parallism_Col = 1.608696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608696 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36899 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000487501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=44 dram_eff=0.2273
bk0: 4a 36910i bk1: 6a 36904i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000812502
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36906i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36900 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121875
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=47 dram_eff=0.234
bk0: 5a 36907i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36895 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00184167
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36909i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36896 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151667
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=47 dram_eff=0.2128
bk0: 4a 36908i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00208542
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 5a 36905i bk1: 6a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200417
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=44 dram_eff=0.25
bk0: 4a 36909i bk1: 7a 36903i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433333
Bank_Level_Parallism_Ready = 1.181818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433333 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 36892 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167917
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=48 dram_eff=0.2083
bk0: 4a 36908i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36896 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00216667
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=46 dram_eff=0.2174
bk0: 4a 36908i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.720000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157084
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=44 dram_eff=0.25
bk0: 4a 36908i bk1: 7a 36904i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 36893 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00278959
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36906i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36900 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108334
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36908 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003521
n_activity=43 dram_eff=0.3023
bk0: 6a 36907i bk1: 7a 36904i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.714286
Bank_Level_Parallism_Col = 1.629630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629630 

BW Util details:
bwutil = 0.000352 
total_CMD = 36923 
util_bw = 13 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36895 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36908 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00262709
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36913 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002167
n_activity=46 dram_eff=0.1739
bk0: 4a 36908i bk1: 4a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000217 
total_CMD = 36923 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36913 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00127292
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 6a 36904i bk1: 4a 36908i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121875
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 6a 36906i bk1: 5a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.826087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826087 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36899 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108334
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36913 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002167
n_activity=46 dram_eff=0.1739
bk0: 4a 36908i bk1: 4a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000217 
total_CMD = 36923 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36913 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111042
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 6a 36904i bk1: 4a 36908i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001625
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36913 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002167
n_activity=49 dram_eff=0.1633
bk0: 4a 36908i bk1: 4a 36908i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357143
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000217 
total_CMD = 36923 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 36895 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36913 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017875
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36913 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002167
n_activity=43 dram_eff=0.186
bk0: 4a 36908i bk1: 4a 36908i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.000217 
total_CMD = 36923 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36901 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36913 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 4a 36908i bk1: 7a 36903i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36895 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00235625
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36912 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=52 dram_eff=0.1923
bk0: 4a 36908i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 36892 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36912 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.090909 
queue_avg = 0.001056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105625
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36908i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36897 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167917
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=46 dram_eff=0.2174
bk0: 4a 36908i bk1: 6a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 36893 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00265417
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36910 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002979
n_activity=43 dram_eff=0.2558
bk0: 4a 36906i bk1: 7a 36905i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.000298 
total_CMD = 36923 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36898 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36910 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00176042
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36908i bk1: 6a 36906i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36900 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135417
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=53 dram_eff=0.1887
bk0: 4a 36908i bk1: 6a 36908i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250000
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 36891 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111042
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36923 n_nop=36911 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002708
n_activity=43 dram_eff=0.2326
bk0: 4a 36908i bk1: 6a 36907i bk2: 0a 36923i bk3: 0a 36923i bk4: 0a 36923i bk5: 0a 36923i bk6: 0a 36923i bk7: 0a 36923i bk8: 0a 36923i bk9: 0a 36923i bk10: 0a 36923i bk11: 0a 36923i bk12: 0a 36923i bk13: 0a 36923i bk14: 0a 36923i bk15: 0a 36923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.782609
Bank_Level_Parallism_Col = 1.772727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772727 

BW Util details:
bwutil = 0.000271 
total_CMD = 36923 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36900 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36923 
n_nop = 36911 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00111042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1470, Miss = 24, Miss_rate = 0.016, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1486, Miss = 38, Miss_rate = 0.026, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 1461, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1444, Miss = 36, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1443, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1470, Miss = 38, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1460, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1482, Miss = 36, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1447, Miss = 24, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1480, Miss = 36, Miss_rate = 0.024, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1430, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1448, Miss = 36, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 1471, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1460, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1480, Miss = 26, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1465, Miss = 36, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 1444, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1433, Miss = 36, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 1437, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1508, Miss = 36, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 1464, Miss = 26, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 1459, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 1483, Miss = 26, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1442, Miss = 36, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 1463, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1450, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 1473, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 1448, Miss = 36, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 1466, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1482, Miss = 38, Miss_rate = 0.026, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1419, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1480, Miss = 36, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[32]: Access = 1436, Miss = 36, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1472, Miss = 38, Miss_rate = 0.026, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[34]: Access = 1430, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 1464, Miss = 26, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 1486, Miss = 36, Miss_rate = 0.024, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 1423, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1439, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1448, Miss = 26, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[40]: Access = 1444, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1425, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1490, Miss = 26, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1461, Miss = 26, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 1465, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1465, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 1440, Miss = 24, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1457, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1472, Miss = 26, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 1460, Miss = 36, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1463, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1462, Miss = 36, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[52]: Access = 1450, Miss = 24, Miss_rate = 0.017, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 1503, Miss = 36, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 1461, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 1443, Miss = 36, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1452, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1489, Miss = 38, Miss_rate = 0.026, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 1445, Miss = 24, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[59]: Access = 1490, Miss = 36, Miss_rate = 0.024, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 1464, Miss = 24, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 1441, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 1465, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1455, Miss = 36, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 1898
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 49174
Req_Network_injected_packets_per_cycle =       1.8995 
Req_Network_conflicts_per_cycle =       0.4173
Req_Network_conflicts_per_cycle_util =       2.6039
Req_Bank_Level_Parallism =      11.8523
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0429
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0297

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 49174
Reply_Network_injected_packets_per_cycle =        1.8995
Reply_Network_conflicts_per_cycle =        0.3504
Reply_Network_conflicts_per_cycle_util =       2.1618
Reply_Bank_Level_Parallism =      11.7185
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0123
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0237
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 266659 (inst/sec)
gpgpu_simulation_rate = 343 (cycle/sec)
gpgpu_silicon_slowdown = 3300291x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0045c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00440..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e00458..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0043c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e6c830ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 16365
gpu_sim_insn = 12710760
gpu_ipc =     776.7039
gpu_tot_sim_cycle = 65539
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     775.7677
gpu_tot_issued_cta = 188
gpu_occupancy = 12.4792% 
gpu_tot_occupancy = 12.4793% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9026
partiton_level_parallism_total  =       1.9003
partiton_level_parallism_util =      11.1639
partiton_level_parallism_util_total  =      11.6724
L2_BW  =      68.9197 GB/Sec
L2_BW_total  =      68.8366 GB/Sec
gpu_total_sim_rate=266193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67581
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26644	W0_Idle:1477579	W0_Scoreboard:5261309	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 337 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 13 
averagemflatency = 189 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:76 	9 	47 	126 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124128 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	118876 	5668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	112810 	11391 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5439      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5434      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5447      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5450      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5442      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5446      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5451      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5438      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 324/64 = 5.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 324
min_bank_accesses = 0!
chip skew: 13/8 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17235     14334    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      20222     14007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      20524     12175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      21438     13408    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      21581     13375    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      20993     13687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      20022     14659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17593     14308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      20744     13880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      21239     13566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      16949     14140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      20203     12635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      20725     14040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      22362     13904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      21122     12005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      20226     14572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      13807     11903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      20210     19315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      13537     19816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      13632     15855    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      21040     18836    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      14715     18833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      20505     20200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      20091     19774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:      20781     12039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:      21000     14406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:      21870     14054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:      20603     13898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:      20483     12613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:      20115     14453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:      21981     13103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:      20859     13254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       337       207       201       200       205       202       211       209       207       204       207       204       202       207       207
dram[1]:        325       331       207       206       201       200       205       211       208       210       198       204       205       201       210       204
dram[2]:        325       333       197       204       200       200       206       210       198       211       198       200       204       199       205       203
dram[3]:        330       332       198       201       199       197       205       207       208       210       207       199       203       198       210       204
dram[4]:        330       325       199       197       203       202       198       196       197       198       214       202       199       203       203       202
dram[5]:        327       326       198       197       196       199       200       202       200       199       207       207       202       203       204       203
dram[6]:        329       327       210       196       198       196       203       208       198       201       205       205       197       198       208       201
dram[7]:        331       328       208       199       195       201       199       203       201       202       207       201       197       207       209       200
dram[8]:        325       331       205       201       200       200       198       198       210       204       216       206       205       200       201       203
dram[9]:        329       330       204       200       208       207       203       195       202       212       206       199       203       200       208       207
dram[10]:        335       326       201       197       208       203       206       200       211       211       214       208       214       203       203       202
dram[11]:        325       330       202       199       209       205       202       195       204       210       211       203       203       200       205       202
dram[12]:        329       330       198       200       202       198       198       200       198       208       207       204       211       203       204       202
dram[13]:        325       327       200       196       199       200       204       199       201       205       212       201       203       201       202       207
dram[14]:        327       330       198       196       200       199       200       196       206       204       210       197       198       202       202       205
dram[15]:        329       326       204       196       199       195       206       197       205       197       195       203       202       202       202       206
dram[16]:        326       336       200       202       198       198       207       202       207       206       210       209       197       202       198       201
dram[17]:        332       325       201       200       198       199       206       202       207       200       214       208       195       203       198       199
dram[18]:        329       325       201       203       203       202       204       198       206       205       212       206       200       202       202       198
dram[19]:        325       326       199       201       195       195       203       199       200       202       215       214       199       204       197       205
dram[20]:        330       325       198       202       196       197       206       204       206       200       208       203       206       205       207       209
dram[21]:        329       325       198       210       195       202       205       202       205       205       200       205       204       207       201       202
dram[22]:        330       330       198       203       196       201       204       203       208       205       209       206       203       202       208       209
dram[23]:        330       328       194       201       195       199       210       208       209       202       209       201       203       204       204       197
dram[24]:        328       337       198       198       198       198       199       206       205       196       199       201       200       204       208       203
dram[25]:        331       325       196       198       199       200       194       203       202       194       199       201       200       197       210       208
dram[26]:        329       329       198       201       197       196       199       203       199       195       202       203       205       207       209       205
dram[27]:        329       331       198       196       199       198       199       204       198       194       195       206       201       205       204       207
dram[28]:        329       327       199       197       197       201       205       205       198       199       203       202       200       200       208       212
dram[29]:        329       329       197       197       199       200       209       207       203       196       201       196       200       205       202       204
dram[30]:        329       328       200       198       199       204       208       199       202       200       199       206       199       199       194       200
dram[31]:        328       325       199       201       200       204       206       200       203       198       213       204       198       202       197       202
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=94619951495840 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 5a 49195i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 0.673413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94619951495840 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0017679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=46 dram_eff=0.2174
bk0: 4a 49196i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 49181 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 4a 49196i bk1: 7a 49191i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49183 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00172726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=48 dram_eff=0.2083
bk0: 4a 49196i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49184 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00158501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49196i bk1: 6a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708333
Bank_Level_Parallism_Col = 1.608696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608696 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 49187 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=44 dram_eff=0.2273
bk0: 4a 49198i bk1: 6a 49192i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49194i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 49188 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00091443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=47 dram_eff=0.234
bk0: 5a 49195i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49183 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49197i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49184 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113796
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=47 dram_eff=0.2128
bk0: 4a 49196i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00156469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 5a 49193i bk1: 6a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 49186 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00150373
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=44 dram_eff=0.25
bk0: 4a 49197i bk1: 7a 49191i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433333
Bank_Level_Parallism_Ready = 1.181818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433333 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 49180 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125988
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=48 dram_eff=0.2083
bk0: 4a 49196i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49184 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00162565
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=46 dram_eff=0.2174
bk0: 4a 49196i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.720000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 49186 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011786
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=44 dram_eff=0.25
bk0: 4a 49196i bk1: 7a 49192i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 49181 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00209303
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49194i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 49188 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000812826
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49196 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002642
n_activity=43 dram_eff=0.3023
bk0: 6a 49195i bk1: 7a 49192i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.714286
Bank_Level_Parallism_Col = 1.629630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629630 

BW Util details:
bwutil = 0.000264 
total_CMD = 49211 
util_bw = 13 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 49183 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49196 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0019711
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49201 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=46 dram_eff=0.1739
bk0: 4a 49196i bk1: 4a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000163 
total_CMD = 49211 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49186 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49201 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000955071
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 6a 49192i bk1: 4a 49196i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00091443
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 6a 49194i bk1: 5a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.826087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826087 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 49187 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000812826
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49201 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=46 dram_eff=0.1739
bk0: 4a 49196i bk1: 4a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000163 
total_CMD = 49211 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49186 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49201 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000833147
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 6a 49192i bk1: 4a 49196i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121924
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49201 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=49 dram_eff=0.1633
bk0: 4a 49196i bk1: 4a 49196i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357143
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000163 
total_CMD = 49211 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 49183 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49201 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00134116
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49201 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=43 dram_eff=0.186
bk0: 4a 49196i bk1: 4a 49196i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.000163 
total_CMD = 49211 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 49189 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49201 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000975392
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 4a 49196i bk1: 7a 49191i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 49183 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0017679
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49200 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=52 dram_eff=0.1923
bk0: 4a 49196i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 49180 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49200 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.090909 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000792506
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49196i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 49185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125988
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=46 dram_eff=0.2174
bk0: 4a 49196i bk1: 6a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 49181 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00199142
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49198 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=43 dram_eff=0.2558
bk0: 4a 49194i bk1: 7a 49193i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.000224 
total_CMD = 49211 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 49186 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49198 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00132084
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49196i bk1: 6a 49194i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 49188 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101603
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=53 dram_eff=0.1887
bk0: 4a 49196i bk1: 6a 49196i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250000
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 49179 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000833147
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49211 n_nop=49199 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002032
n_activity=43 dram_eff=0.2326
bk0: 4a 49196i bk1: 6a 49195i bk2: 0a 49211i bk3: 0a 49211i bk4: 0a 49211i bk5: 0a 49211i bk6: 0a 49211i bk7: 0a 49211i bk8: 0a 49211i bk9: 0a 49211i bk10: 0a 49211i bk11: 0a 49211i bk12: 0a 49211i bk13: 0a 49211i bk14: 0a 49211i bk15: 0a 49211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.782609
Bank_Level_Parallism_Col = 1.772727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772727 

BW Util details:
bwutil = 0.000203 
total_CMD = 49211 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 49188 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49211 
n_nop = 49199 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000833147

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1950, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1991, Miss = 38, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 1969, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1919, Miss = 36, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1945, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1951, Miss = 38, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1939, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1974, Miss = 36, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1929, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1978, Miss = 36, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1928, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1934, Miss = 36, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 1984, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 1935, Miss = 36, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1957, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 1959, Miss = 36, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 1933, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1920, Miss = 36, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 1905, Miss = 24, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2020, Miss = 36, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 1945, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 1943, Miss = 36, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 1993, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 1930, Miss = 36, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 1957, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1940, Miss = 36, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 1957, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 1958, Miss = 36, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 1945, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1980, Miss = 38, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1930, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1967, Miss = 36, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[32]: Access = 1914, Miss = 36, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1961, Miss = 38, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[34]: Access = 1927, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 1922, Miss = 26, Miss_rate = 0.014, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 1968, Miss = 36, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 1891, Miss = 24, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1920, Miss = 36, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1926, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[40]: Access = 1945, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1895, Miss = 24, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1981, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1938, Miss = 26, Miss_rate = 0.013, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 1947, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1935, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 1921, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1917, Miss = 24, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1967, Miss = 26, Miss_rate = 0.013, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 1932, Miss = 36, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1946, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1950, Miss = 36, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[52]: Access = 1955, Miss = 24, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 1994, Miss = 36, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 1952, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 1917, Miss = 36, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1936, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1961, Miss = 38, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 1937, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[59]: Access = 1951, Miss = 36, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 1960, Miss = 24, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 1921, Miss = 36, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 1946, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1946, Miss = 36, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 1898
L2_total_cache_miss_rate = 0.0152
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 65539
Req_Network_injected_packets_per_cycle =       1.9003 
Req_Network_conflicts_per_cycle =       0.4151
Req_Network_conflicts_per_cycle_util =       2.5495
Req_Bank_Level_Parallism =      11.6724
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0429
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0297

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 65539
Reply_Network_injected_packets_per_cycle =        1.9003
Reply_Network_conflicts_per_cycle =        0.3450
Reply_Network_conflicts_per_cycle_util =       2.0975
Reply_Bank_Level_Parallism =      11.5532
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0122
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0238
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 11 sec (191 sec)
gpgpu_simulation_rate = 266193 (inst/sec)
gpgpu_simulation_rate = 343 (cycle/sec)
gpgpu_silicon_slowdown = 3300291x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0045c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff69e00440..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e00458..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e0043c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff69e004f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e6c830ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 15809
gpu_sim_insn = 12070574
gpu_ipc =     763.5255
gpu_tot_sim_cycle = 81348
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     773.3886
gpu_tot_issued_cta = 235
gpu_occupancy = 12.4813% 
gpu_tot_occupancy = 12.4797% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8638
partiton_level_parallism_total  =       1.8932
partiton_level_parallism_util =       7.4841
partiton_level_parallism_util_total  =      10.5435
L2_BW  =      67.5147 GB/Sec
L2_BW_total  =      68.5797 GB/Sec
gpu_total_sim_rate=266583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2391, Miss = 2391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1712, Miss = 1712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2389, Miss = 2389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1864, Miss = 1864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2389, Miss = 2389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2276, Miss = 2276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2425, Miss = 2425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2428, Miss = 2428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2300, Miss = 2300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81960
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33236	W0_Idle:1815145	W0_Scoreboard:6490303	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 337 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 16 
averagemflatency = 189 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:76 	9 	47 	126 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153593 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	146950 	7059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	139461 	14080 	466 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5439      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5439      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5445      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5434      5439         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5434      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5442      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5434      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5447      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5434      5435         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5450      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5442      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5435      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5446      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5451      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5438      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 324/64 = 5.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         4         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 324
min_bank_accesses = 0!
chip skew: 13/8 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18927     15835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      22508     15632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      22674     13691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      23840     15015    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      24011     14742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      23688     15049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      22428     16277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      19367     15855    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      23376     15240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      23636     15060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      18659     15655    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      22435     13995    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      22965     15611    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      24552     15643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      23215     13270    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      22538     16084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      15567     13168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      22006     21250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      14974     21614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      15175     17496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      23577     20592    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      16296     20937    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      22641     21948    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      22222     21675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:      23120     13582    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:      23211     15869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:      24369     15503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:      22825     15330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:      22700     14043    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:      22249     16002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:      24475     14590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:      23461     14834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       337       207       206       200       205       202       211       209       207       204       207       204       202       207       207
dram[1]:        325       331       207       206       201       200       205       211       208       210       199       204       205       201       210       204
dram[2]:        325       333       200       204       200       200       206       210       198       211       204       200       204       199       205       203
dram[3]:        330       332       200       201       201       204       205       207       208       210       207       199       203       198       210       204
dram[4]:        330       325       199       197       203       202       198       198       197       198       214       202       199       203       203       202
dram[5]:        327       326       198       199       197       204       200       202       200       199       207       207       202       203       204       203
dram[6]:        329       327       210       204       201       204       203       208       198       201       205       205       197       198       208       201
dram[7]:        331       328       208       199       205       203       199       203       201       202       207       201       197       207       209       200
dram[8]:        325       331       205       201       205       203       198       205       210       204       216       206       205       200       201       203
dram[9]:        329       330       204       202       208       207       203       205       202       212       206       199       203       200       208       207
dram[10]:        335       326       201       202       208       203       206       200       211       211       214       208       214       203       203       202
dram[11]:        325       330       205       199       209       205       202       197       204       210       211       203       203       200       205       202
dram[12]:        329       330       198       200       202       199       198       203       206       208       207       204       211       203       204       202
dram[13]:        325       327       200       200       199       201       204       199       201       205       212       201       203       201       202       207
dram[14]:        327       330       198       196       203       199       200       202       206       205       210       197       198       202       202       205
dram[15]:        329       326       204       196       202       204       206       205       205       204       195       203       202       202       202       206
dram[16]:        326       336       202       212       198       198       207       202       207       206       210       209       197       202       198       201
dram[17]:        332       325       201       205       198       201       206       202       207       200       214       208       195       203       198       199
dram[18]:        329       325       201       205       203       202       204       198       206       205       212       206       200       202       202       198
dram[19]:        325       326       203       202       203       202       203       199       200       202       215       214       199       204       197       205
dram[20]:        330       325       200       202       203       203       206       204       206       200       208       203       206       205       207       209
dram[21]:        329       325       206       210       201       202       205       202       205       205       200       205       204       207       201       202
dram[22]:        330       330       201       203       202       201       204       203       208       205       209       206       203       202       208       209
dram[23]:        330       328       203       214       198       199       210       208       209       202       209       201       203       204       204       197
dram[24]:        328       337       209       209       203       204       199       206       205       196       202       201       200       204       208       203
dram[25]:        331       325       208       210       205       206       200       203       202       194       199       201       200       197       210       208
dram[26]:        329       329       208       206       197       200       199       203       199       199       203       203       205       207       209       205
dram[27]:        329       331       208       202       199       198       199       204       198       194       195       206       201       205       204       207
dram[28]:        329       327       200       202       197       201       205       205       199       199       203       202       200       201       208       212
dram[29]:        329       329       203       201       199       200       209       207       203       197       201       196       200       205       202       204
dram[30]:        329       328       200       200       199       206       208       199       202       200       201       206       199       199       194       200
dram[31]:        328       325       199       208       200       205       206       200       203       198       213       204       198       202       197       202
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=94619951495840 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 5a 61065i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 0.673413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94619951495840 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00142434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=46 dram_eff=0.2174
bk0: 4a 61066i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 61051 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 4a 61066i bk1: 7a 61061i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61053 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00139159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=48 dram_eff=0.2083
bk0: 4a 61066i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61054 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00127699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61066i bk1: 6a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708333
Bank_Level_Parallism_Col = 1.608696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608696 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 61057 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294691
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=44 dram_eff=0.2273
bk0: 4a 61068i bk1: 6a 61062i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61064i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 61058 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000736727
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=47 dram_eff=0.234
bk0: 5a 61065i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61053 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00111328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61067i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61054 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000916815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=47 dram_eff=0.2128
bk0: 4a 61066i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00126062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 5a 61063i bk1: 6a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 61056 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00121151
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=44 dram_eff=0.25
bk0: 4a 61067i bk1: 7a 61061i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433333
Bank_Level_Parallism_Ready = 1.181818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433333 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 61050 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101505
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=48 dram_eff=0.2083
bk0: 4a 61066i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.576923
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576923 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61054 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00130974
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=46 dram_eff=0.2174
bk0: 4a 61066i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.720000
Bank_Level_Parallism_Col = 1.708333
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708333 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 61056 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000949559
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=44 dram_eff=0.25
bk0: 4a 61066i bk1: 7a 61062i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 61051 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00168629
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61064i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913043
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 61058 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000654868
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61066 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002128
n_activity=43 dram_eff=0.3023
bk0: 6a 61065i bk1: 7a 61062i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.714286
Bank_Level_Parallism_Col = 1.629630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629630 

BW Util details:
bwutil = 0.000213 
total_CMD = 61081 
util_bw = 13 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 61053 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61066 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0GPGPU-Sim: synchronize waiting for inactive GPU simulation
 0 0 0
mrqq: max=8 avg=0.00158806
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61071 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000131
n_activity=46 dram_eff=0.1739
bk0: 4a 61066i bk1: 4a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 
GPGPU-Sim API: Stream Manager State

BW Util details:
bwutil = 0.000131 
total_CMD = 61081 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61056 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61071 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00076947
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 6a 61062i bk1: 4a 61066i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000736727
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 6a 61064i bk1: 5a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.826087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.826087 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 61057 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000654868
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61071 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000131
n_activity=46 dram_eff=0.1739
bk0: 4a 61066i bk1: 4a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560000
Bank_Level_Parallism_Col = 1.541667
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541667 

BW Util details:
bwutil = 0.000131 
total_CMD = 61081 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61056 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61071 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00067124
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 6a 61062i bk1: 4a 61066i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692308
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000982302
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61071 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000131
n_activity=49 dram_eff=0.1633
bk0: 4a 61066i bk1: 4a 61066i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357143
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000131 
total_CMD = 61081 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 61053 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61071 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108053
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61071 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000131
n_activity=43 dram_eff=0.186
bk0: 4a 61066i bk1: 4a 61066i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.000131 
total_CMD = 61081 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 61059 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61071 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000785842
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 4a 61066i bk1: 7a 61061i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 61053 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00142434
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61070 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=52 dram_eff=0.1923
bk0: 4a 61066i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 61050 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61070 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.090909 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000638496
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61066i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00101505
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=46 dram_eff=0.2174
bk0: 4a 61066i bk1: 6a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433333
Bank_Level_Parallism_Col = 1.413793
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413793 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 61051 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160443
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61068 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001801
n_activity=43 dram_eff=0.2558
bk0: 4a 61064i bk1: 7a 61063i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.000180 
total_CMD = 61081 
util_bw = 11 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 61056 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61068 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106416
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61066i bk1: 6a 61064i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.818182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.818182 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 61058 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000818585
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=53 dram_eff=0.1887
bk0: 4a 61066i bk1: 6a 61066i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250000
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 61049 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00067124
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61081 n_nop=61069 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001637
n_activity=43 dram_eff=0.2326
bk0: 4a 61066i bk1: 6a 61065i bk2: 0a 61081i bk3: 0a 61081i bk4: 0a 61081i bk5: 0a 61081i bk6: 0a 61081i bk7: 0a 61081i bk8: 0a 61081i bk9: 0a 61081i bk10: 0a 61081i bk11: 0a 61081i bk12: 0a 61081i bk13: 0a 61081i bk14: 0a 61081i bk15: 0a 61081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.782609
Bank_Level_Parallism_Col = 1.772727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772727 

BW Util details:
bwutil = 0.000164 
total_CMD = 61081 
util_bw = 10 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 61058 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61081 
n_nop = 61069 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00067124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2414, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 2442, Miss = 38, Miss_rate = 0.016, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2428, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2393, Miss = 36, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2406, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2390, Miss = 38, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2421, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2430, Miss = 36, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2386, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2429, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2394, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2401, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 2448, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 2384, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 2426, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 2423, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 2395, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 2368, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 2378, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2464, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 2431, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 2395, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 2448, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 2382, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 2424, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 2381, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 2422, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 2411, Miss = 36, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 2409, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2435, Miss = 38, Miss_rate = 0.016, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 2394, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 2412, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[32]: Access = 2373, Miss = 36, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2435, Miss = 38, Miss_rate = 0.016, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[34]: Access = 2402, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 2368, Miss = 26, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[36]: Access = 2449, Miss = 36, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 2332, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2376, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 2374, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[40]: Access = 2399, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 2374, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2467, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 2374, Miss = 26, Miss_rate = 0.011, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 2428, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2378, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 2359, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 2368, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2447, Miss = 26, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 2388, Miss = 36, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2404, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2395, Miss = 36, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[52]: Access = 2412, Miss = 24, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 2462, Miss = 36, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 2422, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 2390, Miss = 36, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2413, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2404, Miss = 38, Miss_rate = 0.016, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 2392, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[59]: Access = 2418, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 2420, Miss = 24, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 2381, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 2430, Miss = 24, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2411, Miss = 36, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 1898
L2_total_cache_miss_rate = 0.0123
L2_total_cache_pending_hits = 92
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 81348
Req_Network_injected_packets_per_cycle =       1.8932 
Req_Network_conflicts_per_cycle =       0.4032
Req_Network_conflicts_per_cycle_util =       2.2457
Req_Bank_Level_Parallism =      10.5435
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0425
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0296

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 81348
Reply_Network_injected_packets_per_cycle =        1.8932
Reply_Network_conflicts_per_cycle =        0.3422
Reply_Network_conflicts_per_cycle_util =       1.8890
Reply_Bank_Level_Parallism =      10.4512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0122
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0237
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 56 sec (236 sec)
gpgpu_simulation_rate = 266583 (inst/sec)
gpgpu_simulation_rate = 344 (cycle/sec)
gpgpu_silicon_slowdown = 3290697x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
