PPA Report for pipelined_async_logical_right_shifter.v (Module: pipelined_async_logical_right_shifter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 33
FF Count: 90
IO Count: 38
Cell Count: 244

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 909.09 MHz
Reg-to-Reg Critical Path Delay: 0.957 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
