
diff -crp linux-sh4-2.6.32.59_stm24_0211/arch/sh/kernel/setup.c linux-sh4-2.6.32.59_stm24_0211/arch/sh/kernel/setup.c
*** linux-sh4-2.6.32.59_stm24_0211/arch/sh/kernel/setup.c	2012-09-14 12:37:42.000000000 +0200
--- linux-sh4-2.6.32.59_stm24_0211/arch/sh/kernel/setup.c	2012-09-14 13:22:11.000000000 +0200
*************** void __init setup_arch(char **cmdline_p)
*** 389,394 ****
--- 389,418 ----
  #endif
  #endif
  
+ 	{
+ 		/* spider: remove bigphysarea allocation from command line */
+ 		int i;
+ 		int command_line_len = strlen(command_line);
+ 		strcat(command_line," printk=1 coprocessor_mem=4m@0x40000000,4m@0x40400000 ");
+ 		for(i = 0; i < (command_line_len-11); i++)
+ 		{
+ 			if(!strncmp(command_line + i + 1, "bigphysarea", 11))
+ 			{
+ 				// search for next pos
+ 				int k;
+ 				int pos=command_line_len;
+ 				for(k=i+1; k<command_line_len; k++)
+ 					if(command_line[k]==' ') {
+ 						pos=k;
+ 						break;
+ 					}
+ 				memmove(command_line+i, command_line+pos, command_line_len-pos);
+ 				memset(&command_line[command_line_len-(pos-i)], '\0', pos-i);
+ 				break;
+ 			}
+ 		}
+ 	}
+   strcat(command_line," printk=1 coprocessor_mem=4m@0x40000000,4m@0x40400000 ");  
  	/* Save unparsed command line copy for /proc/cmdline */
  	memcpy(boot_command_line, command_line, COMMAND_LINE_SIZE);
  	*cmdline_p = command_line;

--- a/init/do_mounts.c	2014-01-13 14:29:53.536453245 +0800
+++ b/init/do_mounts.c	2014-01-13 14:29:15.736371912 +0800
@@ -365,7 +365,7 @@
 void __init prepare_namespace(void)
 {
 	int is_floppy;
-
+	root_delay=10;
 	if (root_delay) {
 		printk(KERN_INFO "Waiting %dsec before mounting root device...\n",
 		       root_delay);

diff -Naur a/arch/sh/boards/Kconfig org/arch/sh/boards/Kconfig
--- a/arch/sh/boards/Kconfig	2014-01-12 18:14:22.000000000 +0800
+++ org/arch/sh/boards/Kconfig	2013-07-21 01:23:03.000000000 +0800
@@ -763,6 +763,18 @@
 	  STMicroelectronics STx7108 Validation Board (product code:
 	  STi7108-MBOARD, ST board ID: mb837).
 
+config SH_ST_PDK7105
+    bool "PDK7105-SDK : STi7105 SDK Reference board"
+    depends on CPU_SUBTYPE_STX7105
+    select SYS_SUPPORTS_PCI
+    select SH_ST_SYNOPSYS_PCI if PCI
+    default n
+    help
+    Select PDK7105-SDK if configuring for an
+    STMicroelectronics STi7105 SDK Reference Board.
+
+
+
 config SH_ST_MB839
 	bool "mb839: STi7105 Reference Board"
 	depends on CPU_SUBTYPE_STX7105
diff -Naur a/arch/sh/boards/mach-pdk7105/Makefile b/arch/sh/boards/mach-pdk7105/Makefile
--- a/arch/sh/boards/mach-pdk7105/Makefile	1970-01-01 08:00:00.000000000 +0800
+++ b/arch/sh/boards/mach-pdk7105/Makefile	2013-07-21 01:17:57.000000000 +0800
@@ -0,0 +1,6 @@
+#
+# Makefile for STMicroelectronics PDK7105-SDK board
+#
+
+obj-y := setup.o
+
diff -Naur a/arch/sh/boards/mach-pdk7105/setup.c b/arch/sh/boards/mach-pdk7105/setup.c
--- a/arch/sh/boards/mach-pdk7105/setup.c	1970-01-01 08:00:00.000000000 +0800
+++ b/arch/sh/boards/mach-pdk7105/setup.c	2013-10-21 17:53:16.388013824 +0800
@@ -0,0 +1,598 @@
+/*
+ * arch/sh/boards/st/pdk7105/setup.c
+ *
+ * Copyright (C) 2008 STMicroelectronics Limited
+ * Author: Stuart Menefy (stuart.menefy@st.com)
+ *
+ * May be copied or modified under the terms of the GNU General Public
+ * License.  See linux/COPYING for more information.
+ *
+ * STMicroelectronics PDK7105-SDK support.
+ */
+
+#include <linux/init.h>
+#include <linux/platform_device.h>
+#include <linux/leds.h>
+#include <linux/stm/pio.h>
+#include <linux/stm/platform.h>
+#include <linux/stm/stx7105.h>
+#include <linux/stm/emi.h>
+#include <linux/stm/sysconf.h>
+#include <linux/delay.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/physmap.h>
+#include <linux/mtd/partitions.h>
+#include <linux/mtd/nand.h>
+#include <linux/stm/nand.h>
+#include <linux/spi/spi.h>
+#include <linux/spi/spi_gpio.h>
+#include <linux/bpa2.h>
+#include <linux/spi/flash.h>
+#include <linux/irq.h>
+#include <asm/processor.h>
+#include <linux/phy.h>
+#include <linux/gpio_keys.h>
+#include <linux/gpio.h>
+#include <linux/input.h>
+#include <asm/irq-ilc.h>
+#include <asm/irl.h>
+#include <asm/io.h>
+
+/*
+ * Flash setup depends on whether system is configured as boot-from-NOR
+ * (default) or boot-from-NAND.
+ *
+ * Jumper settings (board v1.2-011):
+ *
+ * boot-from-      |   NOR                     NAND
+ * ---------------------------------------------------------------
+ * JE2 (CS routing) |  0 (EMIA->NOR_CS)        1 (EMIA->NAND_CS)
+ *                  |    (EMIB->NOR_CS)          (EMIB->NOR_CS)
+ *                  |    (EMIC->NAND_CS)         (EMIC->NOR_CS)
+ * JE3 (data width) |  0 (16bit)               1 (8bit)
+ * JE5 (mode 15)    |  0 (boot NOR)            1 (boot NAND)
+ * ---------------------------------------------------------------
+ *
+ */
+#define PDK7105_PIO_PHY_RESET stm_gpio(15, 5)
+#define PDK7105_PIO_FLASH_WP stm_gpio(6, 4)
+
+static int ascs[2] __initdata = { 2, 3 };
+//static int ascs[3] __initdata = {1, 2, 3 };
+
+const char *LMI_IO_partalias[] = { "v4l2-coded-video-buffers", "BPA2_Region1", "v4l2-video-buffers" ,
+                                    "coredisplay-video", "gfx-memory", "BPA2_Region0", "LMI_VID", NULL };
+
+
+/*
+ * 0x40000000 - 0x403FFFFF - cocpu 1 ram (4mb)
+ * 0x40400000 - 0x407FFFFF - cocpu 2 ram (4mb)
+ * 0x40800000 - 0x47FFFFFF - linux     (120mb)
+ * 0x48000000 - 0x49FFFFFF - bigphys   ( 32mb)
+ * 0x4A000000 - 0x4FFFFFFF - lmi_io    ( 96mb)
+ */
+static struct bpa2_partition_desc bpa2_parts_table[] = {
+    {
+  	    .name  = "bigphysarea",
+ 	    .start = 0x48000000,
+ 	    .size  = 0x02000000, /* 32 Mb */
+  	    .flags = 0,
+  	    .aka   = NULL
+    }, 
+    {
+  	    .name  = "LMI_IO",
+ 	    .start = 0x4A000000,
+ 	    .size  = 0x06000000, /* 96 Mb */
+  	    .flags = 0,
+  	    .aka   = LMI_IO_partalias
+    }, 
+ };
+
+
+
+/*
+0x40800000 - 0x47FFFFFF - linux   (120mb) 
+0x48000000 - 0x49FFFFFF - bigphys ( 32mb)
+0x4A000000 - 0x4FFFFFFF - lmi_io  ( 96mb)
+*/
+
+   
+ 	   
+
+ 	   
+ 	    
+ 	   
+   
+   
+ 	   
+ 	   
+ 	    
+ 	    
+ 	
+  
+ 
+
+ 
+ 
+
+static void __init pdk7105_setup(char** cmdline_p)
+{
+	printk("STMicroelectronics PDK7105-SDK board initialisation\n\n");
+
+	stx7105_early_device_init();
+
+    stx7105_configure_asc(2, &(struct stx7105_asc_config) {
+            .routing.asc2 = stx7105_asc2_pio4,
+            .hw_flow_control = 1,
+            .is_console = 1, });
+//    stx7105_configure_asc(3, &(struct stx7105_asc_config) {
+//            .hw_flow_control = 1,
+//            .is_console = 0, });
+      bpa2_init(bpa2_parts_table, ARRAY_SIZE(bpa2_parts_table));
+}
+
+static struct platform_device pdk7105_leds = {
+	.name = "leds-gpio",
+	.id = 0,
+	.dev.platform_data = &(struct gpio_led_platform_data) {
+		.num_leds = 2,
+		.leds = (struct gpio_led[]) {
+			{
+				.name = "LD5",
+				.default_trigger = "heartbeat",
+				.gpio = stm_gpio(2, 4), //stpio_to_gpio(2, 4),
+			},
+			{
+				.name = "LD6",
+				.gpio = stm_gpio(2, 3), //stpio_to_gpio(2, 3),
+			},
+		},
+	},
+};
+
+static struct stpio_pin *phy_reset_pin;
+
+static int pdk7105_phy_reset(void* bus)
+{
+#if 1 
+    gpio_set_value(PDK7105_PIO_PHY_RESET, 1);
+#else
+    gpio_set_value(PDK7105_PIO_PHY_RESET, 0);
+	udelay(100);
+    gpio_set_value(PDK7105_PIO_PHY_RESET, 1); 
+#endif
+	return 1;
+}
+
+static struct stmmac_mdio_bus_data stmmac_mdio_bus = {
+    .bus_id = 0,
+    .phy_reset = pdk7105_phy_reset,
+    .phy_mask = 0,
+};
+
+/*
+static struct plat_stmmacphy_data phy_private_data = {
+	.bus_id = 0,
+	.phy_addr = -1,
+	.phy_mask = 0,
+	.interface = PHY_INTERFACE_MODE_MII,
+	.phy_reset = &pdk7105_phy_reset,
+};
+
+static struct platform_device pdk7105_phy_device = {
+	.name		= "stmmacphy",
+	.id		= 0,
+	.num_resources	= 1,
+	.resource	= (struct resource[]) {
+		{
+			.name	= "phyirq",
+			.start	= -1, //FIXME, should be ILC_EXT_IRQ(6), 
+			.end	= -1,
+			.flags	= IORESOURCE_IRQ,
+		},
+	},
+	.dev = {
+		.platform_data = &phy_private_data,
+	}
+};
+*/
+#if 0
+static struct mtd_partition mtd_parts_table[3] = {
+	{
+		.name = "Boot firmware",
+		.size = 0x00040000,
+		.offset = 0x00000000,
+	}, {
+		.name = "Kernel",
+		.size = 0x00200000,
+		.offset = 0x00040000,
+	}, {
+		.name = "Root FS",
+		.size = MTDPART_SIZ_FULL,
+		.offset = 0x00240000,
+	}
+};
+#else
+static struct mtd_partition mtd_parts_table[3] = {
+	{
+		.name = "Boot firmware",
+		.size = 0x000c0000,
+		.offset = 0x00000000,
+	}, {
+		.name = "Kernel",
+		.size = 0x00300000,
+		.offset = 0x000c0000,
+	}, {
+		.name = "Root FS",
+		.size = 0x03c40000,
+		.offset = 0x003c0000,
+	}
+};
+#endif
+
+static struct physmap_flash_data pdk7105_physmap_flash_data = {
+	.width		= 2,
+	.set_vpp	= NULL,
+	.nr_parts	= ARRAY_SIZE(mtd_parts_table),
+	.parts		= mtd_parts_table
+};
+
+static struct platform_device pdk7105_physmap_flash = {
+	.name		= "physmap-flash",
+	.id		= -1,
+	.num_resources	= 1,
+	.resource	= (struct resource[]) {
+		{
+			.start		= 0x00000000,
+			.end		= 128*1024*1024 - 1,
+			.flags		= IORESOURCE_MEM,
+		}
+	},
+	.dev		= {
+		.platform_data	= &pdk7105_physmap_flash_data,
+	},
+};
+
+/* Configuration for Serial Flash */
+static struct mtd_partition serialflash_partitions[] = {
+	{
+		.name = "SFLASH_1",
+		.size = 0x00080000,
+		.offset = 0,
+	}, {
+		.name = "SFLASH_2",
+		.size = MTDPART_SIZ_FULL,
+		.offset = MTDPART_OFS_NXTBLK,
+	},
+};
+
+static struct flash_platform_data serialflash_data = {
+	.name = "m25p80",
+	.parts = serialflash_partitions,
+	.nr_parts = ARRAY_SIZE(serialflash_partitions),
+	.type = "m25p64",
+};
+
+static struct spi_board_info spi_serialflash[] =  {
+	{
+		.modalias       = "m25p80",
+		.bus_num        = 8,
+		.chip_select    = stm_gpio(15, 2), //spi_set_cs(15, 2),
+		.max_speed_hz   = 500000,
+		.platform_data  = &serialflash_data,
+		.mode           = SPI_MODE_3,
+	},
+};
+
+
+static struct platform_device spi_pio_device = {
+    .name           = "spi_gpio",
+    .id             = 8,
+    .num_resources  = 0,
+    .dev            = {
+        .platform_data = &(struct spi_gpio_platform_data) {
+            .sck = stm_gpio(15, 0),
+            .mosi = stm_gpio(15, 1),
+            .miso = stm_gpio(15, 3),
+            .num_chipselect = 1,
+        },
+    },
+};
+
+
+/* Configuration for NAND Flash */
+static struct mtd_partition nand_parts[] = {
+	{
+		.name	= "NAND kernel",
+		.offset	= 0x00100000,
+		.size 	= 0x00400000
+	},{
+		.name	= "NAND Root",
+		.offset	= 0x00500000,
+		//.size	= 150M
+		.size	= 0x09600000
+	},{
+		.name	= "NAND Push",
+		.offset	= 0x9b00000,
+		//.size	= 100M
+		.size	= 0x06400000
+	},
+
+#if 0
+0--1M   1M  Reserved
+1--5M  4M KERNEL
+5--155M 150M  FS
+155M-255M 101M push update FS
+
+	{
+		.name	= "NAND kernel",
+		.offset	= 0x00100000,
+		.size 	= 0x00400000
+	},{
+		.name	= "NAND root",
+		.offset	= 0x00500000,
+		//.size	= 0x08000000
+		.size	= 0x08000000
+	},{
+		.name	= "NAND home",
+		.offset	= MTDPART_OFS_APPEND,
+		.size	= MTDPART_SIZ_FULL
+	},
+
+	{
+		.name   = "NAND root",
+		.offset = 0,
+		.size   = 0x00800000
+	}, {
+		.name   = "NAND home",
+		.offset = MTDPART_OFS_APPEND,
+		.size   = MTDPART_SIZ_FULL
+	},
+#endif
+};
+
+static struct stm_nand_bank_data nand_bank_data = {
+    .csn                    = 2,
+    .nr_partitions      = ARRAY_SIZE(nand_parts),
+    .partitions     = nand_parts,
+	.emi_withinbankoffset   = 0,
+
+	.timing_data = &(struct stm_nand_timing_data) {
+		.sig_setup      = 50,           // times in ns
+		.sig_hold       = 50,
+		.CE_deassert    = 0,
+		.WE_to_RBn      = 100,
+		.wr_on          = 10,
+		.wr_off         = 40,
+		.rd_on          = 10,
+		.rd_off         = 40,
+		.chip_delay     = 50,           // in us
+	},
+	//.flex_rbn_connected     = 0,
+
+};
+
+
+/* Platform data for STM_NAND_EMI/FLEX/AFM. (bank# may be updated later) */
+/*static struct platform_device nand_device =
+STM_NAND_DEVICE("stm-nand-flex", 2, &nand_config,
+		nand_parts, ARRAY_SIZE(nand_parts), NAND_USE_FLASH_BBT);
+*/
+
+static struct platform_device nand_device = {
+        .name       = "stm-nand-flex",
+        .dev.platform_data = &(struct stm_plat_nand_flex_data){
+        .nr_banks   = 2,
+        .banks      = &nand_bank_data,
+        //.emi_rbn_gpio   = -1,
+        //.flex_rbn_gpio = 0,
+        },
+};
+
+
+static struct platform_device *pdk7105_devices[] __initdata = {
+//	&pdk7105_leds,
+//	&pdk7105_phy_device,
+	&spi_pio_device,
+};
+
+/* PCI configuration */
+static struct stm_plat_pci_config  pci_config = {
+	.pci_irq = {
+        [0] = PCI_PIN_DEFAULT,
+        [1] = PCI_PIN_UNUSED,
+        [2] = PCI_PIN_UNUSED,
+        [3] = PCI_PIN_UNUSED
+    },
+    .serr_irq = PCI_PIN_DEFAULT, /* J32-F fitted */
+    .idsel_lo = 30,
+    .idsel_hi = 30,
+    .req_gnt = {
+        [0] = PCI_PIN_DEFAULT,
+        [1] = PCI_PIN_UNUSED,
+        [2] = PCI_PIN_UNUSED,
+        [3] = PCI_PIN_UNUSED
+    },
+    .pci_clk = 33333333,
+    .pci_reset_gpio = stm_gpio(15, 7)
+};
+
+int pcibios_map_platform_irq(struct pci_dev *dev, u8 slot, u8 pin)
+{
+	/* We can use the standard function on this board */
+	return  stx7105_pcibios_map_platform_irq(&pci_config, pin);
+}
+
+static int __init device_init(void)
+{
+	u32 bank1_start;
+	u32 bank2_start;
+	struct sysconf_field *sc;
+	u32 boot_mode,i;
+
+	bank1_start = emi_bank_base(0);
+	bank2_start = emi_bank_base(1);
+
+	/* Configure FLASH according to boot device mode pins */
+	sc = sysconf_claim(SYS_STA, 1, 15, 16, "boot_mode");
+	boot_mode = sysconf_read(sc);
+	if (boot_mode == 0x0)
+	{
+		/* Default configuration */
+		printk("Configuring FLASH for boot-from-NOR\n");
+	}
+	else if (boot_mode == 0x1) 
+	{
+		/* Swap NOR/NAND banks */
+		printk("Configuring FLASH for boot-from-NAND\n");
+		//printk("Boot nand: bank1_start=0x%x, bank2_start0x=%x\n",bank1_start,bank2_start);
+		
+		pdk7105_physmap_flash.resource[0].start = bank1_start;
+		pdk7105_physmap_flash.resource[0].end = bank2_start - 1;
+		nand_device.id = 0;
+	}
+	else
+	{
+		printk("Configuring FLASH for boot-from-spi: boot_mode=%d\n",boot_mode);
+		bank1_start = emi_bank_base(1);
+		bank2_start = emi_bank_base(2);
+		//printk("Spi boot:bank1_start=0x%x, bank2_start0x=%x\n",bank1_start,bank2_start);
+		pdk7105_physmap_flash.resource[0].start = bank1_start;
+		pdk7105_physmap_flash.resource[0].end = bank2_start - 1;
+		//nand_device.id =2; /*If your board is 1.0version,set id to 2*/
+		nand_device.id = 0; /*If your board is 2.0version,set id to 0*/
+	}
+	
+	stx7105_configure_pci(&pci_config);
+	stx7105_configure_sata(0);
+	
+    //stx7105_configure_pwm(&pwm_private_info);
+	stx7105_configure_pwm(&(struct stx7105_pwm_config) {
+            .out0 = stx7105_pwm_out0_pio13_0,
+            .out1 = stx7105_pwm_out1_disabled, });
+
+    //stx7105_configure_ssc(&ssc_private_info);
+    stx7105_configure_ssc_i2c(1, &(struct stx7105_ssc_config) {
+            .routing.ssc1.sclk = stx7105_ssc1_sclk_pio2_5,
+            .routing.ssc1.mtsr = stx7105_ssc1_mtsr_pio2_6, });
+    stx7105_configure_ssc_i2c(2, &(struct stx7105_ssc_config) {
+            .routing.ssc2.sclk = stx7105_ssc2_sclk_pio3_4,
+            .routing.ssc2.mtsr = stx7105_ssc2_mtsr_pio3_5, });
+    stx7105_configure_ssc_i2c(3, &(struct stx7105_ssc_config) {
+            .routing.ssc3.sclk = stx7105_ssc3_sclk_pio3_6,
+            .routing.ssc3.mtsr = stx7105_ssc3_mtsr_pio3_7, });
+
+	/*
+	 * Note that USB port configuration depends on jumper
+	 * settings:
+	 *		  PORT 0  SW		PORT 1	SW
+	 *		+----------------------------------------
+	 * OC	normal	|  4[4]	J5A 2-3		 4[6]	J10A 2-3
+	 *	alt	| 12[5]	J5A 1-2		14[6]	J10A 1-2
+	 * PWR	normal	|  4[5]	J5B 2-3		 4[7]	J10B 2-3
+	 *	alt	| 12[6]	J5B 1-2		14[7]	J10B 1-2
+	 */
+
+	//stx7105_configure_usb(0, &usb_init[0]);
+	stx7105_configure_usb(0, &(struct stx7105_usb_config) {
+            .ovrcur_mode = stx7105_usb_ovrcur_active_low,
+            .pwr_enabled = 1,
+            .routing.usb0.ovrcur = stx7105_usb0_ovrcur_pio4_4,
+            .routing.usb0.pwr = stx7105_usb0_pwr_pio4_5, });
+    /*stx7105_configure_usb(1, &(struct stx7105_usb_config) {
+            .ovrcur_mode = stx7105_usb_ovrcur_active_low,
+            .pwr_enabled = 1,
+            .routing.usb1.ovrcur = stx7105_usb1_ovrcur_pio4_6,
+            .routing.usb1.pwr = stx7105_usb1_pwr_pio4_7, });*/
+
+
+	//phy_reset_pin = stpio_request_set_pin(15, 5, "eth_phy_reset",
+	//				      STPIO_OUT, 1);
+    gpio_request(PDK7105_PIO_PHY_RESET, "eth_phy_reset");
+    gpio_direction_output(PDK7105_PIO_PHY_RESET, 1);
+
+					      
+   
+    /* gongjia add set pio15_5 to 1 smit*/
+	//stpio_set_pin(phy_reset_pin, 0);
+    gpio_set_value(PDK7105_PIO_PHY_RESET, 0);
+	for(i=0;i<5;i++)
+	{
+	    udelay(20000);
+	}	
+	//stpio_set_pin(phy_reset_pin, 1);
+    gpio_set_value(PDK7105_PIO_PHY_RESET, 1);
+	
+	//stx7105_configure_ethernet(0, 0, 0, 0, 0, 0);
+    //stx7105_configure_ethernet(0, &(struct stx7105_ethernet_config) {
+    //        .mode = stx7105_ethernet_mode_mii,
+    //        .ext_clk = 0,
+    //        .phy_bus = 0, });
+    
+    stx7105_configure_ethernet(0, &(struct stx7105_ethernet_config) {
+            .mode = stx7105_ethernet_mode_mii,
+            .ext_clk = 1,
+            .phy_bus = 0,
+            .phy_addr = -1,
+            .mdio_bus_data = &stmmac_mdio_bus,
+            });
+
+
+#if defined(CONFIG_LIRC_SUPPORT) 
+	//stx7105_configure_lirc(&lirc_scd);
+    stx7105_configure_lirc(&(struct stx7105_lirc_config) {
+            .rx_mode = stx7105_lirc_rx_mode_ir,
+            .tx_enabled = 1,
+            .tx_od_enabled = 1, });
+#endif 
+	//stx7105_configure_audio_pins(3, 1, 1);
+
+	/*
+	 * FLASH_WP is shared by NOR and NAND.  However, since MTD NAND has no
+	 * concept of WP/VPP, we must permanently enable it
+	 */
+	//stpio_request_set_pin(6, 4, "FLASH_WP", STPIO_OUT, 1);
+    gpio_request(PDK7105_PIO_FLASH_WP, "FLASH_WP");
+    gpio_direction_output(PDK7105_PIO_FLASH_WP, 1);
+      //printk("device_init:###############\n");
+
+
+	//stx7105_configure_nand(&nand_device);
+#ifdef NAND_USES_FLEX
+    stx7105_configure_nand_flex(1, &nand_bank_data, 1);
+#endif
+
+
+	spi_register_board_info(spi_serialflash, ARRAY_SIZE(spi_serialflash));
+ 
+	return platform_add_devices(pdk7105_devices, ARRAY_SIZE(pdk7105_devices));
+}
+arch_initcall(device_init);
+
+static void __iomem *pdk7105_ioport_map(unsigned long port, unsigned int size)
+{
+	/* However picking somewhere safe isn't as easy as you might think.
+	 * I used to use external ROM, but that can cause problems if you are
+	 * in the middle of updating Flash. So I'm now using the processor core
+	 * version register, which is guaranted to be available, and non-writable.
+	 */
+	return (void __iomem *)CCN_PVR;
+}
+
+static void __init pdk7105_init_irq(void)
+{
+#ifndef CONFIG_SH_ST_MB705
+	/* Configure STEM interrupts as active low. */
+	set_irq_type(ILC_EXT_IRQ(1), IRQ_TYPE_LEVEL_LOW);
+	set_irq_type(ILC_EXT_IRQ(2), IRQ_TYPE_LEVEL_LOW);
+#endif
+}
+
+struct sh_machine_vector mv_pdk7105 __initmv = {
+	.mv_name		= "pdk7105",
+	.mv_setup		= pdk7105_setup,
+	.mv_nr_irqs		= NR_IRQS,
+	.mv_init_irq		= pdk7105_init_irq,
+	.mv_ioport_map		= pdk7105_ioport_map,
+};
+

diff -Naur a/drivers/usb/storage/usb.c b/drivers/usb/storage/usb.c
--- a/drivers/usb/storage/usb.c	2014-01-12 18:14:21.000000000 +0800
+++ b/drivers/usb/storage/usb.c	2013-10-20 11:18:17.252392016 +0800
@@ -68,7 +68,8 @@
 
 #include "sierra_ms.h"
 #include "option_ms.h"
-
+#include <linux/stm/stx7105.h>
+static int myflag = 0;
 /* Some informational data */
 MODULE_AUTHOR("Matthew Dharm <mdharm-usb@one-eyed-alien.net>");
 MODULE_DESCRIPTION("USB Mass Storage driver for Linux");
@@ -842,10 +843,17 @@
 		/* Should we unbind if no devices were detected? */
 	}
 
+/* add by wgzhu smit */
+
+	complete (&us->thread_done);
 	complete_and_exit(&us->scanning_done, 0);
 }
 
 
+
+
+
+
 /* First part of general USB mass-storage probing */
 int usb_stor_probe1(struct us_data **pus,
 		struct usb_interface *intf,
@@ -881,6 +889,9 @@
 	init_waitqueue_head(&us->delay_wait);
 	init_completion(&us->scanning_done);
 
+/* add by wgzhu smit*/
+	init_completion(&us->thread_done);
+
 	/* Associate the us_data structure with the USB device */
 	result = associate_dev(us, intf);
 	if (result)
@@ -954,6 +965,20 @@
 
 	wake_up_process(th);
 
+	/* add by wgzhu smit*/
+
+	if (!myflag) {
+		myflag = 1;
+	    stx7105_configure_usb(1, &(struct stx7105_usb_config) {
+            .ovrcur_mode = stx7105_usb_ovrcur_active_low,
+            .pwr_enabled = 1,
+            .routing.usb1.ovrcur = stx7105_usb1_ovrcur_pio4_6,
+            .routing.usb1.pwr = stx7105_usb1_pwr_pio4_7, });
+	}
+	
+	wait_for_completion(&us->thread_done);
+
+
 	return 0;
 
 	/* We come here if there are any problems */
diff -Naur a/drivers/usb/storage/usb.h b/drivers/usb/storage/usb.h
--- a/drivers/usb/storage/usb.h	2009-12-03 11:51:21.000000000 +0800
+++ b/drivers/usb/storage/usb.h	2013-10-20 01:17:15.474522168 +0800
@@ -147,7 +147,8 @@
 	struct completion	notify;		 /* thread begin/end	    */
 	wait_queue_head_t	delay_wait;	 /* wait during scan, reset */
 	struct completion	scanning_done;	 /* wait for scan thread    */
-
+/* add by wgzhu smit */
+	struct completion       thread_done;    /* wait for thread exit */
 	/* subdriver information */
 	void			*extra;		 /* Any extra data          */
 	extra_data_destructor	extra_destructor;/* extra data destructor   */
@@ -168,6 +169,8 @@
 	return (struct us_data *) host->hostdata;
 }
 
+
+
 /* Function to fill an inquiry response. See usb.c for details */
 extern void fill_inquiry_response(struct us_data *us,
 	unsigned char *data, unsigned int data_len);

diff -Naur a/arch/sh/Kconfig b/arch/sh/Kconfig
--- a/arch/sh/Kconfig	2014-01-12 18:14:22.000000000 +0800
+++ b/arch/sh/Kconfig	2014-01-12 20:18:16.916879300 +0800
@@ -908,6 +908,7 @@
 				SH_7751_SOLUTION_ENGINE
 	default "0x00004000" if PAGE_SIZE_16KB || SH_SH03
 	default "0x00002000" if PAGE_SIZE_8KB
+    default "0x00800000" if SH_ST_PDK7105
 	default "0x00001000"
 	help
 	  This sets the default offset of zero page.
diff -Naur a/arch/sh/Makefile b/arch/sh/Makefile
--- a/arch/sh/Makefile	2014-01-12 18:14:22.000000000 +0800
+++ b/arch/sh/Makefile	2013-07-21 01:19:21.000000000 +0800
@@ -201,6 +201,7 @@
 machdir-$(CONFIG_SH_ST_MB837)			+= mach-mb837 mach-st
 machdir-$(CONFIG_SH_ST_MB839)			+= mach-mb839
 machdir-$(CONFIG_SH_ST_MB903)			+= mach-mb903
+machdir-$(CONFIG_SH_ST_PDK7105)         += mach-pdk7105
 
 ifneq ($(machdir-y),)
 core-y	+= $(addprefix arch/sh/boards/, \

