// Seed: 3335760426
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output wire id_3,
    output tri0 id_4,
    input  wire id_5
);
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_3 = 32'd41,
    parameter id_5 = 32'd65
) (
    output supply0 id_0,
    output supply1 _id_1,
    input tri id_2,
    input supply1 _id_3,
    output logic id_4,
    output wor _id_5,
    output wire id_6,
    input supply0 id_7,
    output wor id_8
);
  logic [id_3 : (  id_5  )] id_10[1 : id_1];
  always id_4 = -1'b0;
  always id_10 <= id_10;
  wire id_11;
  assign id_4 = 1 - -1'b0;
  logic id_12;
  logic id_13;
  ;
  localparam integer id_14 = 1'b0;
  integer id_15;
  or primCall (id_6, id_15, id_13, id_11, id_7, id_14, id_10);
  module_0 modCall_1 (
      id_8,
      id_0,
      id_7,
      id_0,
      id_0,
      id_2
  );
  wire id_16, id_17;
  wire id_18, id_19;
  genvar id_20, id_21;
  assign id_13 = ~-1;
endmodule
