{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685271237998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685271238003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 13:53:57 2023 " "Processing started: Sun May 28 13:53:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685271238003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685271238003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_8_1_ -c lab_8_1_ " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_8_1_ -c lab_8_1_" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685271238003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685271238343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_8_1_.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_8_1_.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_8_1_ " "Found entity 1: lab_8_1_" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685271250225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685271250225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_8_1_ " "Elaborating entity \"lab_8_1_\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685271250258 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 32 808 816 32 "" "" } { 88 728 728 120 "" "" } { 144 728 728 168 "" "" } { 192 728 728 216 "" "" } { 240 728 728 264 "" "" } { 288 728 728 312 "" "" } { 72 728 808 88 "a" "" } { 104 784 818 120 "a_i" "" } { 128 728 808 144 "b" "" } { 152 784 818 168 "b_i" "" } { 176 728 808 192 "c" "" } { 200 784 818 216 "c_i" "" } { 224 728 808 240 "d" "" } { 248 784 818 264 "d_i" "" } { 272 728 808 288 "e" "" } { 296 784 818 312 "e_i" "" } { 32 816 848 48 "a" "" } { 48 816 850 64 "b_i" "" } { 64 816 848 80 "c" "" } { 80 816 848 96 "d" "" } { 120 816 848 136 "a" "" } { 128 816 850 144 "b_i" "" } { 136 816 848 152 "c" "" } { 176 816 848 192 "b" "" } { 184 816 850 200 "c_i" "" } { 192 816 848 208 "e" "" } { 232 816 848 248 "a" "" } { 240 816 848 256 "b" "" } { 248 816 848 264 "c" "" } { 288 816 850 304 "a_i" "" } { 296 816 848 312 "b" "" } { 304 816 850 320 "c_i" "" } { 344 816 848 360 "a" "" } { 352 816 848 368 "c" "" } { 360 816 850 376 "e_i" "" } { 400 816 848 416 "c" "" } { 408 816 850 424 "d_i" "" } { 416 816 848 432 "e" "" } { 464 816 848 480 "a" "" } { 472 816 848 488 "b" "" } { 480 816 850 496 "d_i" "" } { 520 816 848 536 "c" "" } { 536 816 848 552 "e" "" } { 560 816 976 576 "a" "" } { 576 816 976 592 "b_i" "" } { 592 816 976 608 "c" "" } { 608 816 976 624 "d" "" } { 120 712 728 120 "" "" } { 120 728 736 120 "" "" } { 168 712 728 168 "" "" } { 168 728 736 168 "" "" } { 216 712 728 216 "" "" } { 216 728 736 216 "" "" } { 264 712 728 264 "" "" } { 264 728 736 264 "" "" } { 312 712 728 312 "" "" } { 312 728 736 312 "" "" } { 32 808 808 88 "" "" } { 88 808 808 120 "" "" } { 120 808 808 144 "" "" } { 144 808 808 168 "" "" } { 168 808 808 192 "" "" } { 192 808 808 216 "" "" } { 216 808 808 240 "" "" } { 240 808 808 264 "" "" } { 264 808 808 288 "" "" } { 288 808 808 312 "" "" } { 312 808 808 360 "" "" } { 32 816 816 48 "" "" } { 48 816 816 64 "" "" } { 64 816 816 80 "" "" } { 80 816 816 96 "" "" } { 96 816 816 136 "" "" } { 136 816 816 144 "" "" } { 144 816 816 152 "" "" } { 152 816 816 192 "" "" } { 192 816 816 200 "" "" } { 200 816 816 208 "" "" } { 208 816 816 248 "" "" } { 248 816 816 256 "" "" } { 256 816 816 264 "" "" } { 264 816 816 304 "" "" } { 304 816 816 312 "" "" } { 312 816 816 320 "" "" } { 320 816 816 360 "" "" } { 360 816 816 368 "" "" } { 368 816 816 376 "" "" } { 376 816 816 416 "" "" } { 416 816 816 424 "" "" } { 424 816 816 432 "" "" } { 432 816 816 480 "" "" } { 480 816 816 488 "" "" } { 488 816 816 496 "" "" } { 496 816 816 536 "" "" } { 536 816 816 552 "" "" } { 552 816 816 576 "" "" } { 576 816 816 592 "" "" } { 592 816 816 608 "" "" } { 608 816 816 624 "" "" } { 624 816 816 680 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1685271250268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 72 -32 144 88 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 GND " "Pin \"pin_name2\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 88 -32 144 104 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 GND " "Pin \"pin_name3\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 104 -32 144 120 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 GND " "Pin \"pin_name4\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 120 -32 144 136 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 136 -32 144 152 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name6 GND " "Pin \"pin_name6\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 152 -32 144 168 "pin_name6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name6"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 GND " "Pin \"pin_name7\" is stuck at GND" {  } { { "lab_8_1_.bdf" "" { Schematic "D:/KPI/Second_course/Second_semester/SA/LR/LR8/lab_8_1_/lab_8_1_.bdf" { { 168 -32 144 184 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685271250525 "|lab_8_1_|pin_name7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685271250525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685271250568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685271250885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685271250885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685271251002 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685271251002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685271251002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685271251002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685271251020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 13:54:11 2023 " "Processing ended: Sun May 28 13:54:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685271251020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685271251020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685271251020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685271251020 ""}
