# do ClockDividerCircuit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ClockDividerCircuit
# 
# Top level modules:
# 	ClockDividerCircuit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ClockDividerCircuit_vlg_sample_tst
# -- Compiling module ClockDividerCircuit_vlg_check_tst
# -- Compiling module ClockDividerCircuit_vlg_vec_tst
# 
# Top level modules:
# 	ClockDividerCircuit_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ClockDividerCircuit_vlg_vec_tst 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.ClockDividerCircuit_vlg_vec_tst
# Loading work.ClockDividerCircuit
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.ClockDividerCircuit_vlg_sample_tst
# Loading work.ClockDividerCircuit_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from ClockDividerCircuit_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from ClockDividerCircuit_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ClockDividerCircuit_vlg_vec_tst File: ClockDividerCircuit.vt
# Simulation passed !
# ** Note: $finish    : ClockDividerCircuit.vt(150)
#    Time: 1 us  Iteration: 0  Instance: /ClockDividerCircuit_vlg_vec_tst/tb_out
