============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  01:46:20 am
  Module:                 array_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           
 Gate   Instances   Area     Library   
---------------------------------------
AND2X1         15   35.197    gscl45nm 
FAX1            8   71.334    gscl45nm 
HAX1            4   18.772    gscl45nm 
---------------------------------------
total          27  125.303             


                               
 Type Instances   Area  Area % 
-------------------------------
logic        27 125.303  100.0 
-------------------------------
total        27 125.303  100.0 

