Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" into library work
Parsing module <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <to_1_2_10_100_1000Hz>.
Analyzing Verilog file "D:\XilinxWork\RealProject\counter06.vf" into library work
Parsing module <FJKC_HXILINX_counter06>.
Parsing module <counter06>.
Analyzing Verilog file "D:\XilinxWork\RealProject\main.vf" into library work
Parsing module <D4_16E_HXILINX_main>.
Parsing module <INV8_HXILINX_main>.
Parsing module <main>.
Parsing VHDL file "D:\XilinxWork\RealProject\TestPackage.vhd" into library work
Parsing package <TestPackage>.
Parsing package body <TestPackage>.
Parsing VHDL file "D:\XilinxWork\RealProject\Test.vhd" into library work
Parsing entity <Test>.
Parsing architecture <Behavioral> of entity <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <BUF>.

Elaborating module <INV>.

Elaborating module <D4_16E_HXILINX_main>.
Going to vhdl side to elaborate module Test

Elaborating entity <Test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\XilinxWork\RealProject\Test.vhd" Line 111: matrix should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "D:\XilinxWork\RealProject\Test.vhd" Line 108: Assignment to last_falling_piece ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\XilinxWork\RealProject\Test.vhd" Line 206: stop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\XilinxWork\RealProject\Test.vhd" Line 228: matrix should be on the sensitivity list of the process
Back to verilog to continue elaboration

Elaborating module <to_1_2_10_100_1000Hz>.

Elaborating module <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
WARNING:HDLCompiler:413 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FJKC_HXILINX_to_1_2_10_100_1000Hz>.

Elaborating module <VCC>.
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 145: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 157: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 169: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 181: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 193: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 205: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 217: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 224: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 244: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 250: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 256: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" Line 262: Input port CLR is not connected on this instance

Elaborating module <GND>.

Elaborating module <INV8_HXILINX_main>.

Elaborating module <AND2>.

Elaborating module <counter06>.

Elaborating module <FJKC_HXILINX_counter06>.

Elaborating module <OR2>.
WARNING:HDLCompiler:552 - "D:\XilinxWork\RealProject\main.vf" Line 317: Input port clear is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\XilinxWork\RealProject\main.vf".
    Set property "HU_SET = XLXI_97_0" for instance <XLXI_97>.
    Set property "HU_SET = XLXI_140_1" for instance <XLXI_140>.
WARNING:Xst:2898 - Port 'clear', unconnected in block instance 'XLXI_148', is tied to GND.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 288: Output port <to1hz> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 288: Output port <to10hz> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 288: Output port <to20Hz> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 288: Output port <to100hz> of the instance <XLXI_99> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 317: Output port <divide_7> of the instance <XLXI_148> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to1hz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to2hz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to10kHz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to20Hz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to100hz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\main.vf" line 323: Output port <to1000hz> of the instance <XLXI_154> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_main>.
    Related source file is "D:\XilinxWork\RealProject\main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_main> synthesized.

Synthesizing Unit <Test>.
    Related source file is "D:\XilinxWork\RealProject\Test.vhd".
    Found 3-bit register for signal <pieceRand_blocks[0]_col>.
    Found 4-bit register for signal <pieceRand_blocks[0]_row>.
    Found 3-bit register for signal <pieceRand_blocks[1]_col>.
    Found 4-bit register for signal <pieceRand_blocks[1]_row>.
    Found 3-bit register for signal <pieceRand_blocks[2]_col>.
    Found 4-bit register for signal <pieceRand_blocks[2]_row>.
    Found 3-bit register for signal <pieceRand_blocks[3]_col>.
    Found 4-bit register for signal <pieceRand_blocks[3]_row>.
    Found 1-bit register for signal <canGenNewPiece>.
    Found 8-bit register for signal <matrix<0>>.
    Found 8-bit register for signal <matrix<1>>.
    Found 8-bit register for signal <matrix<2>>.
    Found 8-bit register for signal <matrix<3>>.
    Found 8-bit register for signal <matrix<4>>.
    Found 8-bit register for signal <matrix<5>>.
    Found 8-bit register for signal <matrix<6>>.
    Found 8-bit register for signal <matrix<7>>.
    Found 8-bit register for signal <matrix<8>>.
    Found 8-bit register for signal <matrix<9>>.
    Found 8-bit register for signal <matrix<10>>.
    Found 8-bit register for signal <matrix<11>>.
    Found 8-bit register for signal <matrix<12>>.
    Found 8-bit register for signal <matrix<13>>.
    Found 8-bit register for signal <matrix<14>>.
    Found 8-bit register for signal <matrix<15>>.
    Found 3-bit register for signal <GND_10_o_GND_10_o_sub_679_OUT<2:0>>.
    Found 4-bit register for signal <falling_piece_blocks[0]_row>.
    Found 3-bit register for signal <falling_piece_blocks[1]_col>.
    Found 4-bit register for signal <falling_piece_blocks[1]_row>.
    Found 3-bit register for signal <falling_piece_blocks[2]_col>.
    Found 4-bit register for signal <falling_piece_blocks[2]_row>.
    Found 3-bit register for signal <falling_piece_blocks[3]_col>.
    Found 4-bit register for signal <falling_piece_blocks[3]_row>.
    Found 1-bit register for signal <updateBoard>.
    Found 4-bit register for signal <rows_counter>.
    Found 1-bit register for signal <NEW_PIECE_TYPE_INTEGER>.
    Found 4-bit register for signal <NEW_PIECE_TYPE_INTEGER_dummy[3:0]>.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_691_OUT> created at line 207.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_693_OUT> created at line 208.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_704_OUT> created at line 207.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_706_OUT> created at line 208.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_717_OUT> created at line 207.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_719_OUT> created at line 208.
    Found 4-bit adder for signal <rows_counter[3]_GND_10_o_add_0_OUT> created at line 81.
    Found 4-bit adder for signal <next_falling_piece_blocks[0]_row> created at line 121.
    Found 4-bit adder for signal <falling_piece_blocks[1]_row[3]_GND_10_o_add_111_OUT> created at line 121.
    Found 4-bit adder for signal <falling_piece_blocks[2]_row[3]_GND_10_o_add_208_OUT> created at line 121.
    Found 4-bit adder for signal <falling_piece_blocks[3]_row[3]_GND_10_o_add_305_OUT> created at line 121.
    Found 3-bit adder for signal <falling_piece_blocks[0]_col[2]_GND_10_o_add_675_OUT> created at line 203.
    Found 3-bit adder for signal <falling_piece_blocks[1]_col[2]_GND_10_o_add_688_OUT> created at line 203.
    Found 5-bit adder for signal <n3474> created at line 208.
    Found 3-bit adder for signal <falling_piece_blocks[2]_col[2]_GND_10_o_add_701_OUT> created at line 203.
    Found 5-bit adder for signal <n3484> created at line 208.
    Found 3-bit adder for signal <falling_piece_blocks[3]_col[2]_GND_10_o_add_714_OUT> created at line 203.
    Found 5-bit adder for signal <n3494> created at line 208.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_674_OUT<2:0>> created at line 199.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_687_OUT<2:0>> created at line 199.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_692_OUT<2:0>> created at line 207.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_700_OUT<2:0>> created at line 199.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_705_OUT<2:0>> created at line 207.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_713_OUT<2:0>> created at line 199.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_718_OUT<2:0>> created at line 207.
    Found 1-bit 8-to-1 multiplexer for signal <falling_piece_blocks[0]_col[2]_falling_piece_blocks[0]_row[3]_Mux_41_o> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <falling_piece_blocks[1]_col[2]_falling_piece_blocks[1]_row[3]_Mux_113_o> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <falling_piece_blocks[2]_col[2]_falling_piece_blocks[2]_row[3]_Mux_210_o> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <falling_piece_blocks[3]_col[2]_falling_piece_blocks[3]_row[3]_Mux_307_o> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<7>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<6>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<5>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<4>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<3>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<2>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<1>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[0]_row[3]_matrix[15][0]_wide_mux_40_OUT<0>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<7>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<6>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<5>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<4>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<3>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<2>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<1>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[1]_row[3]_matrix[15][0]_wide_mux_112_OUT<0>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<7>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<6>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<5>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<4>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<3>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<2>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<1>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<0>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<7>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<6>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<5>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<4>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<3>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<2>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<1>> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <falling_piece_blocks[3]_row[3]_matrix[15][0]_wide_mux_306_OUT<0>> created at line 121.
    Found 8-bit 16-to-1 multiplexer for signal <cols> created at line 26.
WARNING:Xst:737 - Found 1-bit latch for signal <STOP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    WARNING:Xst:2404 -  FFs/Latches <NEW_PIECE_TYPE_INTEGER<31:5>> (without init value) have a constant value of 0 in block <Test>.
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred 770 Multiplexer(s).
Unit <Test> synthesized.

Synthesizing Unit <to_1_2_10_100_1000Hz>.
    Related source file is "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf".
    Set property "HU_SET = XLXI_31_2" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_33_3" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_36_4" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_5" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_52_6" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_7" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_63_9" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_67_8" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_137_10" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_138_11" for instance <XLXI_138>.
    Set property "HU_SET = XLXI_139_12" for instance <XLXI_139>.
    Set property "HU_SET = XLXI_140_13" for instance <XLXI_140>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_31', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_33', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_36', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_38', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_52', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_54', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_63', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_67', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_137', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_138', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_139', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_140', is tied to GND.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 145: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 145: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 145: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 145: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 145: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 157: Output port <CEO> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 157: Output port <Q0> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 157: Output port <Q1> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 157: Output port <Q2> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 157: Output port <Q3> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 169: Output port <CEO> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 169: Output port <Q0> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 169: Output port <Q1> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 169: Output port <Q2> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 169: Output port <Q3> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 181: Output port <CEO> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 181: Output port <Q0> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 181: Output port <Q1> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 181: Output port <Q2> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 181: Output port <Q3> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 193: Output port <CEO> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 193: Output port <Q0> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 193: Output port <Q1> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 193: Output port <Q2> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 193: Output port <Q3> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 205: Output port <CEO> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 205: Output port <Q0> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 205: Output port <Q1> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 205: Output port <Q2> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 205: Output port <Q3> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 224: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 224: Output port <Q0> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 224: Output port <Q1> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 224: Output port <Q2> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf" line 224: Output port <Q3> of the instance <XLXI_67> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <to_1_2_10_100_1000Hz> synthesized.

Synthesizing Unit <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
    Related source file is "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_398_o_add_4_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_to_1_2_10_100_1000Hz> synthesized.

Synthesizing Unit <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
    Related source file is "D:\XilinxWork\RealProject\to_1_2_10_100_1000Hz.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_to_1_2_10_100_1000Hz> synthesized.

Synthesizing Unit <INV8_HXILINX_main>.
    Related source file is "D:\XilinxWork\RealProject\main.vf".
    Summary:
	no macro.
Unit <INV8_HXILINX_main> synthesized.

Synthesizing Unit <counter06>.
    Related source file is "D:\XilinxWork\RealProject\counter06.vf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_3" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_4" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <counter06> synthesized.

Synthesizing Unit <FJKC_HXILINX_counter06>.
    Related source file is "D:\XilinxWork\RealProject\counter06.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_counter06> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 39
 3-bit adder                                           : 4
 3-bit subtractor                                      : 7
 4-bit adder                                           : 19
 4-bit subtractor                                      : 3
 5-bit adder                                           : 3
 5-bit subtractor                                      : 3
# Registers                                            : 106
 1-bit register                                        : 72
 3-bit register                                        : 8
 4-bit register                                        : 10
 8-bit register                                        : 16
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 910
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 652
 1-bit 8-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 76
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 135

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_99>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_140> is unconnected in block <XLXI_154>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_154>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <pieceRand_blocks[0]_row_0> in Unit <XLXI_98> is equivalent to the following 2 FFs/Latches, which will be removed : <pieceRand_blocks[2]_row_1> <pieceRand_blocks[3]_row_1> 
INFO:Xst:2261 - The FF/Latch <pieceRand_blocks[0]_col_1> in Unit <XLXI_98> is equivalent to the following 16 FFs/Latches, which will be removed : <pieceRand_blocks[0]_col_2> <pieceRand_blocks[1]_row_1> <pieceRand_blocks[1]_row_2> <pieceRand_blocks[1]_row_3> <pieceRand_blocks[0]_row_1> <pieceRand_blocks[0]_row_2> <pieceRand_blocks[0]_row_3> <pieceRand_blocks[1]_col_1> <pieceRand_blocks[1]_col_2> <pieceRand_blocks[2]_col_0> <pieceRand_blocks[2]_col_2> <pieceRand_blocks[2]_row_2> <pieceRand_blocks[2]_row_3> <pieceRand_blocks[3]_col_2> <pieceRand_blocks[3]_row_2> <pieceRand_blocks[3]_row_3> 
WARNING:Xst:1426 - The value init of the FF/Latch NEW_PIECE_TYPE_INTEGER hinder the constant cleaning in the block XLXI_98.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch pieceRand_blocks[3]_row_0 hinder the constant cleaning in the block XLXI_98.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <pieceRand_blocks[0]_col_1> has a constant value of 0 in block <XLXI_98>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Test>.
The following registers are absorbed into counter <rows_counter>: 1 register on signal <rows_counter>.
Unit <Test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 38
 3-bit adder                                           : 4
 3-bit subtractor                                      : 10
 4-bit adder                                           : 21
 4-bit subtractor                                      : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 260
 Flip-Flops                                            : 260
# Multiplexers                                         : 910
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 652
 1-bit 8-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 76
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 135

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch NEW_PIECE_TYPE_INTEGER hinder the constant cleaning in the block Test.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch pieceRand_blocks[3]_row_0 hinder the constant cleaning in the block Test.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <pieceRand_blocks[3]_col_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[2]_row_3> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[2]_row_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[3]_row_3> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[3]_row_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[1]_row_3> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[1]_row_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[1]_row_1> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[1]_col_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[1]_col_1> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[2]_col_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[2]_col_0> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[0]_row_3> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[0]_row_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[0]_row_1> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[0]_col_2> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pieceRand_blocks[0]_col_1> has a constant value of 0 in block <Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pieceRand_blocks[0]_row_0> in Unit <Test> is equivalent to the following 2 FFs/Latches, which will be removed : <pieceRand_blocks[3]_row_1> <pieceRand_blocks[2]_row_1> 
WARNING:Xst:2973 - All outputs of instance <XLXI_154/XLXI_63> of block <FJKC_HXILINX_to_1_2_10_100_1000Hz> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <XLXI_154/XLXI_140> of block <FJKC_HXILINX_to_1_2_10_100_1000Hz> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <XLXI_99/XLXI_63> of block <FJKC_HXILINX_to_1_2_10_100_1000Hz> are unconnected in block <main>. Underlying logic will be removed.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    STOP in unit <Test>


Optimizing unit <main> ...

Optimizing unit <counter06> ...

Optimizing unit <CD4CE_HXILINX_to_1_2_10_100_1000Hz> ...

Optimizing unit <FJKC_HXILINX_to_1_2_10_100_1000Hz> ...

Optimizing unit <Test> ...

Optimizing unit <FJKC_HXILINX_counter06> ...

Optimizing unit <INV8_HXILINX_main> ...

Optimizing unit <D4_16E_HXILINX_main> ...
WARNING:Xst:1293 - FF/Latch <XLXI_98/NEW_PIECE_TYPE_INTEGER_dummy_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 21.
FlipFlop XLXI_98/falling_piece_blocks[0]_row_0 has been replicated 3 time(s)
FlipFlop XLXI_98/falling_piece_blocks[0]_row_1 has been replicated 3 time(s)
FlipFlop XLXI_98/falling_piece_blocks[0]_row_2 has been replicated 2 time(s)
FlipFlop XLXI_98/falling_piece_blocks[1]_row_0 has been replicated 1 time(s)
FlipFlop XLXI_98/falling_piece_blocks[1]_row_1 has been replicated 1 time(s)
FlipFlop XLXI_98/falling_piece_blocks[2]_row_0 has been replicated 1 time(s)
FlipFlop XLXI_98/falling_piece_blocks[2]_row_1 has been replicated 1 time(s)
FlipFlop XLXI_98/falling_piece_blocks[3]_row_0 has been replicated 1 time(s)
FlipFlop XLXI_98/falling_piece_blocks[3]_row_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 255
 Flip-Flops                                            : 255

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1133
#      AND2                        : 5
#      BUF                         : 34
#      GND                         : 1
#      INV                         : 49
#      LUT2                        : 19
#      LUT3                        : 109
#      LUT4                        : 142
#      LUT5                        : 67
#      LUT6                        : 580
#      MUXF7                       : 84
#      MUXF8                       : 40
#      OR2                         : 2
#      VCC                         : 1
# FlipFlops/Latches                : 256
#      FD                          : 8
#      FDC                         : 8
#      FDCE                        : 58
#      FDE                         : 51
#      FDR                         : 34
#      FDRE                        : 96
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 3
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of  11440     2%  
 Number of Slice LUTs:                  966  out of   5720    16%  
    Number used as Logic:               966  out of   5720    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1000
   Number with an unused Flip Flop:     744  out of   1000    74%  
   Number with an unused LUT:            34  out of   1000     3%  
   Number of fully used LUT-FF pairs:   222  out of   1000    22%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    102    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)       | Load  |
--------------------------------------------------------------+-----------------------------+-------+
XLXI_99/XLXI_54/TC(XLXI_99/XLXI_54/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_67/Q3) | 5     |
XLXI_99/XLXI_52/TC(XLXI_99/XLXI_52/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_54/Q3) | 5     |
XLXI_99/XLXI_38/TC(XLXI_99/XLXI_38/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_52/Q3) | 5     |
XLXI_99/XLXI_36/TC(XLXI_99/XLXI_36/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_38/Q3) | 5     |
XLXI_99/XLXI_33/TC(XLXI_99/XLXI_33/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_36/Q3) | 4     |
XLXI_99/XLXI_31/TC(XLXI_99/XLXI_31/Mmux_TC11:O)               | NONE(*)(XLXI_99/XLXI_33/Q3) | 4     |
CLK                                                           | BUFGP                       | 8     |
XLXI_154/XLXI_54/TC(XLXI_154/XLXI_54/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_67/Q3)| 5     |
XLXI_154/XLXI_52/TC(XLXI_154/XLXI_52/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_54/Q3)| 5     |
XLXI_154/XLXI_38/TC(XLXI_154/XLXI_38/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_52/Q3)| 5     |
XLXI_154/XLXI_36/TC(XLXI_154/XLXI_36/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_38/Q3)| 4     |
XLXI_154/XLXI_33/TC(XLXI_154/XLXI_33/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_36/Q3)| 4     |
XLXI_154/XLXI_31/TC(XLXI_154/XLXI_31/Mmux_TC11:O)             | NONE(*)(XLXI_154/XLXI_33/Q3)| 4     |
XLXI_99/XLXI_139/Q                                            | NONE(XLXI_98/rows_counter_3)| 17    |
XLXI_99/XLXI_67/TC(XLXI_99/XLXI_67/Mmux_TC11:O)               | BUFG(*)(XLXI_98/matrix_12_0)| 172   |
XLXI_99/XLXI_140/Q                                            | NONE(XLXI_148/XLXI_3/Q)     | 3     |
XLXI_98/STOP_G(XLXI_98/matrix[0][0]_matrix[0][7]_OR_51_o<0>:O)| NONE(*)(XLXI_98/STOP)       | 1     |
--------------------------------------------------------------+-----------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.784ns (Maximum Frequency: 128.474MHz)
   Minimum input arrival time before clock: 6.166ns
   Maximum output required time after clock: 12.412ns
   Maximum combinational path delay: 6.132ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_67/Q0 (FF)
  Destination:       XLXI_99/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_54/TC falling
  Destination Clock: XLXI_99/XLXI_54/TC falling

  Data Path: XLXI_99/XLXI_67/Q0 to XLXI_99/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_54/Q0 (FF)
  Destination:       XLXI_99/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_52/TC falling
  Destination Clock: XLXI_99/XLXI_52/TC falling

  Data Path: XLXI_99/XLXI_54/Q0 to XLXI_99/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_52/Q0 (FF)
  Destination:       XLXI_99/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_38/TC falling
  Destination Clock: XLXI_99/XLXI_38/TC falling

  Data Path: XLXI_99/XLXI_52/Q0 to XLXI_99/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_38/Q0 (FF)
  Destination:       XLXI_99/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_36/TC falling
  Destination Clock: XLXI_99/XLXI_36/TC falling

  Data Path: XLXI_99/XLXI_38/Q0 to XLXI_99/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_36/Q0 (FF)
  Destination:       XLXI_99/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_33/TC falling
  Destination Clock: XLXI_99/XLXI_33/TC falling

  Data Path: XLXI_99/XLXI_36/Q0 to XLXI_99/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_33/Q0 (FF)
  Destination:       XLXI_99/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_99/XLXI_31/TC falling
  Destination Clock: XLXI_99/XLXI_31/TC falling

  Data Path: XLXI_99/XLXI_33/Q0 to XLXI_99/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_99/XLXI_31/Q0 (FF)
  Destination:       XLXI_99/XLXI_31/Q0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_99/XLXI_31/Q0 to XLXI_99/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_67/Q0 (FF)
  Destination:       XLXI_154/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_54/TC falling
  Destination Clock: XLXI_154/XLXI_54/TC falling

  Data Path: XLXI_154/XLXI_67/Q0 to XLXI_154/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_54/Q0 (FF)
  Destination:       XLXI_154/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_52/TC falling
  Destination Clock: XLXI_154/XLXI_52/TC falling

  Data Path: XLXI_154/XLXI_54/Q0 to XLXI_154/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_52/Q0 (FF)
  Destination:       XLXI_154/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_38/TC falling
  Destination Clock: XLXI_154/XLXI_38/TC falling

  Data Path: XLXI_154/XLXI_52/Q0 to XLXI_154/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_38/Q0 (FF)
  Destination:       XLXI_154/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_36/TC falling
  Destination Clock: XLXI_154/XLXI_36/TC falling

  Data Path: XLXI_154/XLXI_38/Q0 to XLXI_154/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_36/Q0 (FF)
  Destination:       XLXI_154/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_33/TC falling
  Destination Clock: XLXI_154/XLXI_33/TC falling

  Data Path: XLXI_154/XLXI_36/Q0 to XLXI_154/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_154/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_154/XLXI_33/Q0 (FF)
  Destination:       XLXI_154/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_154/XLXI_31/TC falling
  Destination Clock: XLXI_154/XLXI_31/TC falling

  Data Path: XLXI_154/XLXI_33/Q0 to XLXI_154/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_398_o_MUX_2505_o11_INV_0 (Q3_GND_398_o_MUX_2505_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_139/Q'
  Clock period: 2.894ns (frequency: 345.537MHz)
  Total number of paths / destination ports: 40 / 12
-------------------------------------------------------------------------
Delay:               2.894ns (Levels of Logic = 1)
  Source:            XLXI_98/rows_counter_0 (FF)
  Destination:       XLXI_98/rows_counter_0 (FF)
  Source Clock:      XLXI_99/XLXI_139/Q rising
  Destination Clock: XLXI_99/XLXI_139/Q rising

  Data Path: XLXI_98/rows_counter_0 to XLXI_98/rows_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              52   0.447   1.560  XLXI_98/rows_counter_0 (XLXI_98/rows_counter_0)
     INV:I->O              1   0.206   0.579  XLXI_98/Mcount_rows_counter_xor<0>11_INV_0 (XLXI_98/Result<0>)
     FD:D                      0.102          XLXI_98/rows_counter_0
    ----------------------------------------
    Total                      2.894ns (0.755ns logic, 2.139ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_67/TC'
  Clock period: 7.784ns (frequency: 128.474MHz)
  Total number of paths / destination ports: 182586 / 312
-------------------------------------------------------------------------
Delay:               7.784ns (Levels of Logic = 7)
  Source:            XLXI_98/falling_piece_blocks[2]_row_2 (FF)
  Destination:       XLXI_98/matrix_9_0 (FF)
  Source Clock:      XLXI_99/XLXI_67/TC falling
  Destination Clock: XLXI_99/XLXI_67/TC falling

  Data Path: XLXI_98/falling_piece_blocks[2]_row_2 to XLXI_98/matrix_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.072  XLXI_98/falling_piece_blocks[2]_row_2 (XLXI_98/falling_piece_blocks[2]_row_2)
     LUT3:I2->O           17   0.205   1.027  XLXI_98/Madd_falling_piece_blocks[2]_row[3]_GND_10_o_add_208_OUT_xor<2>11 (XLXI_98/falling_piece_blocks[2]_row[3]_GND_10_o_add_208_OUT<2>)
     MUXF7:S->O            1   0.148   0.000  XLXI_98/Mmux_falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<1>_3_f7 (XLXI_98/Mmux_falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<1>_3_f7)
     MUXF8:I1->O           1   0.152   0.827  XLXI_98/Mmux_falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<1>_2_f8 (XLXI_98/falling_piece_blocks[2]_row[3]_matrix[15][0]_wide_mux_209_OUT<1>)
     LUT6:I2->O            1   0.203   0.000  XLXI_98/Mmux_falling_piece_blocks[2]_col[2]_falling_piece_blocks[2]_row[3]_Mux_210_o_3 (XLXI_98/Mmux_falling_piece_blocks[2]_col[2]_falling_piece_blocks[2]_row[3]_Mux_210_o_3)
     MUXF7:I1->O           7   0.140   1.002  XLXI_98/Mmux_falling_piece_blocks[2]_col[2]_falling_piece_blocks[2]_row[3]_Mux_210_o_2_f7 (XLXI_98/falling_piece_blocks[2]_col[2]_falling_piece_blocks[2]_row[3]_Mux_210_o)
     LUT6:I3->O           17   0.205   1.028  XLXI_98/_n4336 (XLXI_98/_n4336)
     LUT5:I4->O            8   0.205   0.802  XLXI_98/_n4642_inv1 (XLXI_98/_n4642_inv)
     FDRE:CE                   0.322          XLXI_98/matrix_9_7
    ----------------------------------------
    Total                      7.784ns (2.027ns logic, 5.757ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_99/XLXI_140/Q'
  Clock period: 3.923ns (frequency: 254.884MHz)
  Total number of paths / destination ports: 17 / 5
-------------------------------------------------------------------------
Delay:               3.923ns (Levels of Logic = 4)
  Source:            XLXI_148/XLXI_2/Q (FF)
  Destination:       XLXI_148/XLXI_1/Q (FF)
  Source Clock:      XLXI_99/XLXI_140/Q rising
  Destination Clock: XLXI_99/XLXI_140/Q rising

  Data Path: XLXI_148/XLXI_2/Q to XLXI_148/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.773  Q (Q)
     end scope: 'XLXI_148/XLXI_2:Q'
     INV:I->O              1   0.568   0.944  XLXI_148/XLXI_6 (XLXI_148/XLXN_2)
     OR2:I0->O             1   0.203   0.684  XLXI_148/XLXI_4 (XLXI_148/XLXN_13)
     begin scope: 'XLXI_148/XLXI_1:J'
     LUT2:I0->O            1   0.203   0.000  Mmux_Q_Q_MUX_2519_o11 (Q_Q_MUX_2519_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      3.923ns (1.523ns logic, 2.400ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_99/XLXI_67/TC'
  Total number of paths / destination ports: 83 / 53
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 4)
  Source:            YellowSW (PAD)
  Destination:       XLXI_98/falling_piece_blocks[3]_col_2 (FF)
  Destination Clock: XLXI_99/XLXI_67/TC falling

  Data Path: YellowSW to XLXI_98/falling_piece_blocks[3]_col_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  YellowSW_IBUF (YellowSW_IBUF)
     AND2:I1->O           25   0.223   1.297  XLXI_143 (LED3_OBUF)
     LUT2:I0->O            1   0.203   0.944  XLXI_98/_n4139_inv_SW0 (N12)
     LUT6:I0->O            9   0.203   0.829  XLXI_98/_n4139_inv (XLXI_98/_n4139_inv)
     FDE:CE                    0.322          XLXI_98/falling_piece_blocks[1]_col_0
    ----------------------------------------
    Total                      6.166ns (2.173ns logic, 3.993ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_154/XLXI_54/TC'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              7.759ns (Levels of Logic = 5)
  Source:            XLXI_154/XLXI_137/Q (FF)
  Destination:       LED3 (PAD)
  Source Clock:      XLXI_154/XLXI_54/TC falling

  Data Path: XLXI_154/XLXI_137/Q to LED3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     end scope: 'XLXI_154/XLXI_137:Q'
     BUF:I->O              1   0.568   0.579  XLXI_154/XLXI_70 (XLXN_280)
     BUF:I->O              3   0.568   1.015  XLXI_153 (XLXN_240)
     AND2:I0->O           25   0.203   1.192  XLXI_143 (LED3_OBUF)
     OBUF:I->O                 2.571          LED3_OBUF (LED3)
    ----------------------------------------
    Total                      7.759ns (4.357ns logic, 3.402ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_99/XLXI_139/Q'
  Total number of paths / destination ports: 152 / 24
-------------------------------------------------------------------------
Offset:              9.089ns (Levels of Logic = 8)
  Source:            XLXI_98/rows_counter_1 (FF)
  Destination:       _23 (PAD)
  Source Clock:      XLXI_99/XLXI_139/Q rising

  Data Path: XLXI_98/rows_counter_1 to _23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              51   0.447   1.919  XLXI_98/rows_counter_1 (XLXI_98/rows_counter_1)
     LUT6:I0->O            1   0.203   0.000  XLXI_98/Mmux_cols_47 (XLXI_98/Mmux_cols_47)
     MUXF7:I1->O           1   0.140   0.000  XLXI_98/Mmux_cols_3_f7_6 (XLXI_98/Mmux_cols_3_f77)
     MUXF8:I1->O           1   0.152   0.579  XLXI_98/Mmux_cols_2_f8_6 (XLXN_206<7>)
     begin scope: 'XLXI_140:I<0>'
     INV:I->O              1   0.206   0.579  O<0>1_INV_0 (O<0>)
     end scope: 'XLXI_140:O<0>'
     INV:I->O              1   0.568   0.579  XLXI_101 (XLXN_104)
     INV:I->O              1   0.568   0.579  XLXI_77 (&23_OBUF)
     OBUF:I->O                 2.571          &23_OBUF (_23)
    ----------------------------------------
    Total                      9.089ns (4.855ns logic, 4.234ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_99/XLXI_67/TC'
  Total number of paths / destination ports: 3712 / 8
-------------------------------------------------------------------------
Offset:              12.412ns (Levels of Logic = 11)
  Source:            XLXI_98/falling_piece_blocks[1]_row_0 (FF)
  Destination:       _23 (PAD)
  Source Clock:      XLXI_99/XLXI_67/TC falling

  Data Path: XLXI_98/falling_piece_blocks[1]_row_0 to _23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             54   0.447   1.821  XLXI_98/falling_piece_blocks[1]_row_0 (XLXI_98/falling_piece_blocks[1]_row_0)
     LUT4:I0->O            8   0.203   1.147  XLXI_98/falling_piece_blocks[1]_row[3]_Decoder_325_OUT<10><3>1 (XLXI_98/falling_piece_blocks[1]_row[3]_Decoder_325_OUT<10>)
     LUT6:I1->O            1   0.203   0.808  XLXI_98/board_cells[10][7]_filled_SW0 (N154)
     LUT6:I3->O            2   0.205   0.864  XLXI_98/board_cells[10][7]_filled (XLXI_98/board_cells[10][7]_filled)
     LUT6:I2->O            1   0.203   0.000  XLXI_98/Mmux_cols_514 (XLXI_98/Mmux_cols_514)
     MUXF7:I0->O           1   0.131   0.000  XLXI_98/Mmux_cols_3_f7_6 (XLXI_98/Mmux_cols_3_f77)
     MUXF8:I1->O           1   0.152   0.579  XLXI_98/Mmux_cols_2_f8_6 (XLXN_206<7>)
     begin scope: 'XLXI_140:I<0>'
     INV:I->O              1   0.206   0.579  O<0>1_INV_0 (O<0>)
     end scope: 'XLXI_140:O<0>'
     INV:I->O              1   0.568   0.579  XLXI_101 (XLXN_104)
     INV:I->O              1   0.568   0.579  XLXI_77 (&23_OBUF)
     OBUF:I->O                 2.571          &23_OBUF (_23)
    ----------------------------------------
    Total                     12.412ns (5.457ns logic, 6.955ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               6.132ns (Levels of Logic = 3)
  Source:            YellowSW (PAD)
  Destination:       LED3 (PAD)

  Data Path: YellowSW to LED3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  YellowSW_IBUF (YellowSW_IBUF)
     AND2:I1->O           25   0.223   1.192  XLXI_143 (LED3_OBUF)
     OBUF:I->O                 2.571          LED3_OBUF (LED3)
    ----------------------------------------
    Total                      6.132ns (4.016ns logic, 2.116ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_31/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_31/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_33/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_33/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_36/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_36/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_38/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_38/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_52/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_52/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_154/XLXI_54/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_54/TC|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_98/STOP_G
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_67/TC|         |         |    2.504|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_139/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_139/Q|    2.894|         |         |         |
XLXI_99/XLXI_140/Q|    1.322|         |         |         |
XLXI_99/XLXI_67/TC|         |    2.329|         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_140/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_140/Q|    3.923|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_99/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_99/XLXI_67/TC
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_154/XLXI_54/TC|         |         |    7.794|         |
XLXI_98/STOP_G     |         |         |    4.334|         |
XLXI_99/XLXI_139/Q |         |         |    1.507|         |
XLXI_99/XLXI_67/TC |         |         |    7.784|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.78 secs
 
--> 

Total memory usage is 4503808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   50 (   0 filtered)

