#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1419d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1417410 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1418090 .functor NOT 1, L_0x1490820, C4<0>, C4<0>, C4<0>;
L_0x14310d0 .functor XOR 8, L_0x14903b0, L_0x1490570, C4<00000000>, C4<00000000>;
L_0x1468370 .functor XOR 8, L_0x14310d0, L_0x14906b0, C4<00000000>, C4<00000000>;
v0x148df90_0 .net *"_ivl_10", 7 0, L_0x14906b0;  1 drivers
v0x148e090_0 .net *"_ivl_12", 7 0, L_0x1468370;  1 drivers
v0x148e170_0 .net *"_ivl_2", 7 0, L_0x1490310;  1 drivers
v0x148e230_0 .net *"_ivl_4", 7 0, L_0x14903b0;  1 drivers
v0x148e310_0 .net *"_ivl_6", 7 0, L_0x1490570;  1 drivers
v0x148e440_0 .net *"_ivl_8", 7 0, L_0x14310d0;  1 drivers
v0x148e520_0 .net "areset", 0 0, L_0x14184a0;  1 drivers
v0x148e5c0_0 .var "clk", 0 0;
v0x148e660_0 .net "predict_history_dut", 6 0, v0x148d320_0;  1 drivers
v0x148e7b0_0 .net "predict_history_ref", 6 0, L_0x1490180;  1 drivers
v0x148e850_0 .net "predict_pc", 6 0, L_0x148f410;  1 drivers
v0x148e8f0_0 .net "predict_taken_dut", 0 0, v0x148d560_0;  1 drivers
v0x148e990_0 .net "predict_taken_ref", 0 0, L_0x148ffc0;  1 drivers
v0x148ea30_0 .net "predict_valid", 0 0, v0x1489fa0_0;  1 drivers
v0x148ead0_0 .var/2u "stats1", 223 0;
v0x148eb70_0 .var/2u "strobe", 0 0;
v0x148ec30_0 .net "tb_match", 0 0, L_0x1490820;  1 drivers
v0x148ede0_0 .net "tb_mismatch", 0 0, L_0x1418090;  1 drivers
v0x148ee80_0 .net "train_history", 6 0, L_0x148f9c0;  1 drivers
v0x148ef40_0 .net "train_mispredicted", 0 0, L_0x148f860;  1 drivers
v0x148efe0_0 .net "train_pc", 6 0, L_0x148fb50;  1 drivers
v0x148f0a0_0 .net "train_taken", 0 0, L_0x148f640;  1 drivers
v0x148f140_0 .net "train_valid", 0 0, v0x148a920_0;  1 drivers
v0x148f1e0_0 .net "wavedrom_enable", 0 0, v0x148a9f0_0;  1 drivers
v0x148f280_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x148aa90_0;  1 drivers
v0x148f320_0 .net "wavedrom_title", 511 0, v0x148ab70_0;  1 drivers
L_0x1490310 .concat [ 7 1 0 0], L_0x1490180, L_0x148ffc0;
L_0x14903b0 .concat [ 7 1 0 0], L_0x1490180, L_0x148ffc0;
L_0x1490570 .concat [ 7 1 0 0], v0x148d320_0, v0x148d560_0;
L_0x14906b0 .concat [ 7 1 0 0], L_0x1490180, L_0x148ffc0;
L_0x1490820 .cmp/eeq 8, L_0x1490310, L_0x1468370;
S_0x141bdd0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1417410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1467010 .param/l "LNT" 0 3 22, C4<01>;
P_0x1467050 .param/l "LT" 0 3 22, C4<10>;
P_0x1467090 .param/l "SNT" 0 3 22, C4<00>;
P_0x14670d0 .param/l "ST" 0 3 22, C4<11>;
P_0x1467110 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1418980 .functor XOR 7, v0x1488140_0, L_0x148f410, C4<0000000>, C4<0000000>;
L_0x1442400 .functor XOR 7, L_0x148f9c0, L_0x148fb50, C4<0000000>, C4<0000000>;
v0x1455b60_0 .net *"_ivl_11", 0 0, L_0x148fed0;  1 drivers
L_0x7f52d6f0b1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1455e30_0 .net *"_ivl_12", 0 0, L_0x7f52d6f0b1c8;  1 drivers
L_0x7f52d6f0b210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1418100_0 .net *"_ivl_16", 6 0, L_0x7f52d6f0b210;  1 drivers
v0x1418340_0 .net *"_ivl_4", 1 0, L_0x148fce0;  1 drivers
v0x1418510_0 .net *"_ivl_6", 8 0, L_0x148fde0;  1 drivers
L_0x7f52d6f0b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1418a70_0 .net *"_ivl_9", 1 0, L_0x7f52d6f0b180;  1 drivers
v0x1487e20_0 .net "areset", 0 0, L_0x14184a0;  alias, 1 drivers
v0x1487ee0_0 .net "clk", 0 0, v0x148e5c0_0;  1 drivers
v0x1487fa0 .array "pht", 0 127, 1 0;
v0x1488060_0 .net "predict_history", 6 0, L_0x1490180;  alias, 1 drivers
v0x1488140_0 .var "predict_history_r", 6 0;
v0x1488220_0 .net "predict_index", 6 0, L_0x1418980;  1 drivers
v0x1488300_0 .net "predict_pc", 6 0, L_0x148f410;  alias, 1 drivers
v0x14883e0_0 .net "predict_taken", 0 0, L_0x148ffc0;  alias, 1 drivers
v0x14884a0_0 .net "predict_valid", 0 0, v0x1489fa0_0;  alias, 1 drivers
v0x1488560_0 .net "train_history", 6 0, L_0x148f9c0;  alias, 1 drivers
v0x1488640_0 .net "train_index", 6 0, L_0x1442400;  1 drivers
v0x1488720_0 .net "train_mispredicted", 0 0, L_0x148f860;  alias, 1 drivers
v0x14887e0_0 .net "train_pc", 6 0, L_0x148fb50;  alias, 1 drivers
v0x14888c0_0 .net "train_taken", 0 0, L_0x148f640;  alias, 1 drivers
v0x1488980_0 .net "train_valid", 0 0, v0x148a920_0;  alias, 1 drivers
E_0x1427d50 .event posedge, v0x1487e20_0, v0x1487ee0_0;
L_0x148fce0 .array/port v0x1487fa0, L_0x148fde0;
L_0x148fde0 .concat [ 7 2 0 0], L_0x1418980, L_0x7f52d6f0b180;
L_0x148fed0 .part L_0x148fce0, 1, 1;
L_0x148ffc0 .functor MUXZ 1, L_0x7f52d6f0b1c8, L_0x148fed0, v0x1489fa0_0, C4<>;
L_0x1490180 .functor MUXZ 7, L_0x7f52d6f0b210, v0x1488140_0, v0x1489fa0_0, C4<>;
S_0x1441730 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x141bdd0;
 .timescale -12 -12;
v0x1455740_0 .var/i "i", 31 0;
S_0x1488ba0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1417410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1488d50 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x14184a0 .functor BUFZ 1, v0x148a070_0, C4<0>, C4<0>, C4<0>;
L_0x7f52d6f0b0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1489830_0 .net *"_ivl_10", 0 0, L_0x7f52d6f0b0a8;  1 drivers
L_0x7f52d6f0b0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1489910_0 .net *"_ivl_14", 6 0, L_0x7f52d6f0b0f0;  1 drivers
L_0x7f52d6f0b138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x14899f0_0 .net *"_ivl_18", 6 0, L_0x7f52d6f0b138;  1 drivers
L_0x7f52d6f0b018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1489ab0_0 .net *"_ivl_2", 6 0, L_0x7f52d6f0b018;  1 drivers
L_0x7f52d6f0b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1489b90_0 .net *"_ivl_6", 0 0, L_0x7f52d6f0b060;  1 drivers
v0x1489cc0_0 .net "areset", 0 0, L_0x14184a0;  alias, 1 drivers
v0x1489d60_0 .net "clk", 0 0, v0x148e5c0_0;  alias, 1 drivers
v0x1489e30_0 .net "predict_pc", 6 0, L_0x148f410;  alias, 1 drivers
v0x1489f00_0 .var "predict_pc_r", 6 0;
v0x1489fa0_0 .var "predict_valid", 0 0;
v0x148a070_0 .var "reset", 0 0;
v0x148a110_0 .net "tb_match", 0 0, L_0x1490820;  alias, 1 drivers
v0x148a1d0_0 .net "train_history", 6 0, L_0x148f9c0;  alias, 1 drivers
v0x148a2c0_0 .var "train_history_r", 6 0;
v0x148a380_0 .net "train_mispredicted", 0 0, L_0x148f860;  alias, 1 drivers
v0x148a450_0 .var "train_mispredicted_r", 0 0;
v0x148a4f0_0 .net "train_pc", 6 0, L_0x148fb50;  alias, 1 drivers
v0x148a6f0_0 .var "train_pc_r", 6 0;
v0x148a7b0_0 .net "train_taken", 0 0, L_0x148f640;  alias, 1 drivers
v0x148a880_0 .var "train_taken_r", 0 0;
v0x148a920_0 .var "train_valid", 0 0;
v0x148a9f0_0 .var "wavedrom_enable", 0 0;
v0x148aa90_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x148ab70_0 .var "wavedrom_title", 511 0;
E_0x14271f0/0 .event negedge, v0x1487ee0_0;
E_0x14271f0/1 .event posedge, v0x1487ee0_0;
E_0x14271f0 .event/or E_0x14271f0/0, E_0x14271f0/1;
L_0x148f410 .functor MUXZ 7, L_0x7f52d6f0b018, v0x1489f00_0, v0x1489fa0_0, C4<>;
L_0x148f640 .functor MUXZ 1, L_0x7f52d6f0b060, v0x148a880_0, v0x148a920_0, C4<>;
L_0x148f860 .functor MUXZ 1, L_0x7f52d6f0b0a8, v0x148a450_0, v0x148a920_0, C4<>;
L_0x148f9c0 .functor MUXZ 7, L_0x7f52d6f0b0f0, v0x148a2c0_0, v0x148a920_0, C4<>;
L_0x148fb50 .functor MUXZ 7, L_0x7f52d6f0b138, v0x148a6f0_0, v0x148a920_0, C4<>;
S_0x1488e10 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1488ba0;
 .timescale -12 -12;
v0x1489070_0 .var/2u "arfail", 0 0;
v0x1489150_0 .var "async", 0 0;
v0x1489210_0 .var/2u "datafail", 0 0;
v0x14892b0_0 .var/2u "srfail", 0 0;
E_0x1426fa0 .event posedge, v0x1487ee0_0;
E_0x14099f0 .event negedge, v0x1487ee0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1426fa0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1426fa0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x14099f0;
    %load/vec4 v0x148a110_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1489210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %wait E_0x1426fa0;
    %load/vec4 v0x148a110_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1489070_0, 0, 1;
    %wait E_0x1426fa0;
    %load/vec4 v0x148a110_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14892b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %load/vec4 v0x14892b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1489070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1489150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1489210_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1489150_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1489370 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1488ba0;
 .timescale -12 -12;
v0x1489570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1489650 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1488ba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x148adf0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1417410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x14674d0 .param/l "HISTORY_SIZE" 1 4 18, +C4<00000000000000000000000000000111>;
P_0x1467510 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x148bfa0_0 .net "areset", 0 0, L_0x14184a0;  alias, 1 drivers
v0x148c0b0_0 .net "clk", 0 0, v0x148e5c0_0;  alias, 1 drivers
v0x148c1c0_0 .var "global_history", 6 0;
v0x148c260 .array "pht", 0 127, 1 0;
v0x148d320_0 .var "predict_history", 6 0;
v0x148d450_0 .net "predict_pc", 6 0, L_0x148f410;  alias, 1 drivers
v0x148d560_0 .var "predict_taken", 0 0;
v0x148d620_0 .net "predict_valid", 0 0, v0x1489fa0_0;  alias, 1 drivers
v0x148d710_0 .net "train_history", 6 0, L_0x148f9c0;  alias, 1 drivers
v0x148d7d0_0 .net "train_mispredicted", 0 0, L_0x148f860;  alias, 1 drivers
v0x148d8c0_0 .net "train_pc", 6 0, L_0x148fb50;  alias, 1 drivers
v0x148d9d0_0 .net "train_taken", 0 0, L_0x148f640;  alias, 1 drivers
v0x148dac0_0 .net "train_valid", 0 0, v0x148a920_0;  alias, 1 drivers
v0x148c260_0 .array/port v0x148c260, 0;
v0x148c260_1 .array/port v0x148c260, 1;
E_0x146d560/0 .event anyedge, v0x14884a0_0, v0x148bbd0_0, v0x148c260_0, v0x148c260_1;
v0x148c260_2 .array/port v0x148c260, 2;
v0x148c260_3 .array/port v0x148c260, 3;
v0x148c260_4 .array/port v0x148c260, 4;
v0x148c260_5 .array/port v0x148c260, 5;
E_0x146d560/1 .event anyedge, v0x148c260_2, v0x148c260_3, v0x148c260_4, v0x148c260_5;
v0x148c260_6 .array/port v0x148c260, 6;
v0x148c260_7 .array/port v0x148c260, 7;
v0x148c260_8 .array/port v0x148c260, 8;
v0x148c260_9 .array/port v0x148c260, 9;
E_0x146d560/2 .event anyedge, v0x148c260_6, v0x148c260_7, v0x148c260_8, v0x148c260_9;
v0x148c260_10 .array/port v0x148c260, 10;
v0x148c260_11 .array/port v0x148c260, 11;
v0x148c260_12 .array/port v0x148c260, 12;
v0x148c260_13 .array/port v0x148c260, 13;
E_0x146d560/3 .event anyedge, v0x148c260_10, v0x148c260_11, v0x148c260_12, v0x148c260_13;
v0x148c260_14 .array/port v0x148c260, 14;
v0x148c260_15 .array/port v0x148c260, 15;
v0x148c260_16 .array/port v0x148c260, 16;
v0x148c260_17 .array/port v0x148c260, 17;
E_0x146d560/4 .event anyedge, v0x148c260_14, v0x148c260_15, v0x148c260_16, v0x148c260_17;
v0x148c260_18 .array/port v0x148c260, 18;
v0x148c260_19 .array/port v0x148c260, 19;
v0x148c260_20 .array/port v0x148c260, 20;
v0x148c260_21 .array/port v0x148c260, 21;
E_0x146d560/5 .event anyedge, v0x148c260_18, v0x148c260_19, v0x148c260_20, v0x148c260_21;
v0x148c260_22 .array/port v0x148c260, 22;
v0x148c260_23 .array/port v0x148c260, 23;
v0x148c260_24 .array/port v0x148c260, 24;
v0x148c260_25 .array/port v0x148c260, 25;
E_0x146d560/6 .event anyedge, v0x148c260_22, v0x148c260_23, v0x148c260_24, v0x148c260_25;
v0x148c260_26 .array/port v0x148c260, 26;
v0x148c260_27 .array/port v0x148c260, 27;
v0x148c260_28 .array/port v0x148c260, 28;
v0x148c260_29 .array/port v0x148c260, 29;
E_0x146d560/7 .event anyedge, v0x148c260_26, v0x148c260_27, v0x148c260_28, v0x148c260_29;
v0x148c260_30 .array/port v0x148c260, 30;
v0x148c260_31 .array/port v0x148c260, 31;
v0x148c260_32 .array/port v0x148c260, 32;
v0x148c260_33 .array/port v0x148c260, 33;
E_0x146d560/8 .event anyedge, v0x148c260_30, v0x148c260_31, v0x148c260_32, v0x148c260_33;
v0x148c260_34 .array/port v0x148c260, 34;
v0x148c260_35 .array/port v0x148c260, 35;
v0x148c260_36 .array/port v0x148c260, 36;
v0x148c260_37 .array/port v0x148c260, 37;
E_0x146d560/9 .event anyedge, v0x148c260_34, v0x148c260_35, v0x148c260_36, v0x148c260_37;
v0x148c260_38 .array/port v0x148c260, 38;
v0x148c260_39 .array/port v0x148c260, 39;
v0x148c260_40 .array/port v0x148c260, 40;
v0x148c260_41 .array/port v0x148c260, 41;
E_0x146d560/10 .event anyedge, v0x148c260_38, v0x148c260_39, v0x148c260_40, v0x148c260_41;
v0x148c260_42 .array/port v0x148c260, 42;
v0x148c260_43 .array/port v0x148c260, 43;
v0x148c260_44 .array/port v0x148c260, 44;
v0x148c260_45 .array/port v0x148c260, 45;
E_0x146d560/11 .event anyedge, v0x148c260_42, v0x148c260_43, v0x148c260_44, v0x148c260_45;
v0x148c260_46 .array/port v0x148c260, 46;
v0x148c260_47 .array/port v0x148c260, 47;
v0x148c260_48 .array/port v0x148c260, 48;
v0x148c260_49 .array/port v0x148c260, 49;
E_0x146d560/12 .event anyedge, v0x148c260_46, v0x148c260_47, v0x148c260_48, v0x148c260_49;
v0x148c260_50 .array/port v0x148c260, 50;
v0x148c260_51 .array/port v0x148c260, 51;
v0x148c260_52 .array/port v0x148c260, 52;
v0x148c260_53 .array/port v0x148c260, 53;
E_0x146d560/13 .event anyedge, v0x148c260_50, v0x148c260_51, v0x148c260_52, v0x148c260_53;
v0x148c260_54 .array/port v0x148c260, 54;
v0x148c260_55 .array/port v0x148c260, 55;
v0x148c260_56 .array/port v0x148c260, 56;
v0x148c260_57 .array/port v0x148c260, 57;
E_0x146d560/14 .event anyedge, v0x148c260_54, v0x148c260_55, v0x148c260_56, v0x148c260_57;
v0x148c260_58 .array/port v0x148c260, 58;
v0x148c260_59 .array/port v0x148c260, 59;
v0x148c260_60 .array/port v0x148c260, 60;
v0x148c260_61 .array/port v0x148c260, 61;
E_0x146d560/15 .event anyedge, v0x148c260_58, v0x148c260_59, v0x148c260_60, v0x148c260_61;
v0x148c260_62 .array/port v0x148c260, 62;
v0x148c260_63 .array/port v0x148c260, 63;
v0x148c260_64 .array/port v0x148c260, 64;
v0x148c260_65 .array/port v0x148c260, 65;
E_0x146d560/16 .event anyedge, v0x148c260_62, v0x148c260_63, v0x148c260_64, v0x148c260_65;
v0x148c260_66 .array/port v0x148c260, 66;
v0x148c260_67 .array/port v0x148c260, 67;
v0x148c260_68 .array/port v0x148c260, 68;
v0x148c260_69 .array/port v0x148c260, 69;
E_0x146d560/17 .event anyedge, v0x148c260_66, v0x148c260_67, v0x148c260_68, v0x148c260_69;
v0x148c260_70 .array/port v0x148c260, 70;
v0x148c260_71 .array/port v0x148c260, 71;
v0x148c260_72 .array/port v0x148c260, 72;
v0x148c260_73 .array/port v0x148c260, 73;
E_0x146d560/18 .event anyedge, v0x148c260_70, v0x148c260_71, v0x148c260_72, v0x148c260_73;
v0x148c260_74 .array/port v0x148c260, 74;
v0x148c260_75 .array/port v0x148c260, 75;
v0x148c260_76 .array/port v0x148c260, 76;
v0x148c260_77 .array/port v0x148c260, 77;
E_0x146d560/19 .event anyedge, v0x148c260_74, v0x148c260_75, v0x148c260_76, v0x148c260_77;
v0x148c260_78 .array/port v0x148c260, 78;
v0x148c260_79 .array/port v0x148c260, 79;
v0x148c260_80 .array/port v0x148c260, 80;
v0x148c260_81 .array/port v0x148c260, 81;
E_0x146d560/20 .event anyedge, v0x148c260_78, v0x148c260_79, v0x148c260_80, v0x148c260_81;
v0x148c260_82 .array/port v0x148c260, 82;
v0x148c260_83 .array/port v0x148c260, 83;
v0x148c260_84 .array/port v0x148c260, 84;
v0x148c260_85 .array/port v0x148c260, 85;
E_0x146d560/21 .event anyedge, v0x148c260_82, v0x148c260_83, v0x148c260_84, v0x148c260_85;
v0x148c260_86 .array/port v0x148c260, 86;
v0x148c260_87 .array/port v0x148c260, 87;
v0x148c260_88 .array/port v0x148c260, 88;
v0x148c260_89 .array/port v0x148c260, 89;
E_0x146d560/22 .event anyedge, v0x148c260_86, v0x148c260_87, v0x148c260_88, v0x148c260_89;
v0x148c260_90 .array/port v0x148c260, 90;
v0x148c260_91 .array/port v0x148c260, 91;
v0x148c260_92 .array/port v0x148c260, 92;
v0x148c260_93 .array/port v0x148c260, 93;
E_0x146d560/23 .event anyedge, v0x148c260_90, v0x148c260_91, v0x148c260_92, v0x148c260_93;
v0x148c260_94 .array/port v0x148c260, 94;
v0x148c260_95 .array/port v0x148c260, 95;
v0x148c260_96 .array/port v0x148c260, 96;
v0x148c260_97 .array/port v0x148c260, 97;
E_0x146d560/24 .event anyedge, v0x148c260_94, v0x148c260_95, v0x148c260_96, v0x148c260_97;
v0x148c260_98 .array/port v0x148c260, 98;
v0x148c260_99 .array/port v0x148c260, 99;
v0x148c260_100 .array/port v0x148c260, 100;
v0x148c260_101 .array/port v0x148c260, 101;
E_0x146d560/25 .event anyedge, v0x148c260_98, v0x148c260_99, v0x148c260_100, v0x148c260_101;
v0x148c260_102 .array/port v0x148c260, 102;
v0x148c260_103 .array/port v0x148c260, 103;
v0x148c260_104 .array/port v0x148c260, 104;
v0x148c260_105 .array/port v0x148c260, 105;
E_0x146d560/26 .event anyedge, v0x148c260_102, v0x148c260_103, v0x148c260_104, v0x148c260_105;
v0x148c260_106 .array/port v0x148c260, 106;
v0x148c260_107 .array/port v0x148c260, 107;
v0x148c260_108 .array/port v0x148c260, 108;
v0x148c260_109 .array/port v0x148c260, 109;
E_0x146d560/27 .event anyedge, v0x148c260_106, v0x148c260_107, v0x148c260_108, v0x148c260_109;
v0x148c260_110 .array/port v0x148c260, 110;
v0x148c260_111 .array/port v0x148c260, 111;
v0x148c260_112 .array/port v0x148c260, 112;
v0x148c260_113 .array/port v0x148c260, 113;
E_0x146d560/28 .event anyedge, v0x148c260_110, v0x148c260_111, v0x148c260_112, v0x148c260_113;
v0x148c260_114 .array/port v0x148c260, 114;
v0x148c260_115 .array/port v0x148c260, 115;
v0x148c260_116 .array/port v0x148c260, 116;
v0x148c260_117 .array/port v0x148c260, 117;
E_0x146d560/29 .event anyedge, v0x148c260_114, v0x148c260_115, v0x148c260_116, v0x148c260_117;
v0x148c260_118 .array/port v0x148c260, 118;
v0x148c260_119 .array/port v0x148c260, 119;
v0x148c260_120 .array/port v0x148c260, 120;
v0x148c260_121 .array/port v0x148c260, 121;
E_0x146d560/30 .event anyedge, v0x148c260_118, v0x148c260_119, v0x148c260_120, v0x148c260_121;
v0x148c260_122 .array/port v0x148c260, 122;
v0x148c260_123 .array/port v0x148c260, 123;
v0x148c260_124 .array/port v0x148c260, 124;
v0x148c260_125 .array/port v0x148c260, 125;
E_0x146d560/31 .event anyedge, v0x148c260_122, v0x148c260_123, v0x148c260_124, v0x148c260_125;
v0x148c260_126 .array/port v0x148c260, 126;
v0x148c260_127 .array/port v0x148c260, 127;
E_0x146d560/32 .event anyedge, v0x148c260_126, v0x148c260_127, v0x148c1c0_0;
E_0x146d560 .event/or E_0x146d560/0, E_0x146d560/1, E_0x146d560/2, E_0x146d560/3, E_0x146d560/4, E_0x146d560/5, E_0x146d560/6, E_0x146d560/7, E_0x146d560/8, E_0x146d560/9, E_0x146d560/10, E_0x146d560/11, E_0x146d560/12, E_0x146d560/13, E_0x146d560/14, E_0x146d560/15, E_0x146d560/16, E_0x146d560/17, E_0x146d560/18, E_0x146d560/19, E_0x146d560/20, E_0x146d560/21, E_0x146d560/22, E_0x146d560/23, E_0x146d560/24, E_0x146d560/25, E_0x146d560/26, E_0x146d560/27, E_0x146d560/28, E_0x146d560/29, E_0x146d560/30, E_0x146d560/31, E_0x146d560/32;
S_0x148b6d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 42, 4 42 0, S_0x148adf0;
 .timescale 0 0;
v0x148b8d0_0 .var/i "i", 31 0;
S_0x148b9d0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 25, 4 25 0, S_0x148adf0;
 .timescale 0 0;
v0x148bbd0_0 .var/i "pht_index", 31 0;
S_0x148bcb0 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 46, 4 46 0, S_0x148adf0;
 .timescale 0 0;
v0x148bec0_0 .var/i "pht_index", 31 0;
S_0x148dd70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1417410;
 .timescale -12 -12;
E_0x146d850 .event anyedge, v0x148eb70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x148eb70_0;
    %nor/r;
    %assign/vec4 v0x148eb70_0, 0;
    %wait E_0x146d850;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1488ba0;
T_4 ;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1489fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a450_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x148a6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1489fa0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1489f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1489150_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1488e10;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1489650;
    %join;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1489fa0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1489f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1489fa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x148a6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a450_0, 0;
    %wait E_0x14099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1426fa0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1426fa0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1489650;
    %join;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1489f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1489fa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x148a6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a450_0, 0;
    %wait E_0x14099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a070_0, 0;
    %wait E_0x1426fa0;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1426fa0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %wait E_0x1426fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x148a920_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1426fa0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1489650;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14271f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x148a920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x148a880_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x148a6f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1489f00_0, 0;
    %assign/vec4 v0x1489fa0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x148a2c0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x148a450_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x141bdd0;
T_5 ;
    %wait E_0x1427d50;
    %load/vec4 v0x1487e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1441730;
    %jmp t_0;
    .scope S_0x1441730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1455740_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1455740_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1455740_0;
    %store/vec4a v0x1487fa0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1455740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1455740_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x141bdd0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1488140_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14884a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1488140_0;
    %load/vec4 v0x14883e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1488140_0, 0;
T_5.5 ;
    %load/vec4 v0x1488980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1487fa0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x14888c0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1487fa0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1487fa0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1487fa0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x14888c0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1487fa0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1488640_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1487fa0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1488720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1488560_0;
    %load/vec4 v0x14888c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1488140_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x148b9d0;
T_6 ;
    %load/vec4 v0x148d450_0;
    %pad/u 32;
    %load/vec4 v0x148c1c0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x148bbd0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x148adf0;
T_7 ;
    %wait E_0x146d560;
    %load/vec4 v0x148d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x148b9d0;
    %jmp t_2;
    .scope S_0x148b9d0;
t_3 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x148bbd0_0;
    %load/vec4a v0x148c260, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x148d560_0, 0, 1;
    %load/vec4 v0x148c1c0_0;
    %store/vec4 v0x148d320_0, 0, 7;
    %end;
    .scope S_0x148adf0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148d560_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x148d320_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x148bcb0;
T_8 ;
    %load/vec4 v0x148d8c0_0;
    %pad/u 32;
    %load/vec4 v0x148d710_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x148bec0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x148adf0;
T_9 ;
    %wait E_0x1427d50;
    %load/vec4 v0x148bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x148c1c0_0, 0;
    %fork t_5, S_0x148b6d0;
    %jmp t_4;
    .scope S_0x148b6d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148b8d0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x148b8d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x148b8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148c260, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x148b8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x148b8d0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x148adf0;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x148dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_7, S_0x148bcb0;
    %jmp t_6;
    .scope S_0x148bcb0;
t_7 ;
    %load/vec4 v0x148d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %ix/getv/s 4, v0x148bec0_0;
    %load/vec4a v0x148c260, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %ix/getv/s 4, v0x148bec0_0;
    %load/vec4a v0x148c260, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %ix/getv/s 3, v0x148bec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148c260, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %ix/getv/s 4, v0x148bec0_0;
    %load/vec4a v0x148c260, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %ix/getv/s 4, v0x148bec0_0;
    %load/vec4a v0x148c260, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %ix/getv/s 3, v0x148bec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148c260, 0, 4;
T_9.8 ;
    %load/vec4 v0x148d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0x148d710_0;
    %assign/vec4 v0x148c1c0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x148c1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x148d9d0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x148c1c0_0, 0;
T_9.14 ;
    %end;
    .scope S_0x148adf0;
t_6 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1417410;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148eb70_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1417410;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x148e5c0_0;
    %inv;
    %store/vec4 v0x148e5c0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1417410;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1489d60_0, v0x148ede0_0, v0x148e5c0_0, v0x148e520_0, v0x148ea30_0, v0x148e850_0, v0x148f140_0, v0x148f0a0_0, v0x148ef40_0, v0x148ee80_0, v0x148efe0_0, v0x148e990_0, v0x148e8f0_0, v0x148e7b0_0, v0x148e660_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1417410;
T_13 ;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1417410;
T_14 ;
    %wait E_0x14271f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148ead0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
    %load/vec4 v0x148ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148ead0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x148e990_0;
    %load/vec4 v0x148e990_0;
    %load/vec4 v0x148e8f0_0;
    %xor;
    %load/vec4 v0x148e990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x148e7b0_0;
    %load/vec4 v0x148e7b0_0;
    %load/vec4 v0x148e660_0;
    %xor;
    %load/vec4 v0x148e7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x148ead0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148ead0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/gshare/iter0/response3/top_module.sv";
