#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 14 14:44:00 2016
# Process ID: 1360
# Current directory: C:/snickerdoodle_black_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5744 C:\snickerdoodle_black_GPIO\snickerdoodle_black_GPIO.xpr
# Log file: C:/snickerdoodle_black_GPIO/vivado.log
# Journal file: C:/snickerdoodle_black_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'snickerdoodle_black_GPIO.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_block_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_block_design_rst_processing_system7_0_50M_0
base_block_design_axi_gpio_0_0
base_block_design_xbar_0
base_block_design_axi_gpio_1_0
base_block_design_axi_gpio_2_0
base_block_design_auto_pc_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 780.055 ; gain = 119.980
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <base_block_design> from BD file <C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 827.902 ; gain = 18.082
export_ip_user_files -of_objects [get_ips  {base_block_design_axi_gpio_1_0 base_block_design_processing_system7_0_axi_periph_0 base_block_design_axi_gpio_2_0 base_block_design_axi_gpio_0_0 base_block_design_rst_processing_system7_0_50M_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {base_block_design_axi_gpio_1_0 base_block_design_processing_system7_0_axi_periph_0 base_block_design_axi_gpio_2_0 base_block_design_axi_gpio_0_0 base_block_design_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
Upgrading 'C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd'
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_gpio_0_0 (AXI GPIO 2.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_gpio_1_0 (AXI GPIO 2.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_gpio_2_0 (AXI GPIO 2.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded base_block_design_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 8 to revision 9
Wrote  : <C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/snickerdoodle_black_GPIO/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 884.637 ; gain = 36.438
generate_target all [get_files  C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd]
Verilog Output written to : C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design.v
Verilog Output written to : C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v
Wrote  : <C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] base_block_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design.hwh
Generated Block Design Tcl file C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design_bd.tcl
Generated Hardware Definition File C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1020.387 ; gain = 123.340
export_ip_user_files -of_objects [get_files C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd] -directory C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.ip_user_files/sim_scripts -ip_user_files_dir C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.ip_user_files -ipstatic_source_dir C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.ip_user_files/ipstatic -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {866.666666}] [get_bd_cells processing_system7_0]
endgroup
reset_run synth_1
save_bd_design
Wrote  : <C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
launch_runs impl_1
Verilog Output written to : C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design.v
Verilog Output written to : C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v
Wrote  : <C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] base_block_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design.hwh
Generated Block Design Tcl file C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design_bd.tcl
Generated Hardware Definition File C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/hdl/base_block_design.hwdef
[Sat May 14 14:57:01 2016] Launched synth_1...
Run output will be captured here: C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.runs/synth_1/runme.log
[Sat May 14 14:57:01 2016] Launched impl_1...
Run output will be captured here: C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1077.207 ; gain = 19.992
launch_runs impl_1 -to_step write_bitstream
[Sat May 14 15:01:11 2016] Launched impl_1...
Run output will be captured here: C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/snickerdoodle_black_GPIO/.Xil/Vivado-1360-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_GPIO/.Xil/Vivado-1360-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper_early.xdc]
Parsing XDC File [C:/snickerdoodle_black_GPIO/.Xil/Vivado-1360-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_GPIO/.Xil/Vivado-1360-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1288.664 ; gain = 1.684
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1288.664 ; gain = 1.684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 125 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.344 ; gain = 311.137
file copy -force C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.runs/impl_1/base_block_design_wrapper.sysdef C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.sdk/base_block_design_wrapper.hdf

launch_sdk -workspace C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.sdk -hwspec C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.sdk/base_block_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.sdk -hwspec C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.sdk/base_block_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/snickerdoodle_black_GPIO/snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/base_block_design.bd}
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 14 15:11:05 2016...
