
*** Running vivado
    with args -log design_1_interruptControllerS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_interruptControllerS_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_interruptControllerS_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_interruptControllerS_0_0
Command: synth_design -top design_1_interruptControllerS_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22115
INFO: [Synth 8-11241] undeclared symbol 'r_ea', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:58]
INFO: [Synth 8-11241] undeclared symbol 'r_en1', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:59]
INFO: [Synth 8-11241] undeclared symbol 'r_en2', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:60]
INFO: [Synth 8-11241] undeclared symbol 'r_en3', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:61]
WARNING: [Synth 8-8895] 'r_ea' is already implicitly declared on line 58 [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:64]
WARNING: [Synth 8-8895] 'r_en1' is already implicitly declared on line 59 [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:64]
WARNING: [Synth 8-8895] 'r_en2' is already implicitly declared on line 60 [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:64]
WARNING: [Synth 8-8895] 'r_en3' is already implicitly declared on line 61 [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.902 ; gain = 378.801 ; free physical = 192 ; free virtual = 6328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_interruptControllerS_0_0' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_interruptControllerS_0_0/synth/design_1_interruptControllerS_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'interruptController_wrapper' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'interruptController' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController.v:22]
INFO: [Synth 8-6155] done synthesizing module 'interruptController' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController.v:22]
INFO: [Synth 8-6155] done synthesizing module 'interruptController_wrapper' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController_wrapper.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_interruptControllerS_0_0' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_interruptControllerS_0_0/synth/design_1_interruptControllerS_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-7129] Port i_WData[31] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[7] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[6] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[5] in module interruptController_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[4] in module interruptController_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.840 ; gain = 448.738 ; free physical = 202 ; free virtual = 6242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.684 ; gain = 463.582 ; free physical = 198 ; free virtual = 6238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.684 ; gain = 463.582 ; free physical = 198 ; free virtual = 6238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.684 ; gain = 0.000 ; free physical = 197 ; free virtual = 6237
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 6142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.434 ; gain = 0.000 ; free physical = 183 ; free virtual = 6141
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 176 ; free virtual = 5941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 176 ; free virtual = 5941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 176 ; free virtual = 5941
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pending_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'int_sources_prev_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/f98f/src/interruptController.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 175 ; free virtual = 5941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_WData[31] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[7] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[6] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[5] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[4] in module design_1_interruptControllerS_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 262 ; free virtual = 5925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 256 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 256 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 256 ; free virtual = 5920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     5|
|4     |LUT4 |    17|
|5     |LUT5 |    10|
|6     |LUT6 |    15|
|7     |FDRE |    17|
|8     |LDC  |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 237 ; free virtual = 5915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.434 ; gain = 463.582 ; free physical = 236 ; free virtual = 5914
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.434 ; gain = 616.332 ; free physical = 236 ; free virtual = 5914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.434 ; gain = 0.000 ; free physical = 517 ; free virtual = 6196
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.434 ; gain = 0.000 ; free physical = 516 ; free virtual = 6194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 4 instances
  LDC => LDCE (inverted pins: G): 4 instances

Synth Design complete | Checksum: ac7db27b
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.434 ; gain = 923.699 ; free physical = 516 ; free virtual = 6194
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1694.847; main = 1374.121; forked = 337.521
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3213.531; main = 2267.438; forked = 978.109
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_interruptControllerS_0_0_synth_1/design_1_interruptControllerS_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_interruptControllerS_0_0, cache-ID = 6a1a845861f59e2c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_interruptControllerS_0_0_synth_1/design_1_interruptControllerS_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_interruptControllerS_0_0_utilization_synth.rpt -pb design_1_interruptControllerS_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 12:52:55 2024...
