WARNING | 2018-04-08 20:46:31,629 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:46:31,804 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:46:31,970 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/btrw_r16_r16/btrw_r16_r16.o
IRSB {
   t0:Ity_I16 t1:Ity_I64 t2:Ity_I64 t3:Ity_I64 t4:Ity_I16 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I8 t10:Ity_I8 t11:Ity_I8 t12:Ity_I8 t13:Ity_I8 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64 t17:Ity_I16 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:I16(cx)
   02 | t1 = 16Sto64(t0)
   03 | t2 = GET:I64(rsp)
   04 | t3 = Sub64(t2,0x0000000000000120)
   05 | PUT(rsp) = t3
   06 | t4 = GET:I16(bx)
   07 | STle(t3) = t4
   08 | t5 = And64(t1,0x000000000000000f)
   09 | t6 = Sar64(t5,0x03)
   10 | t7 = Add64(t3,t6)
   11 | t8 = And64(t5,0x0000000000000007)
   12 | t9 = 64to8(t8)
   13 | t10 = Shl8(0x01,t9)
   14 | t11 = LDle:I8(t7)
   15 | t12 = Not8(t10)
   16 | t13 = And8(t11,t12)
   17 | STle(t7) = t13
   18 | PUT(cc_op) = 0x0000000000000000
   19 | PUT(cc_dep2) = 0x0000000000000000
   20 | t14 = 8Uto64(t11)
   21 | t15 = Shr64(t14,t9)
   22 | t16 = And64(t15,0x0000000000000001)
   23 | PUT(cc_dep1) = t16
   24 | PUT(cc_ndep) = 0x0000000000000000
   25 | t17 = LDle:I16(t3)
   26 | PUT(bx) = t17
   27 | t18 = Add64(t3,0x0000000000000120)
   28 | PUT(rsp) = t18
   29 | PUT(pc) = 0x0000000000400004
   30 | ------ IMark(0x400004, 1, 0) ------
   31 | t19 = LDle:I64(t18)
   32 | t20 = Add64(t18,0x0000000000000008)
   33 | PUT(rsp) = t20
   34 | t21 = Sub64(t20,0x0000000000000080)
   35 | ====== AbiHint(0xt21, 128, t19) ======
   NEXT: PUT(rip) = t19; Ijk_Ret
}
