$date
	Tue Oct  1 11:48:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ifc_test $end
$var wire 1 ! RST_N $end
$var wire 1 " a_data $end
$var wire 1 # a_en $end
$var wire 1 $ b_data $end
$var wire 1 % b_en $end
$var wire 1 & y_en $end
$var wire 1 ' y_rdy $end
$var wire 1 ( y_data $end
$var wire 1 ) b_rdy $end
$var wire 1 * a_rdy $end
$var reg 1 + CLK $end
$scope module dut $end
$var wire 1 + CLK $end
$var wire 1 ! RST_N $end
$var wire 1 " a_data $end
$var wire 1 # a_en $end
$var wire 1 , \a_ff$CLR $end
$var wire 1 - \a_ff$DEQ $end
$var wire 1 . \a_ff$D_IN $end
$var wire 1 / \a_ff$ENQ $end
$var wire 1 * a_rdy $end
$var wire 1 $ b_data $end
$var wire 1 % b_en $end
$var wire 1 0 \b_ff$CLR $end
$var wire 1 1 \b_ff$DEQ $end
$var wire 1 2 \b_ff$D_IN $end
$var wire 1 3 \b_ff$ENQ $end
$var wire 1 ) b_rdy $end
$var wire 1 ( y_data $end
$var wire 1 & y_en $end
$var wire 1 4 \y_ff$CLR $end
$var wire 1 5 \y_ff$DEQ $end
$var wire 1 6 \y_ff$D_IN $end
$var wire 1 7 \y_ff$ENQ $end
$var wire 1 ' y_rdy $end
$var wire 1 8 \y_ff$FULL_N $end
$var wire 1 9 \y_ff$EMPTY_N $end
$var wire 1 : \y_ff$D_OUT $end
$var wire 1 ; \b_ff$FULL_N $end
$var wire 1 < \b_ff$EMPTY_N $end
$var wire 1 = \b_ff$D_OUT $end
$var wire 1 > \a_ff$FULL_N $end
$var wire 1 ? \a_ff$EMPTY_N $end
$var wire 1 @ \a_ff$D_OUT $end
$scope module a_ff $end
$var wire 1 + CLK $end
$var wire 1 , CLR $end
$var wire 1 - DEQ $end
$var wire 1 . D_IN $end
$var wire 1 ? EMPTY_N $end
$var wire 1 / ENQ $end
$var wire 1 > FULL_N $end
$var wire 1 ! RST $end
$var wire 1 A d0d1 $end
$var wire 1 B d0di $end
$var wire 1 C d0h $end
$var wire 1 D d1di $end
$var wire 1 @ D_OUT $end
$var reg 1 @ data0_reg $end
$var reg 1 E data1_reg $end
$var reg 1 F empty_reg $end
$var reg 1 G full_reg $end
$scope begin error_checks $end
$var reg 1 H deqerror $end
$var reg 1 I enqerror $end
$upscope $end
$upscope $end
$scope module b_ff $end
$var wire 1 + CLK $end
$var wire 1 0 CLR $end
$var wire 1 1 DEQ $end
$var wire 1 2 D_IN $end
$var wire 1 < EMPTY_N $end
$var wire 1 3 ENQ $end
$var wire 1 ! RST $end
$var wire 1 ; FULL_N $end
$var reg 1 = D_OUT $end
$var reg 1 J empty_reg $end
$scope begin error_checks $end
$var reg 1 K deqerror $end
$var reg 1 L enqerror $end
$upscope $end
$upscope $end
$scope module y_ff $end
$var wire 1 + CLK $end
$var wire 1 4 CLR $end
$var wire 1 5 DEQ $end
$var wire 1 6 D_IN $end
$var wire 1 9 EMPTY_N $end
$var wire 1 7 ENQ $end
$var wire 1 8 FULL_N $end
$var wire 1 ! RST $end
$var wire 1 M d0d1 $end
$var wire 1 N d0di $end
$var wire 1 O d0h $end
$var wire 1 P d1di $end
$var wire 1 : D_OUT $end
$var reg 1 : data0_reg $end
$var reg 1 Q data1_reg $end
$var reg 1 R empty_reg $end
$var reg 1 S full_reg $end
$scope begin error_checks $end
$var reg 1 T deqerror $end
$var reg 1 U enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xU
xT
1S
0R
0Q
0P
1O
0N
0M
xL
xK
0J
xI
xH
1G
0F
0E
0D
xC
xB
0A
0@
0?
1>
0=
0<
1;
0:
09
18
07
06
z5
04
z3
z2
01
00
z/
z.
0-
0,
0+
1*
1)
0(
0'
z&
z%
z$
z#
z"
1!
$end
#1000
0!
#5000
0B
1C
05
0&
03
0%
0/
0#
1!
x6
x@
0U
0T
0L
0K
0I
0H
1+
#10000
0+
#15000
1+
#20000
0+
#25000
1+
#30000
0+
#35000
1+
#40000
0+
#45000
1+
#50000
0+
#55000
1+
#60000
0+
#65000
12
1$
13
1%
1+
#70000
0+
#75000
03
0%
16
1=
0)
0;
1<
1J
1+
#80000
0+
#85000
1+
#90000
0+
#95000
1+
#100000
0+
#105000
1+
#110000
0+
#115000
1+
#120000
0+
#125000
1+
#130000
0+
#135000
1+
#140000
0+
#145000
1+
#150000
0+
#155000
1+
#160000
0+
#165000
1+
#170000
0+
#175000
1+
#180000
0+
#185000
1+
#190000
0+
#195000
0C
1B
0.
0"
1/
1#
1+
#200000
0+
#205000
0/
0#
0O
1N
1C
0B
17
11
1-
0D
1?
1F
0@
1+
#210000
0+
#215000
15
1&
02
0$
13
1%
1O
0N
07
01
0-
1(
1:
1'
19
1R
1)
1;
0<
0J
0?
0F
1+
#220000
0+
#225000
03
0%
06
0)
0;
1<
1J
0=
0'
09
0R
1+
#227000
05
0&
#230000
0+
#235000
1+
#240000
0+
#245000
1+
#250000
0+
#255000
1+
#260000
0+
#265000
1+
#270000
0+
#275000
1+
#280000
0+
#285000
1+
#290000
0+
#295000
1+
#300000
0+
#305000
1+
#310000
0+
#315000
1+
#320000
0+
#325000
0C
1B
1.
1"
1/
1#
1+
#330000
0+
#335000
0/
0#
0O
1N
1C
0B
17
11
1-
16
0D
1@
1?
1F
1+
#337000
1B
0C
1D
1/
1#
#340000
0+
#345000
0D
13
1%
0/
0#
0B
1C
1O
0N
07
01
0-
0P
1E
1)
1;
0<
0J
1'
19
1R
1+
#350000
0+
#355000
1N
0O
03
0%
15
1&
1P
17
11
1-
0)
0;
1<
1J
1+
#360000
0+
#365000
0N
1O
0P
07
01
0-
0?
0F
1)
1;
0<
0J
1Q
1+
#367000
05
0&
#370000
0+
#375000
1+
#380000
0+
#385000
1+
#390000
0+
#395000
0C
1B
1/
1#
1+
#400000
0+
#405000
0/
0#
1C
0B
0D
1?
1F
1+
#410000
0+
#415000
1+
#420000
0+
#425000
1+
#430000
0+
#435000
1+
#440000
0+
#445000
1+
#450000
0+
#455000
1+
#460000
0+
#465000
1+
#470000
0+
#475000
15
1&
1+
#480000
0+
#485000
0'
09
0R
1+
#487000
05
0&
#490000
0+
#495000
1+
#500000
0+
#505000
1+
#510000
0+
#515000
1+
#520000
0+
#525000
1+
#530000
0+
#535000
12
1$
13
1%
1+
#540000
0+
#545000
03
0%
0O
1N
17
11
1-
0)
0;
1<
1J
1=
1+
#550000
0+
#555000
1O
0N
07
01
0-
1'
19
1R
1)
1;
0<
0J
0?
0F
1+
#560000
0+
#565000
1+
#570000
0+
#575000
1+
#580000
0+
#585000
1+
#590000
0+
#595000
13
1%
1+
#600000
0+
#605000
0C
1B
03
0%
0.
0"
1/
1#
0)
0;
1<
1J
1+
#610000
0+
#615000
0/
0#
1C
1P
0B
17
11
1-
0D
0@
1?
1F
1+
#620000
0+
#625000
0P
07
01
0-
0?
0F
1)
1;
0<
0J
08
0S
1+
#630000
0+
#635000
1+
#640000
0+
#645000
0O
1M
15
1&
1+
#650000
0+
#655000
1O
0M
18
1S
1+
#657000
05
0&
#660000
0+
#665000
15
1&
1+
#667001
