

================================================================
== Synthesis Summary Report of 'vadd'
================================================================
+ General Information: 
    * Date:           Wed Jul 30 20:30:00 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        vadd
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+-------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |       Modules       | Issue|      |     Latency     | Iteration|         | Trip |          |         |    |            |            |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +---------------------+------+------+---------+-------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ vadd*              |     -|  0.00|        -|      -|         -|        -|     -|  dataflow|  2 (~0%)|   -|  2588 (~0%)|  4011 (~0%)|    -|
    | + entry_proc        |     -|  5.89|        0|  0.000|         -|        0|     -|        no|        -|   -|     3 (~0%)|    29 (~0%)|    -|
    | + load_data         |     -|  0.00|        -|      -|         -|        -|     -|        no|        -|   -|   203 (~0%)|   563 (~0%)|    -|
    |  o VITIS_LOOP_41_1  |     -|  7.30|        -|      -|         3|        -|     -|        no|        -|   -|           -|           -|    -|
    | + load_data_1       |     -|  0.00|        -|      -|         -|        -|     -|        no|        -|   -|   202 (~0%)|   545 (~0%)|    -|
    |  o VITIS_LOOP_41_1  |     -|  7.30|        -|      -|         3|        -|     -|        no|        -|   -|           -|           -|    -|
    | + compute_add       |     -|  3.62|        -|      -|         -|        -|     -|        no|        -|   -|    66 (~0%)|   197 (~0%)|    -|
    |  o VITIS_LOOP_49_1  |     -|  7.30|        -|      -|         1|        -|     -|        no|        -|   -|           -|           -|    -|
    | + store_data        |     -|  0.00|        -|      -|         -|        -|     -|        no|        -|   -|   263 (~0%)|   554 (~0%)|    -|
    |  o VITIS_LOOP_60_1  |     -|  7.30|        -|      -|         2|        -|     -|        no|        -|   -|           -|           -|    -|
    +---------------------+------+------+---------+-------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_WRITE | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem1 | READ_ONLY  | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=1            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | size     | 0x34   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | inout     | int*     |
| in2      | in        | int*     |
| out      | inout     | int*     |
| size     | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| in1      | m_axi_gmem0   | interface |          | channel=0                         |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32   |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32   |
| in2      | m_axi_gmem1   | interface |          | channel=0                         |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32   |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32   |
| out      | m_axi_gmem0   | interface |          | channel=0                         |
| out      | s_axi_control | register  | offset   | name=out_r_1 offset=0x28 range=32 |
| out      | s_axi_control | register  | offset   | name=out_r_2 offset=0x2c range=32 |
| size     | s_axi_control | register  |          | name=size offset=0x34 range=32    |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+----------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location  |
+--------------+-----------+----------+-------+-----------------+----------------+
| m_axi_gmem0  | read      | variable | 32    | VITIS_LOOP_41_1 | vadd.cpp:41:19 |
| m_axi_gmem0  | write     | variable | 32    | VITIS_LOOP_60_1 | vadd.cpp:60:19 |
| m_axi_gmem1  | read      | variable | 32    | VITIS_LOOP_41_1 | vadd.cpp:41:19 |
+--------------+-----------+----------+-------+-----------------+----------------+

* All M_AXI Variable Accesses
+-------------------+----------+-----------------+-----------+--------------+----------+-----------------+----------------+------------+------------------------------------------------+
| HW Interface      | Variable | Access Location | Direction | Burst Status | Length   | Loop            | Loop Location  | Resolution | Problem                                        |
+-------------------+----------+-----------------+-----------+--------------+----------+-----------------+----------------+------------+------------------------------------------------+
| m_axi_gmem0       | out      | vadd.cpp:61:16  | write     | Widen Fail   |          | VITIS_LOOP_60_1 | vadd.cpp:60:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0       | out      | vadd.cpp:61:16  | write     | Inferred     | variable | VITIS_LOOP_60_1 | vadd.cpp:60:19 |            |                                                |
| m_axi_gmem0,gmem1 | in       | vadd.cpp:42:20  | read      | Widen Fail   |          | VITIS_LOOP_41_1 | vadd.cpp:41:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0,gmem1 | in       | vadd.cpp:42:20  | read      | Inferred     | variable | VITIS_LOOP_41_1 | vadd.cpp:41:19 |            |                                                |
+-------------------+----------+-----------------+-----------+--------------+----------+-----------------+----------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+--------+----------+---------+
| Name                     | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+--------------------------+-----+--------+-------------+--------+----------+---------+
| + vadd                   | 0   |        |             |        |          |         |
|  + load_data             | 0   |        |             |        |          |         |
|    icmp_ln41_fu_108_p2   |     |        | icmp_ln41   | setgt  | auto     | 0       |
|    empty_fu_118_p3       |     |        | empty       | select | auto_sel | 0       |
|    icmp_ln41_2_fu_163_p2 |     |        | icmp_ln41_2 | setlt  | auto     | 0       |
|    add_ln41_fu_168_p2    |     |        | add_ln41    | add    | fabric   | 0       |
|  + load_data_1           | 0   |        |             |        |          |         |
|    icmp_ln41_fu_90_p2    |     |        | icmp_ln41   | setgt  | auto     | 0       |
|    empty_fu_100_p3       |     |        | empty       | select | auto_sel | 0       |
|    icmp_ln41_1_fu_145_p2 |     |        | icmp_ln41_1 | setlt  | auto     | 0       |
|    add_ln41_fu_150_p2    |     |        | add_ln41    | add    | fabric   | 0       |
|  + compute_add           | 0   |        |             |        |          |         |
|    icmp_ln49_fu_99_p2    |     |        | icmp_ln49   | setlt  | auto     | 0       |
|    add_ln49_fu_104_p2    |     |        | add_ln49    | add    | fabric   | 0       |
|    out_stream_din        |     |        | sum         | add    | fabric   | 0       |
|  + store_data            | 0   |        |             |        |          |         |
|    icmp_ln60_fu_107_p2   |     |        | icmp_ln60   | setgt  | auto     | 0       |
|    empty_fu_137_p3       |     |        | empty       | select | auto_sel | 0       |
|    icmp_ln60_1_fu_161_p2 |     |        | icmp_ln60_1 | setlt  | auto     | 0       |
|    add_ln60_fu_166_p2    |     |        | add_ln60    | add    | fabric   | 0       |
+--------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-------------+------+------+--------+------------+------+---------+------------------+
| Name              | Usage        | Type        | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                   |              |             |      |      |        |            |      |         | Banks            |
+-------------------+--------------+-------------+------+------+--------+------------+------+---------+------------------+
| + vadd            |              |             | 2    | 0    |        |            |      |         |                  |
|   control_s_axi_U | interface    | s_axilite   |      |      |        |            |      |         |                  |
|   gmem0_m_axi_U   | interface    | m_axi       | 1    |      |        |            |      |         |                  |
|   gmem1_m_axi_U   | interface    | m_axi       | 1    |      |        |            |      |         |                  |
|   out_r_c_U       | fifo channel | scalar prop |      |      |        | out_r_c    | srl  | 0       | 64, 4, 1         |
|   in1_stream_U    | fifo channel | stream      |      |      |        | in1_stream | srl  | 0       | 32, 2, 1         |
|   size_c1_U       | fifo channel | scalar prop |      |      |        | size_c1    | srl  | 0       | 32, 2, 1         |
|   in2_stream_U    | fifo channel | stream      |      |      |        | in2_stream | srl  | 0       | 32, 2, 1         |
|   out_stream_U    | fifo channel | stream      |      |      |        | out_stream | srl  | 0       | 32, 2, 1         |
|   size_c_U        | fifo channel | scalar prop |      |      |        | size_c     | srl  | 0       | 32, 2, 1         |
+-------------------+--------------+-------------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+-----------------------------+
| Type      | Options                                  | Location                    |
+-----------+------------------------------------------+-----------------------------+
| INTERFACE | m_axi port=in1 offset=slave bundle=gmem0 | vadd.cpp:10 in vadd, in1    |
| INTERFACE | m_axi port=in2 offset=slave bundle=gmem1 | vadd.cpp:11 in vadd, in2    |
| INTERFACE | m_axi port=out offset=slave bundle=gmem0 | vadd.cpp:12 in vadd, out    |
| INTERFACE | s_axilite port=size                      | vadd.cpp:16 in vadd, size   |
| INTERFACE | s_axilite port=return                    | vadd.cpp:17 in vadd, return |
| DATAFLOW  |                                          | vadd.cpp:22 in vadd         |
| PIPELINE  | ii=1                                     | vadd.cpp:40 in load_data    |
| PIPELINE  | ii=1                                     | vadd.cpp:48 in compute_add  |
| PIPELINE  | ii=1                                     | vadd.cpp:59 in store_data   |
+-----------+------------------------------------------+-----------------------------+


