$date
	Mon Jul 11 10:17:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dffpr_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ preset $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ preset $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
0#
0"
x!
$end
#15
1#
#20
1!
1"
#30
0!
0#
1%
#40
0"
#45
1#
#60
1!
0%
1"
#80
0"
#90
0#
0$
#100
0!
1"
#105
1#
#120
1!
0#
1$
0"
#135
1#
#140
1"
#150
0$
#160
0"
#180
0!
1"
0#
#195
1#
#200
0"
#220
1!
1"
#240
0"
#250
