-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Mon Apr  4 22:34:29 2022
-- Host        : AsusP8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/fromCharles/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axis_stream_txfifo_0_2/design_2_axis_stream_txfifo_0_2_sim_netlist.vhdl
-- Design      : design_2_axis_stream_txfifo_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXI is
  port (
    s00_axi_wready : out STD_LOGIC;
    clear : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    pop : out STD_LOGIC;
    \slv_reg0_reg[0]_0\ : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    write_pointer : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \write_pointer__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    m02_axis_tvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXI : entity is "axis_stream_txfifo_v2_0_S00_AXI";
end design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXI;

architecture STRUCTURE of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of m00_axis_tvalid_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m00_data_reg[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair2";
begin
  clear <= \^clear\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^clear\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => \^clear\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => \^clear\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => \^clear\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => \^clear\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => \^clear\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \^clear\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => \^clear\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => \^clear\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(0),
      I1 => slv_reg1(0),
      I2 => axi_araddr(2),
      I3 => slv_reg2(0),
      I4 => axi_araddr(3),
      I5 => slv_reg0,
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(10),
      I1 => slv_reg1(10),
      I2 => axi_araddr(2),
      I3 => slv_reg2(10),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \write_pointer__0\(0),
      I1 => slv_reg1(11),
      I2 => axi_araddr(2),
      I3 => slv_reg2(11),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[11]\,
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \write_pointer__0\(1),
      I1 => slv_reg1(12),
      I2 => axi_araddr(2),
      I3 => slv_reg2(12),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[12]\,
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => axi_araddr(2),
      I2 => slv_reg2(13),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[13]\,
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => axi_araddr(2),
      I2 => slv_reg2(14),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[14]\,
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => axi_araddr(2),
      I2 => slv_reg2(15),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[15]\,
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => axi_araddr(2),
      I2 => slv_reg2(16),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[16]\,
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => axi_araddr(2),
      I2 => slv_reg2(17),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[17]\,
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => axi_araddr(2),
      I2 => slv_reg2(18),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[18]\,
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => axi_araddr(2),
      I2 => slv_reg2(19),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[19]\,
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(1),
      I1 => slv_reg1(1),
      I2 => axi_araddr(2),
      I3 => slv_reg2(1),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[1]\,
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => axi_araddr(2),
      I2 => slv_reg2(20),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[20]\,
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => axi_araddr(2),
      I2 => slv_reg2(21),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[21]\,
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => axi_araddr(2),
      I2 => slv_reg2(22),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[22]\,
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => axi_araddr(2),
      I2 => slv_reg2(23),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[23]\,
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => axi_araddr(2),
      I2 => slv_reg2(24),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[24]\,
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => axi_araddr(2),
      I2 => slv_reg2(25),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[25]\,
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => axi_araddr(2),
      I2 => slv_reg2(26),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[26]\,
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => axi_araddr(2),
      I2 => slv_reg2(27),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[27]\,
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => axi_araddr(2),
      I2 => slv_reg2(28),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[28]\,
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => axi_araddr(2),
      I2 => slv_reg2(29),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(2),
      I1 => slv_reg1(2),
      I2 => axi_araddr(2),
      I3 => slv_reg2(2),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[2]\,
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => axi_araddr(2),
      I2 => slv_reg2(30),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => axi_araddr(2),
      I2 => slv_reg2(31),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(3),
      I1 => slv_reg1(3),
      I2 => axi_araddr(2),
      I3 => slv_reg2(3),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[3]\,
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(4),
      I1 => slv_reg1(4),
      I2 => axi_araddr(2),
      I3 => slv_reg2(4),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[4]\,
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(5),
      I1 => slv_reg1(5),
      I2 => axi_araddr(2),
      I3 => slv_reg2(5),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[5]\,
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(6),
      I1 => slv_reg1(6),
      I2 => axi_araddr(2),
      I3 => slv_reg2(6),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[6]\,
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(7),
      I1 => slv_reg1(7),
      I2 => axi_araddr(2),
      I3 => slv_reg2(7),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[7]\,
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(8),
      I1 => slv_reg1(8),
      I2 => axi_araddr(2),
      I3 => slv_reg2(8),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => write_pointer(9),
      I1 => slv_reg1(9),
      I2 => axi_araddr(2),
      I3 => slv_reg2(9),
      I4 => axi_araddr(3),
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \^clear\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \^clear\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \^clear\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \^clear\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \^clear\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \^clear\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \^clear\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \^clear\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \^clear\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \^clear\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \^clear\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \^clear\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => \^clear\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => \^clear\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => \^clear\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => \^clear\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => \^clear\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => \^clear\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => \^clear\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => \^clear\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => \^clear\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => \^clear\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \^clear\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => \^clear\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => \^clear\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \^clear\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \^clear\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \^clear\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \^clear\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \^clear\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \^clear\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \^clear\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \^clear\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => \^clear\
    );
m00_axis_tvalid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slv_reg0,
      I1 => m02_axis_tvalid,
      O => \slv_reg0_reg[0]_0\
    );
\m00_data_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg0,
      I1 => m00_axis_tready,
      I2 => m01_axis_tready,
      I3 => m02_axis_tready,
      O => pop
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0,
      R => \^clear\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => \^clear\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => \^clear\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => \^clear\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => \^clear\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => \^clear\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => \^clear\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => \^clear\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => \^clear\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => \^clear\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => \^clear\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => \^clear\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => \^clear\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => \^clear\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => \^clear\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => \^clear\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => \^clear\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => \^clear\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => \^clear\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => \^clear\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => \^clear\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => \^clear\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => \^clear\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => \^clear\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => \^clear\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => \^clear\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => \^clear\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => \^clear\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => \^clear\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => \^clear\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => \^clear\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => \^clear\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => \^clear\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => \^clear\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => \^clear\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => \^clear\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => \^clear\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => \^clear\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => \^clear\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => \^clear\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => \^clear\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => \^clear\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => \^clear\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => \^clear\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => \^clear\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => \^clear\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => \^clear\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => \^clear\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => \^clear\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => \^clear\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => \^clear\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => \^clear\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => \^clear\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => \^clear\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => \^clear\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => \^clear\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => \^clear\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => \^clear\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => \^clear\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => \^clear\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => \^clear\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => \^clear\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => \^clear\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => \^clear\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => p_1_in(15)
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => p_1_in(23)
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => p_1_in(31)
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => p_1_in(7)
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => \^clear\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => \^clear\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => \^clear\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => \^clear\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => \^clear\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => \^clear\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => \^clear\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => \^clear\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => \^clear\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => \^clear\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => \^clear\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => \^clear\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => \^clear\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => \^clear\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => \^clear\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => \^clear\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => \^clear\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => \^clear\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => \^clear\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => \^clear\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => \^clear\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => \^clear\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => \^clear\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => \^clear\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => \^clear\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => \^clear\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => \^clear\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => \^clear\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => \^clear\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => \^clear\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => \^clear\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => \^clear\
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXIS is
  port (
    s00_axis_tready : out STD_LOGIC;
    write_pointer : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \write_pointer__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_pointer_reg[3]_rep_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_pointer_reg[1]_rep__0_0\ : out STD_LOGIC;
    \write_pointer_reg[5]_rep__0_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \write_pointer_reg[5]_rep__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_pointer_reg[5]_rep_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_reg[10]_0\ : out STD_LOGIC;
    \write_pointer_reg[10]_1\ : out STD_LOGIC;
    \write_pointer_reg[6]_0\ : out STD_LOGIC;
    \write_pointer_reg[7]_0\ : out STD_LOGIC;
    \write_pointer_reg[9]_0\ : out STD_LOGIC;
    \write_pointer_reg[8]_0\ : out STD_LOGIC;
    \write_pointer_reg[7]_1\ : out STD_LOGIC;
    \write_pointer_reg[7]_2\ : out STD_LOGIC;
    \write_pointer_reg[7]_3\ : out STD_LOGIC;
    \write_pointer_reg[9]_1\ : out STD_LOGIC;
    \write_pointer_reg[6]_1\ : out STD_LOGIC;
    \write_pointer_reg[6]_2\ : out STD_LOGIC;
    \write_pointer_reg[6]_3\ : out STD_LOGIC;
    \write_pointer_reg[9]_2\ : out STD_LOGIC;
    \write_pointer_reg[9]_3\ : out STD_LOGIC;
    \write_pointer_reg[9]_4\ : out STD_LOGIC;
    \write_pointer_reg[7]_4\ : out STD_LOGIC;
    \write_pointer_reg[8]_1\ : out STD_LOGIC;
    \write_pointer_reg[6]_4\ : out STD_LOGIC;
    \write_pointer_reg[8]_2\ : out STD_LOGIC;
    \write_pointer_reg[8]_3\ : out STD_LOGIC;
    \write_pointer_reg[7]_5\ : out STD_LOGIC;
    \write_pointer_reg[10]_2\ : out STD_LOGIC;
    \write_pointer_reg[10]_3\ : out STD_LOGIC;
    \write_pointer_reg[8]_4\ : out STD_LOGIC;
    \write_pointer_reg[8]_5\ : out STD_LOGIC;
    \write_pointer_reg[8]_6\ : out STD_LOGIC;
    \write_pointer_reg[9]_5\ : out STD_LOGIC;
    \write_pointer_reg[7]_6\ : out STD_LOGIC;
    \write_pointer_reg[8]_7\ : out STD_LOGIC;
    \write_pointer_reg[7]_7\ : out STD_LOGIC;
    \write_pointer_reg[6]_5\ : out STD_LOGIC;
    clear : in STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXIS : entity is "axis_stream_txfifo_v2_0_S00_AXIS";
end design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXIS;

architecture STRUCTURE of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXIS is
  signal fifo_wren : STD_LOGIC;
  signal mst_exec_state_i_1_n_0 : STD_LOGIC;
  signal \^s00_axis_tready\ : STD_LOGIC;
  signal \^write_pointer\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \write_pointer[0]_i_3_n_0\ : STD_LOGIC;
  signal \^write_pointer__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \write_pointer_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \write_pointer_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^write_pointer_reg[3]_rep_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \write_pointer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \write_pointer_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^write_pointer_reg[5]_rep_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^write_pointer_reg[5]_rep__0_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^write_pointer_reg[5]_rep__1_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \write_pointer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \write_pointer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal writes_done : STD_LOGIC;
  signal writes_done_i_1_n_0 : STD_LOGIC;
  signal writes_done_i_2_n_0 : STD_LOGIC;
  signal writes_done_i_3_n_0 : STD_LOGIC;
  signal writes_done_i_4_n_0 : STD_LOGIC;
  signal \NLW_write_pointer_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_write_pointer_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \write_pointer_reg[0]\ : label is "write_pointer_reg[0]";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \write_pointer_reg[0]_i_2\ : label is 11;
  attribute ORIG_CELL_NAME of \write_pointer_reg[0]_rep\ : label is "write_pointer_reg[0]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[0]_rep__0\ : label is "write_pointer_reg[0]";
  attribute ADDER_THRESHOLD of \write_pointer_reg[12]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \write_pointer_reg[1]\ : label is "write_pointer_reg[1]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[1]_rep\ : label is "write_pointer_reg[1]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[1]_rep__0\ : label is "write_pointer_reg[1]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[1]_rep__1\ : label is "write_pointer_reg[1]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[2]\ : label is "write_pointer_reg[2]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[2]_rep\ : label is "write_pointer_reg[2]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[2]_rep__0\ : label is "write_pointer_reg[2]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[2]_rep__1\ : label is "write_pointer_reg[2]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[3]\ : label is "write_pointer_reg[3]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[3]_rep\ : label is "write_pointer_reg[3]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[3]_rep__0\ : label is "write_pointer_reg[3]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[3]_rep__1\ : label is "write_pointer_reg[3]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[4]\ : label is "write_pointer_reg[4]";
  attribute ADDER_THRESHOLD of \write_pointer_reg[4]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \write_pointer_reg[4]_rep\ : label is "write_pointer_reg[4]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[4]_rep__0\ : label is "write_pointer_reg[4]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[4]_rep__1\ : label is "write_pointer_reg[4]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[5]\ : label is "write_pointer_reg[5]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[5]_rep\ : label is "write_pointer_reg[5]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[5]_rep__0\ : label is "write_pointer_reg[5]";
  attribute ORIG_CELL_NAME of \write_pointer_reg[5]_rep__1\ : label is "write_pointer_reg[5]";
  attribute ADDER_THRESHOLD of \write_pointer_reg[8]_i_1\ : label is 11;
begin
  s00_axis_tready <= \^s00_axis_tready\;
  write_pointer(10 downto 0) <= \^write_pointer\(10 downto 0);
  \write_pointer__0\(1 downto 0) <= \^write_pointer__0\(1 downto 0);
  \write_pointer_reg[3]_rep_0\(3 downto 0) <= \^write_pointer_reg[3]_rep_0\(3 downto 0);
  \write_pointer_reg[5]_rep_0\(1 downto 0) <= \^write_pointer_reg[5]_rep_0\(1 downto 0);
  \write_pointer_reg[5]_rep__0_0\(4 downto 0) <= \^write_pointer_reg[5]_rep__0_0\(4 downto 0);
  \write_pointer_reg[5]_rep__1_0\(3 downto 0) <= \^write_pointer_reg[5]_rep__1_0\(3 downto 0);
mem_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(9),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[10]_1\
    );
mem_reg_r1_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^write_pointer\(10),
      I1 => fifo_wren,
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(9),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[10]_0\
    );
mem_reg_r1_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(10),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(7),
      I5 => fifo_wren,
      O => \write_pointer_reg[8]_4\
    );
mem_reg_r1_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(10),
      I3 => \^write_pointer\(7),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[8]_5\
    );
mem_reg_r1_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[8]_6\
    );
mem_reg_r1_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(10),
      I3 => \^write_pointer\(8),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[7]_6\
    );
mem_reg_r1_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => fifo_wren,
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[7]_0\
    );
mem_reg_r1_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[7]_2\
    );
mem_reg_r1_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(7),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[6]_2\
    );
mem_reg_r1_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[9]_5\
    );
mem_reg_r1_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(8),
      I2 => \^write_pointer\(10),
      I3 => \^write_pointer\(9),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[7]_7\
    );
mem_reg_r1_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(8),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[7]_4\
    );
mem_reg_r1_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => \^write_pointer\(8),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(7),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[6]_4\
    );
mem_reg_r1_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(8),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[8]_7\
    );
mem_reg_r1_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => \^write_pointer\(7),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(8),
      I4 => fifo_wren,
      I5 => \^write_pointer\(10),
      O => \write_pointer_reg[6]_5\
    );
mem_reg_r1_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(7),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[7]_3\
    );
mem_reg_r1_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(6),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(7),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[6]_3\
    );
mem_reg_r1_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(9),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(8),
      I5 => fifo_wren,
      O => \write_pointer_reg[9]_0\
    );
mem_reg_r1_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^write_pointer\(10),
      I1 => fifo_wren,
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(9),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[10]_2\
    );
mem_reg_r1_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => fifo_wren,
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[8]_0\
    );
mem_reg_r1_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(9),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(7),
      I5 => fifo_wren,
      O => \write_pointer_reg[9]_1\
    );
mem_reg_r1_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(9),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(7),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[9]_2\
    );
mem_reg_r1_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(9),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[9]_3\
    );
mem_reg_r1_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^write_pointer\(9),
      I1 => fifo_wren,
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[9]_4\
    );
mem_reg_r1_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(7),
      I5 => fifo_wren,
      O => \write_pointer_reg[8]_1\
    );
mem_reg_r1_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(7),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[8]_2\
    );
mem_reg_r1_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => fifo_wren,
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(7),
      I4 => \^write_pointer\(10),
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[6]_0\
    );
mem_reg_r1_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(8),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[8]_3\
    );
mem_reg_r1_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(9),
      I3 => \^write_pointer\(8),
      I4 => \^write_pointer\(6),
      I5 => fifo_wren,
      O => \write_pointer_reg[7]_5\
    );
mem_reg_r1_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(7),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(6),
      I4 => fifo_wren,
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[7]_1\
    );
mem_reg_r1_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer\(7),
      I4 => fifo_wren,
      I5 => \^write_pointer\(9),
      O => \write_pointer_reg[6]_1\
    );
mem_reg_r1_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => fifo_wren,
      I1 => \^write_pointer\(10),
      I2 => \^write_pointer\(7),
      I3 => \^write_pointer\(6),
      I4 => \^write_pointer\(9),
      I5 => \^write_pointer\(8),
      O => \write_pointer_reg[10]_3\
    );
mst_exec_state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => writes_done,
      I1 => \^s00_axis_tready\,
      I2 => s00_axis_tvalid,
      O => mst_exec_state_i_1_n_0
    );
mst_exec_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mst_exec_state_i_1_n_0,
      Q => \^s00_axis_tready\,
      R => clear
    );
\write_pointer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axis_tvalid,
      I1 => \^s00_axis_tready\,
      O => fifo_wren
    );
\write_pointer[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_pointer\(0),
      O => \write_pointer[0]_i_3_n_0\
    );
\write_pointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_7\,
      Q => \^write_pointer\(0),
      R => clear
    );
\write_pointer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \write_pointer_reg[0]_i_2_n_0\,
      CO(2) => \write_pointer_reg[0]_i_2_n_1\,
      CO(1) => \write_pointer_reg[0]_i_2_n_2\,
      CO(0) => \write_pointer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \write_pointer_reg[0]_i_2_n_4\,
      O(2) => \write_pointer_reg[0]_i_2_n_5\,
      O(1) => \write_pointer_reg[0]_i_2_n_6\,
      O(0) => \write_pointer_reg[0]_i_2_n_7\,
      S(3) => \^write_pointer_reg[3]_rep_0\(3),
      S(2) => \^write_pointer_reg[5]_rep__0_0\(1),
      S(1) => \^write_pointer_reg[3]_rep_0\(1),
      S(0) => \write_pointer[0]_i_3_n_0\
    );
\write_pointer_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_7\,
      Q => ADDRD(0),
      R => clear
    );
\write_pointer_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_7\,
      Q => \^write_pointer_reg[3]_rep_0\(0),
      R => clear
    );
\write_pointer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[8]_i_1_n_5\,
      Q => \^write_pointer\(10),
      R => clear
    );
\write_pointer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[8]_i_1_n_4\,
      Q => \^write_pointer__0\(0),
      R => clear
    );
\write_pointer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[12]_i_1_n_7\,
      Q => \^write_pointer__0\(1),
      R => clear
    );
\write_pointer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_pointer_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_write_pointer_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_write_pointer_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \write_pointer_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^write_pointer__0\(1)
    );
\write_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_6\,
      Q => \^write_pointer\(1),
      R => clear
    );
\write_pointer_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_6\,
      Q => \^write_pointer_reg[3]_rep_0\(1),
      R => clear
    );
\write_pointer_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_6\,
      Q => \write_pointer_reg[1]_rep__0_0\,
      R => clear
    );
\write_pointer_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_6\,
      Q => \^write_pointer_reg[5]_rep__0_0\(0),
      R => clear
    );
\write_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_5\,
      Q => \^write_pointer\(2),
      R => clear
    );
\write_pointer_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_5\,
      Q => \^write_pointer_reg[5]_rep__0_0\(1),
      R => clear
    );
\write_pointer_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_5\,
      Q => \^write_pointer_reg[5]_rep__1_0\(0),
      R => clear
    );
\write_pointer_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_5\,
      Q => \^write_pointer_reg[3]_rep_0\(2),
      R => clear
    );
\write_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_4\,
      Q => \^write_pointer\(3),
      R => clear
    );
\write_pointer_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_4\,
      Q => \^write_pointer_reg[3]_rep_0\(3),
      R => clear
    );
\write_pointer_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_4\,
      Q => \^write_pointer_reg[5]_rep__1_0\(1),
      R => clear
    );
\write_pointer_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[0]_i_2_n_4\,
      Q => \^write_pointer_reg[5]_rep__0_0\(2),
      R => clear
    );
\write_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_7\,
      Q => \^write_pointer\(4),
      R => clear
    );
\write_pointer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_pointer_reg[0]_i_2_n_0\,
      CO(3) => \write_pointer_reg[4]_i_1_n_0\,
      CO(2) => \write_pointer_reg[4]_i_1_n_1\,
      CO(1) => \write_pointer_reg[4]_i_1_n_2\,
      CO(0) => \write_pointer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_pointer_reg[4]_i_1_n_4\,
      O(2) => \write_pointer_reg[4]_i_1_n_5\,
      O(1) => \write_pointer_reg[4]_i_1_n_6\,
      O(0) => \write_pointer_reg[4]_i_1_n_7\,
      S(3 downto 2) => \^write_pointer\(7 downto 6),
      S(1) => \^write_pointer_reg[5]_rep_0\(1),
      S(0) => \^write_pointer_reg[5]_rep__1_0\(2)
    );
\write_pointer_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_7\,
      Q => \^write_pointer_reg[5]_rep__1_0\(2),
      R => clear
    );
\write_pointer_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_7\,
      Q => \^write_pointer_reg[5]_rep__0_0\(3),
      R => clear
    );
\write_pointer_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_7\,
      Q => \^write_pointer_reg[5]_rep_0\(0),
      R => clear
    );
\write_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_6\,
      Q => \^write_pointer\(5),
      R => clear
    );
\write_pointer_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_6\,
      Q => \^write_pointer_reg[5]_rep_0\(1),
      R => clear
    );
\write_pointer_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_6\,
      Q => \^write_pointer_reg[5]_rep__0_0\(4),
      R => clear
    );
\write_pointer_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_6\,
      Q => \^write_pointer_reg[5]_rep__1_0\(3),
      R => clear
    );
\write_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_5\,
      Q => \^write_pointer\(6),
      R => clear
    );
\write_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[4]_i_1_n_4\,
      Q => \^write_pointer\(7),
      R => clear
    );
\write_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[8]_i_1_n_7\,
      Q => \^write_pointer\(8),
      R => clear
    );
\write_pointer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_pointer_reg[4]_i_1_n_0\,
      CO(3) => \write_pointer_reg[8]_i_1_n_0\,
      CO(2) => \write_pointer_reg[8]_i_1_n_1\,
      CO(1) => \write_pointer_reg[8]_i_1_n_2\,
      CO(0) => \write_pointer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_pointer_reg[8]_i_1_n_4\,
      O(2) => \write_pointer_reg[8]_i_1_n_5\,
      O(1) => \write_pointer_reg[8]_i_1_n_6\,
      O(0) => \write_pointer_reg[8]_i_1_n_7\,
      S(3) => \^write_pointer__0\(0),
      S(2 downto 0) => \^write_pointer\(10 downto 8)
    );
\write_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fifo_wren,
      D => \write_pointer_reg[8]_i_1_n_6\,
      Q => \^write_pointer\(9),
      R => clear
    );
writes_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAABAAA"
    )
        port map (
      I0 => s00_axis_tlast,
      I1 => writes_done_i_2_n_0,
      I2 => writes_done_i_3_n_0,
      I3 => writes_done_i_4_n_0,
      I4 => fifo_wren,
      I5 => writes_done,
      O => writes_done_i_1_n_0
    );
writes_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^write_pointer__0\(0),
      I1 => \^write_pointer\(9),
      I2 => \^write_pointer\(8),
      I3 => \^write_pointer__0\(1),
      I4 => \^write_pointer\(10),
      O => writes_done_i_2_n_0
    );
writes_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^write_pointer_reg[5]_rep__0_0\(1),
      I1 => \^write_pointer_reg[5]_rep__0_0\(2),
      I2 => \^write_pointer\(0),
      I3 => \^write_pointer_reg[5]_rep__0_0\(0),
      O => writes_done_i_3_n_0
    );
writes_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^write_pointer\(6),
      I1 => \^write_pointer\(7),
      I2 => \^write_pointer_reg[5]_rep__1_0\(2),
      I3 => \^write_pointer_reg[5]_rep_0\(1),
      O => writes_done_i_4_n_0
    );
writes_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => writes_done_i_1_n_0,
      Q => writes_done,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0 is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    tx_rstn : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    rstn : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0 : entity is "axis_stream_txfifo_v2_0";
end design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0;

architecture STRUCTURE of design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0 is
  signal axis_stream_txfifo_v2_0_S00_AXI_inst_n_7 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal m00_axis_tvalid_reg_i_2_n_0 : STD_LOGIC;
  signal m00_data_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m00_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \m00_data_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \m00_data_reg_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \m01_data_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \m01_data_reg_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \^m02_axis_tvalid\ : STD_LOGIC;
  signal m02_data_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mem_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_0_63_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1024_1087_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1088_1151_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1152_1215_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1216_1279_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1280_1343_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_128_191_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1344_1407_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1408_1471_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1472_1535_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1536_1599_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1600_1663_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1664_1727_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1728_1791_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1792_1855_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1856_1919_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1920_1983_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_192_255_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_1984_2047_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_256_319_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_256_319_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_256_319_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_256_319_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_256_319_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_256_319_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_256_319_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_256_319_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_320_383_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_320_383_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_320_383_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_320_383_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_320_383_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_320_383_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_320_383_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_320_383_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_384_447_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_384_447_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_384_447_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_384_447_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_384_447_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_384_447_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_384_447_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_384_447_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_448_511_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_448_511_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_448_511_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_448_511_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_448_511_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_448_511_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_448_511_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_448_511_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_512_575_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_512_575_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_512_575_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_512_575_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_512_575_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_512_575_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_512_575_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_512_575_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_576_639_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_576_639_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_576_639_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_576_639_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_576_639_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_576_639_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_576_639_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_576_639_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_640_703_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_640_703_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_640_703_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_640_703_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_640_703_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_640_703_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_640_703_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_640_703_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_64_127_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_64_127_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_704_767_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_704_767_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_704_767_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_704_767_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_704_767_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_704_767_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_704_767_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_704_767_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_704_767_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_704_767_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_704_767_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_768_831_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_768_831_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_768_831_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_768_831_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_768_831_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_768_831_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_768_831_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_768_831_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_768_831_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_768_831_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_768_831_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_832_895_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_832_895_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_832_895_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_832_895_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_832_895_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_832_895_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_832_895_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_832_895_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_832_895_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_832_895_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_832_895_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_896_959_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_896_959_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_896_959_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_896_959_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_896_959_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_896_959_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_896_959_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_896_959_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_896_959_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_896_959_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_896_959_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r1_960_1023_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r1_960_1023_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r1_960_1023_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r1_960_1023_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r1_960_1023_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r1_960_1023_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r1_960_1023_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r1_960_1023_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r1_960_1023_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r1_960_1023_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r1_960_1023_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_0_63_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1024_1087_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1088_1151_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1152_1215_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1216_1279_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1280_1343_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_128_191_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_128_191_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_128_191_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_128_191_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_128_191_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_128_191_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_128_191_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_128_191_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1344_1407_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1408_1471_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1472_1535_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1536_1599_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1600_1663_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1664_1727_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1728_1791_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1792_1855_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1856_1919_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1920_1983_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_192_255_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_192_255_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_192_255_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_192_255_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_192_255_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_192_255_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_192_255_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_192_255_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_1984_2047_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_256_319_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_256_319_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_256_319_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_256_319_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_256_319_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_256_319_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_256_319_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_256_319_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_320_383_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_320_383_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_320_383_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_320_383_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_320_383_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_320_383_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_320_383_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_320_383_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_384_447_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_384_447_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_384_447_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_384_447_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_384_447_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_384_447_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_384_447_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_384_447_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_448_511_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_448_511_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_448_511_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_448_511_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_448_511_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_448_511_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_448_511_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_448_511_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_512_575_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_512_575_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_512_575_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_512_575_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_512_575_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_512_575_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_512_575_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_512_575_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_576_639_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_576_639_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_576_639_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_576_639_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_576_639_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_576_639_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_576_639_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_576_639_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_640_703_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_640_703_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_640_703_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_640_703_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_640_703_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_640_703_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_640_703_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_640_703_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_64_127_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_64_127_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_704_767_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_704_767_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_704_767_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_704_767_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_704_767_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_704_767_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_704_767_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_704_767_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_704_767_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_704_767_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_704_767_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_768_831_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_768_831_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_768_831_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_768_831_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_768_831_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_768_831_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_768_831_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_768_831_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_768_831_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_768_831_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_768_831_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_832_895_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_832_895_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_832_895_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_832_895_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_832_895_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_832_895_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_832_895_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_832_895_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_832_895_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_832_895_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_832_895_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_896_959_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_896_959_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_896_959_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_896_959_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_896_959_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_896_959_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_896_959_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_896_959_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_896_959_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_896_959_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_896_959_9_11_n_2 : STD_LOGIC;
  signal mem_reg_r2_960_1023_0_2_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_0_2_n_1 : STD_LOGIC;
  signal mem_reg_r2_960_1023_0_2_n_2 : STD_LOGIC;
  signal mem_reg_r2_960_1023_12_14_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_12_14_n_1 : STD_LOGIC;
  signal mem_reg_r2_960_1023_12_14_n_2 : STD_LOGIC;
  signal mem_reg_r2_960_1023_15_15_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_3_5_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_3_5_n_1 : STD_LOGIC;
  signal mem_reg_r2_960_1023_3_5_n_2 : STD_LOGIC;
  signal mem_reg_r2_960_1023_6_8_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_6_8_n_1 : STD_LOGIC;
  signal mem_reg_r2_960_1023_6_8_n_2 : STD_LOGIC;
  signal mem_reg_r2_960_1023_9_11_n_0 : STD_LOGIC;
  signal mem_reg_r2_960_1023_9_11_n_1 : STD_LOGIC;
  signal mem_reg_r2_960_1023_9_11_n_2 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \rd_ptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_ptr_reg_reg_rep[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[0]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[0]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[0]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[0]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[1]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[1]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[1]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[1]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[1]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[2]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[2]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[2]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[2]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[2]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[3]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[3]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[3]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[3]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[3]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[5]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[5]_rep__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[5]_rep__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[5]_rep__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[5]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal u_txfifo_wr_chn_n_14 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_15 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_16 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_17 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_18 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_19 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_20 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_21 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_22 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_23 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_24 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_25 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_26 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_27 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_28 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_29 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_30 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_31 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_32 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_33 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_34 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_35 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_36 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_37 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_38 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_39 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_40 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_41 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_42 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_43 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_44 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_45 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_46 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_47 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_48 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_49 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_50 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_51 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_52 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_53 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_54 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_55 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_56 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_57 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_58 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_59 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_60 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_61 : STD_LOGIC;
  signal u_txfifo_wr_chn_n_62 : STD_LOGIC;
  signal write_pointer : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \write_pointer__0\ : STD_LOGIC_VECTOR ( 12 downto 11 );
  signal NLW_mem_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_0_63_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r1_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_r2_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rd_ptr_reg_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_0_2 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_r1_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_r1_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_0_63_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_r1_0_63_15_15 : label is 63;
  attribute ram_offset of mem_reg_r1_0_63_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_0_63_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_0_63_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_r1_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_r1_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_0_63_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_0_63_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_r1_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_r1_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_0_2 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_12_14 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_12_14 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1024_1087_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_15_15 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_15_15 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1024_1087_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_3_5 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_6_8 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_6_8 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1024_1087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1024_1087_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1024_1087_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1024_1087_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1024_1087_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1024_1087_9_11 : label is 1024;
  attribute ram_addr_end of mem_reg_r1_1024_1087_9_11 : label is 1087;
  attribute ram_offset of mem_reg_r1_1024_1087_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1024_1087_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1024_1087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_0_2 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_12_14 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_12_14 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1088_1151_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_15_15 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_15_15 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1088_1151_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_3_5 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_6_8 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_6_8 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1088_1151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1088_1151_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1088_1151_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1088_1151_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1088_1151_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1088_1151_9_11 : label is 1088;
  attribute ram_addr_end of mem_reg_r1_1088_1151_9_11 : label is 1151;
  attribute ram_offset of mem_reg_r1_1088_1151_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1088_1151_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1088_1151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_0_2 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_12_14 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_12_14 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1152_1215_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_15_15 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_15_15 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1152_1215_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_3_5 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_6_8 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_6_8 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1152_1215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1152_1215_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1152_1215_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1152_1215_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1152_1215_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1152_1215_9_11 : label is 1152;
  attribute ram_addr_end of mem_reg_r1_1152_1215_9_11 : label is 1215;
  attribute ram_offset of mem_reg_r1_1152_1215_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1152_1215_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1152_1215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_0_2 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_12_14 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_12_14 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1216_1279_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_15_15 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_15_15 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1216_1279_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_3_5 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_6_8 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_6_8 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1216_1279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1216_1279_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1216_1279_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1216_1279_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1216_1279_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1216_1279_9_11 : label is 1216;
  attribute ram_addr_end of mem_reg_r1_1216_1279_9_11 : label is 1279;
  attribute ram_offset of mem_reg_r1_1216_1279_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1216_1279_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1216_1279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_0_2 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_12_14 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_12_14 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1280_1343_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_15_15 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_15_15 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1280_1343_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_3_5 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_6_8 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_6_8 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1280_1343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1280_1343_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1280_1343_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1280_1343_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1280_1343_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1280_1343_9_11 : label is 1280;
  attribute ram_addr_end of mem_reg_r1_1280_1343_9_11 : label is 1343;
  attribute ram_offset of mem_reg_r1_1280_1343_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1280_1343_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1280_1343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_15_15 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_15_15 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_128_191_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_128_191_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_128_191_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_r1_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_r1_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_0_2 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_12_14 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_12_14 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1344_1407_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_15_15 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_15_15 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1344_1407_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_3_5 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_6_8 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_6_8 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1344_1407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1344_1407_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1344_1407_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1344_1407_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1344_1407_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1344_1407_9_11 : label is 1344;
  attribute ram_addr_end of mem_reg_r1_1344_1407_9_11 : label is 1407;
  attribute ram_offset of mem_reg_r1_1344_1407_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1344_1407_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1344_1407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_0_2 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_12_14 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_12_14 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1408_1471_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_15_15 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_15_15 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1408_1471_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_3_5 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_6_8 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_6_8 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1408_1471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1408_1471_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1408_1471_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1408_1471_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1408_1471_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1408_1471_9_11 : label is 1408;
  attribute ram_addr_end of mem_reg_r1_1408_1471_9_11 : label is 1471;
  attribute ram_offset of mem_reg_r1_1408_1471_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1408_1471_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1408_1471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_0_2 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_12_14 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_12_14 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1472_1535_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_15_15 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_15_15 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1472_1535_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_3_5 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_6_8 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_6_8 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1472_1535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1472_1535_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1472_1535_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1472_1535_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1472_1535_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1472_1535_9_11 : label is 1472;
  attribute ram_addr_end of mem_reg_r1_1472_1535_9_11 : label is 1535;
  attribute ram_offset of mem_reg_r1_1472_1535_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1472_1535_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1472_1535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_0_2 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_12_14 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_12_14 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1536_1599_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_15_15 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_15_15 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1536_1599_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_3_5 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_6_8 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_6_8 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1536_1599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1536_1599_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1536_1599_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1536_1599_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1536_1599_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1536_1599_9_11 : label is 1536;
  attribute ram_addr_end of mem_reg_r1_1536_1599_9_11 : label is 1599;
  attribute ram_offset of mem_reg_r1_1536_1599_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1536_1599_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1536_1599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_0_2 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_12_14 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_12_14 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1600_1663_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_15_15 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_15_15 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1600_1663_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_3_5 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_6_8 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_6_8 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1600_1663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1600_1663_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1600_1663_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1600_1663_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1600_1663_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1600_1663_9_11 : label is 1600;
  attribute ram_addr_end of mem_reg_r1_1600_1663_9_11 : label is 1663;
  attribute ram_offset of mem_reg_r1_1600_1663_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1600_1663_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1600_1663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_0_2 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_12_14 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_12_14 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1664_1727_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_15_15 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_15_15 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1664_1727_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_3_5 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_6_8 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_6_8 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1664_1727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1664_1727_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1664_1727_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1664_1727_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1664_1727_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1664_1727_9_11 : label is 1664;
  attribute ram_addr_end of mem_reg_r1_1664_1727_9_11 : label is 1727;
  attribute ram_offset of mem_reg_r1_1664_1727_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1664_1727_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1664_1727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_0_2 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_12_14 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_12_14 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1728_1791_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_15_15 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_15_15 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1728_1791_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_3_5 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_6_8 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_6_8 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1728_1791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1728_1791_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1728_1791_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1728_1791_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1728_1791_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1728_1791_9_11 : label is 1728;
  attribute ram_addr_end of mem_reg_r1_1728_1791_9_11 : label is 1791;
  attribute ram_offset of mem_reg_r1_1728_1791_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1728_1791_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1728_1791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_0_2 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_12_14 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_12_14 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1792_1855_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_15_15 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_15_15 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1792_1855_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_3_5 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_6_8 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_6_8 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1792_1855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1792_1855_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1792_1855_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1792_1855_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1792_1855_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1792_1855_9_11 : label is 1792;
  attribute ram_addr_end of mem_reg_r1_1792_1855_9_11 : label is 1855;
  attribute ram_offset of mem_reg_r1_1792_1855_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1792_1855_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1792_1855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_0_2 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_12_14 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_12_14 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1856_1919_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_15_15 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_15_15 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1856_1919_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_3_5 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_6_8 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_6_8 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1856_1919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1856_1919_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1856_1919_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1856_1919_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1856_1919_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1856_1919_9_11 : label is 1856;
  attribute ram_addr_end of mem_reg_r1_1856_1919_9_11 : label is 1919;
  attribute ram_offset of mem_reg_r1_1856_1919_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1856_1919_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1856_1919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_0_2 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_12_14 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_12_14 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1920_1983_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_15_15 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_15_15 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1920_1983_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_3_5 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_6_8 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_6_8 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1920_1983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1920_1983_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1920_1983_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1920_1983_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1920_1983_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1920_1983_9_11 : label is 1920;
  attribute ram_addr_end of mem_reg_r1_1920_1983_9_11 : label is 1983;
  attribute ram_offset of mem_reg_r1_1920_1983_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1920_1983_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1920_1983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_15_15 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_15_15 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_192_255_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_192_255_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_192_255_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_r1_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_r1_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_0_2 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_12_14 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_12_14 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_1984_2047_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_15_15 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_15_15 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_1984_2047_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_3_5 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_6_8 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_6_8 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_1984_2047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_1984_2047_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_1984_2047_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_1984_2047_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_1984_2047_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_1984_2047_9_11 : label is 1984;
  attribute ram_addr_end of mem_reg_r1_1984_2047_9_11 : label is 2047;
  attribute ram_offset of mem_reg_r1_1984_2047_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_1984_2047_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_1984_2047_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_12_14 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_12_14 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_256_319_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_15_15 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_15_15 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_256_319_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_6_8 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_6_8 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_256_319_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_256_319_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_256_319_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_256_319_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_256_319_9_11 : label is 256;
  attribute ram_addr_end of mem_reg_r1_256_319_9_11 : label is 319;
  attribute ram_offset of mem_reg_r1_256_319_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_256_319_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_12_14 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_12_14 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_320_383_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_15_15 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_15_15 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_320_383_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_6_8 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_6_8 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_320_383_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_320_383_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_320_383_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_320_383_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_320_383_9_11 : label is 320;
  attribute ram_addr_end of mem_reg_r1_320_383_9_11 : label is 383;
  attribute ram_offset of mem_reg_r1_320_383_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_320_383_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_12_14 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_12_14 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_384_447_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_15_15 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_15_15 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_384_447_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_6_8 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_6_8 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_384_447_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_384_447_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_384_447_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_384_447_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_384_447_9_11 : label is 384;
  attribute ram_addr_end of mem_reg_r1_384_447_9_11 : label is 447;
  attribute ram_offset of mem_reg_r1_384_447_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_384_447_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_12_14 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_12_14 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_448_511_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_15_15 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_15_15 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_448_511_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_6_8 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_6_8 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_448_511_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_448_511_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_448_511_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_448_511_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_448_511_9_11 : label is 448;
  attribute ram_addr_end of mem_reg_r1_448_511_9_11 : label is 511;
  attribute ram_offset of mem_reg_r1_448_511_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_448_511_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_12_14 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_12_14 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_512_575_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_15_15 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_15_15 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_512_575_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_6_8 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_6_8 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_512_575_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_512_575_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_512_575_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_512_575_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_512_575_9_11 : label is 512;
  attribute ram_addr_end of mem_reg_r1_512_575_9_11 : label is 575;
  attribute ram_offset of mem_reg_r1_512_575_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_512_575_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_12_14 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_12_14 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_576_639_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_15_15 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_15_15 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_576_639_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_6_8 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_6_8 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_576_639_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_576_639_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_576_639_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_576_639_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_576_639_9_11 : label is 576;
  attribute ram_addr_end of mem_reg_r1_576_639_9_11 : label is 639;
  attribute ram_offset of mem_reg_r1_576_639_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_576_639_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_0_2 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_12_14 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_12_14 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_640_703_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_15_15 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_15_15 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_640_703_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_3_5 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_6_8 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_6_8 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_640_703_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_640_703_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_640_703_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_640_703_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_640_703_9_11 : label is 640;
  attribute ram_addr_end of mem_reg_r1_640_703_9_11 : label is 703;
  attribute ram_offset of mem_reg_r1_640_703_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_640_703_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_15_15 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_15_15 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_64_127_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_64_127_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_64_127_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_r1_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_r1_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_0_2 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_0_2 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_12_14 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_12_14 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_704_767_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_15_15 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_15_15 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_704_767_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_3_5 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_3_5 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_6_8 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_6_8 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_704_767_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_704_767_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_704_767_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_704_767_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_704_767_9_11 : label is 704;
  attribute ram_addr_end of mem_reg_r1_704_767_9_11 : label is 767;
  attribute ram_offset of mem_reg_r1_704_767_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_704_767_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_704_767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_0_2 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_0_2 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_12_14 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_12_14 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_768_831_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_15_15 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_15_15 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_768_831_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_3_5 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_3_5 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_6_8 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_6_8 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_768_831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_768_831_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_768_831_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_768_831_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_768_831_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_768_831_9_11 : label is 768;
  attribute ram_addr_end of mem_reg_r1_768_831_9_11 : label is 831;
  attribute ram_offset of mem_reg_r1_768_831_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_768_831_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_768_831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_0_2 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_0_2 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_12_14 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_12_14 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_832_895_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_15_15 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_15_15 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_832_895_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_3_5 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_3_5 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_6_8 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_6_8 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_832_895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_832_895_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_832_895_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_832_895_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_832_895_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_832_895_9_11 : label is 832;
  attribute ram_addr_end of mem_reg_r1_832_895_9_11 : label is 895;
  attribute ram_offset of mem_reg_r1_832_895_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_832_895_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_832_895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_0_2 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_0_2 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_12_14 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_12_14 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_896_959_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_15_15 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_15_15 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_896_959_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_3_5 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_3_5 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_6_8 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_6_8 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_896_959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_896_959_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_896_959_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_896_959_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_896_959_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_896_959_9_11 : label is 896;
  attribute ram_addr_end of mem_reg_r1_896_959_9_11 : label is 959;
  attribute ram_offset of mem_reg_r1_896_959_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_896_959_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_896_959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_0_2 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_0_2 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r1_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_12_14 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_12_14 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r1_960_1023_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_15_15 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_15_15 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r1_960_1023_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_3_5 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_3_5 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r1_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_6_8 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_6_8 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r1_960_1023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r1_960_1023_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r1_960_1023_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r1_960_1023_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r1_960_1023_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r1_960_1023_9_11 : label is 960;
  attribute ram_addr_end of mem_reg_r1_960_1023_9_11 : label is 1023;
  attribute ram_offset of mem_reg_r1_960_1023_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r1_960_1023_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r1_960_1023_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_15_15 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_0_63_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_0_63_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_0_63_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_r2_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_r2_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_0_2 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_12_14 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_12_14 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1024_1087_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_15_15 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_15_15 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1024_1087_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_3_5 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_6_8 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_6_8 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1024_1087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1024_1087_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1024_1087_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1024_1087_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1024_1087_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1024_1087_9_11 : label is 1024;
  attribute ram_addr_end of mem_reg_r2_1024_1087_9_11 : label is 1087;
  attribute ram_offset of mem_reg_r2_1024_1087_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1024_1087_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1024_1087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_0_2 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_12_14 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_12_14 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1088_1151_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_15_15 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_15_15 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1088_1151_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_3_5 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_6_8 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_6_8 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1088_1151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1088_1151_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1088_1151_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1088_1151_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1088_1151_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1088_1151_9_11 : label is 1088;
  attribute ram_addr_end of mem_reg_r2_1088_1151_9_11 : label is 1151;
  attribute ram_offset of mem_reg_r2_1088_1151_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1088_1151_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1088_1151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_0_2 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_12_14 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_12_14 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1152_1215_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_15_15 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_15_15 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1152_1215_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_3_5 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_6_8 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_6_8 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1152_1215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1152_1215_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1152_1215_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1152_1215_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1152_1215_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1152_1215_9_11 : label is 1152;
  attribute ram_addr_end of mem_reg_r2_1152_1215_9_11 : label is 1215;
  attribute ram_offset of mem_reg_r2_1152_1215_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1152_1215_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1152_1215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_0_2 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_12_14 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_12_14 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1216_1279_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_15_15 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_15_15 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1216_1279_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_3_5 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_6_8 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_6_8 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1216_1279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1216_1279_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1216_1279_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1216_1279_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1216_1279_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1216_1279_9_11 : label is 1216;
  attribute ram_addr_end of mem_reg_r2_1216_1279_9_11 : label is 1279;
  attribute ram_offset of mem_reg_r2_1216_1279_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1216_1279_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1216_1279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_0_2 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_12_14 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_12_14 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1280_1343_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_15_15 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_15_15 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1280_1343_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_3_5 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_6_8 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_6_8 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1280_1343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1280_1343_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1280_1343_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1280_1343_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1280_1343_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1280_1343_9_11 : label is 1280;
  attribute ram_addr_end of mem_reg_r2_1280_1343_9_11 : label is 1343;
  attribute ram_offset of mem_reg_r2_1280_1343_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1280_1343_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1280_1343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_12_14 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_12_14 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_15_15 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_15_15 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_128_191_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_6_8 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_6_8 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_128_191_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_128_191_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_128_191_9_11 : label is 128;
  attribute ram_addr_end of mem_reg_r2_128_191_9_11 : label is 191;
  attribute ram_offset of mem_reg_r2_128_191_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_128_191_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_0_2 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_12_14 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_12_14 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1344_1407_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_15_15 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_15_15 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1344_1407_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_3_5 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_6_8 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_6_8 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1344_1407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1344_1407_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1344_1407_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1344_1407_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1344_1407_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1344_1407_9_11 : label is 1344;
  attribute ram_addr_end of mem_reg_r2_1344_1407_9_11 : label is 1407;
  attribute ram_offset of mem_reg_r2_1344_1407_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1344_1407_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1344_1407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_0_2 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_12_14 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_12_14 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1408_1471_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_15_15 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_15_15 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1408_1471_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_3_5 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_6_8 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_6_8 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1408_1471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1408_1471_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1408_1471_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1408_1471_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1408_1471_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1408_1471_9_11 : label is 1408;
  attribute ram_addr_end of mem_reg_r2_1408_1471_9_11 : label is 1471;
  attribute ram_offset of mem_reg_r2_1408_1471_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1408_1471_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1408_1471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_0_2 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_12_14 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_12_14 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1472_1535_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_15_15 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_15_15 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1472_1535_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_3_5 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_6_8 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_6_8 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1472_1535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1472_1535_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1472_1535_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1472_1535_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1472_1535_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1472_1535_9_11 : label is 1472;
  attribute ram_addr_end of mem_reg_r2_1472_1535_9_11 : label is 1535;
  attribute ram_offset of mem_reg_r2_1472_1535_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1472_1535_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1472_1535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_0_2 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_12_14 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_12_14 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1536_1599_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_15_15 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_15_15 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1536_1599_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_3_5 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_6_8 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_6_8 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1536_1599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1536_1599_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1536_1599_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1536_1599_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1536_1599_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1536_1599_9_11 : label is 1536;
  attribute ram_addr_end of mem_reg_r2_1536_1599_9_11 : label is 1599;
  attribute ram_offset of mem_reg_r2_1536_1599_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1536_1599_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1536_1599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_0_2 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_12_14 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_12_14 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1600_1663_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_15_15 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_15_15 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1600_1663_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_3_5 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_6_8 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_6_8 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1600_1663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1600_1663_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1600_1663_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1600_1663_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1600_1663_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1600_1663_9_11 : label is 1600;
  attribute ram_addr_end of mem_reg_r2_1600_1663_9_11 : label is 1663;
  attribute ram_offset of mem_reg_r2_1600_1663_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1600_1663_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1600_1663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_0_2 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_12_14 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_12_14 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1664_1727_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_15_15 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_15_15 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1664_1727_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_3_5 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_6_8 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_6_8 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1664_1727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1664_1727_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1664_1727_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1664_1727_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1664_1727_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1664_1727_9_11 : label is 1664;
  attribute ram_addr_end of mem_reg_r2_1664_1727_9_11 : label is 1727;
  attribute ram_offset of mem_reg_r2_1664_1727_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1664_1727_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1664_1727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_0_2 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_12_14 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_12_14 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1728_1791_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_15_15 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_15_15 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1728_1791_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_3_5 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_6_8 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_6_8 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1728_1791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1728_1791_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1728_1791_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1728_1791_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1728_1791_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1728_1791_9_11 : label is 1728;
  attribute ram_addr_end of mem_reg_r2_1728_1791_9_11 : label is 1791;
  attribute ram_offset of mem_reg_r2_1728_1791_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1728_1791_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1728_1791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_0_2 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_12_14 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_12_14 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1792_1855_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_15_15 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_15_15 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1792_1855_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_3_5 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_6_8 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_6_8 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1792_1855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1792_1855_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1792_1855_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1792_1855_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1792_1855_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1792_1855_9_11 : label is 1792;
  attribute ram_addr_end of mem_reg_r2_1792_1855_9_11 : label is 1855;
  attribute ram_offset of mem_reg_r2_1792_1855_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1792_1855_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1792_1855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_0_2 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_12_14 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_12_14 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1856_1919_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_15_15 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_15_15 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1856_1919_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_3_5 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_6_8 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_6_8 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1856_1919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1856_1919_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1856_1919_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1856_1919_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1856_1919_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1856_1919_9_11 : label is 1856;
  attribute ram_addr_end of mem_reg_r2_1856_1919_9_11 : label is 1919;
  attribute ram_offset of mem_reg_r2_1856_1919_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1856_1919_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1856_1919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_0_2 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_12_14 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_12_14 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1920_1983_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_15_15 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_15_15 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1920_1983_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_3_5 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_6_8 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_6_8 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1920_1983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1920_1983_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1920_1983_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1920_1983_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1920_1983_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1920_1983_9_11 : label is 1920;
  attribute ram_addr_end of mem_reg_r2_1920_1983_9_11 : label is 1983;
  attribute ram_offset of mem_reg_r2_1920_1983_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1920_1983_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1920_1983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_12_14 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_12_14 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_15_15 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_15_15 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_192_255_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_6_8 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_6_8 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_192_255_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_192_255_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_192_255_9_11 : label is 192;
  attribute ram_addr_end of mem_reg_r2_192_255_9_11 : label is 255;
  attribute ram_offset of mem_reg_r2_192_255_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_192_255_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_0_2 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_12_14 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_12_14 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_1984_2047_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_15_15 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_15_15 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_1984_2047_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_3_5 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_6_8 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_6_8 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_1984_2047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_1984_2047_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_1984_2047_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_1984_2047_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_1984_2047_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_1984_2047_9_11 : label is 1984;
  attribute ram_addr_end of mem_reg_r2_1984_2047_9_11 : label is 2047;
  attribute ram_offset of mem_reg_r2_1984_2047_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_1984_2047_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_1984_2047_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_12_14 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_12_14 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_256_319_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_15_15 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_15_15 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_256_319_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_6_8 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_6_8 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_256_319_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_256_319_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_256_319_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_256_319_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_256_319_9_11 : label is 256;
  attribute ram_addr_end of mem_reg_r2_256_319_9_11 : label is 319;
  attribute ram_offset of mem_reg_r2_256_319_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_256_319_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_12_14 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_12_14 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_320_383_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_15_15 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_15_15 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_320_383_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_6_8 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_6_8 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_320_383_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_320_383_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_320_383_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_320_383_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_320_383_9_11 : label is 320;
  attribute ram_addr_end of mem_reg_r2_320_383_9_11 : label is 383;
  attribute ram_offset of mem_reg_r2_320_383_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_320_383_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_12_14 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_12_14 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_384_447_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_15_15 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_15_15 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_384_447_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_6_8 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_6_8 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_384_447_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_384_447_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_384_447_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_384_447_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_384_447_9_11 : label is 384;
  attribute ram_addr_end of mem_reg_r2_384_447_9_11 : label is 447;
  attribute ram_offset of mem_reg_r2_384_447_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_384_447_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_12_14 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_12_14 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_448_511_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_15_15 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_15_15 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_448_511_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_6_8 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_6_8 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_448_511_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_448_511_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_448_511_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_448_511_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_448_511_9_11 : label is 448;
  attribute ram_addr_end of mem_reg_r2_448_511_9_11 : label is 511;
  attribute ram_offset of mem_reg_r2_448_511_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_448_511_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_12_14 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_12_14 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_512_575_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_15_15 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_15_15 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_512_575_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_6_8 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_6_8 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_512_575_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_512_575_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_512_575_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_512_575_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_512_575_9_11 : label is 512;
  attribute ram_addr_end of mem_reg_r2_512_575_9_11 : label is 575;
  attribute ram_offset of mem_reg_r2_512_575_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_512_575_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_12_14 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_12_14 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_576_639_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_15_15 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_15_15 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_576_639_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_6_8 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_6_8 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_576_639_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_576_639_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_576_639_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_576_639_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_576_639_9_11 : label is 576;
  attribute ram_addr_end of mem_reg_r2_576_639_9_11 : label is 639;
  attribute ram_offset of mem_reg_r2_576_639_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_576_639_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_0_2 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_12_14 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_12_14 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_640_703_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_15_15 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_15_15 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_640_703_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_3_5 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_6_8 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_6_8 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_640_703_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_640_703_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_640_703_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_640_703_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_640_703_9_11 : label is 640;
  attribute ram_addr_end of mem_reg_r2_640_703_9_11 : label is 703;
  attribute ram_offset of mem_reg_r2_640_703_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_640_703_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_15_15 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_15_15 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_64_127_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_64_127_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_64_127_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_r2_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_r2_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_0_2 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_0_2 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_12_14 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_12_14 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_704_767_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_15_15 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_15_15 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_704_767_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_3_5 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_3_5 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_6_8 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_6_8 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_704_767_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_704_767_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_704_767_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_704_767_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_704_767_9_11 : label is 704;
  attribute ram_addr_end of mem_reg_r2_704_767_9_11 : label is 767;
  attribute ram_offset of mem_reg_r2_704_767_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_704_767_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_704_767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_0_2 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_0_2 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_12_14 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_12_14 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_768_831_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_15_15 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_15_15 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_768_831_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_3_5 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_3_5 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_6_8 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_6_8 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_768_831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_768_831_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_768_831_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_768_831_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_768_831_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_768_831_9_11 : label is 768;
  attribute ram_addr_end of mem_reg_r2_768_831_9_11 : label is 831;
  attribute ram_offset of mem_reg_r2_768_831_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_768_831_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_768_831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_0_2 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_0_2 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_12_14 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_12_14 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_832_895_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_15_15 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_15_15 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_832_895_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_3_5 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_3_5 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_6_8 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_6_8 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_832_895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_832_895_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_832_895_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_832_895_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_832_895_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_832_895_9_11 : label is 832;
  attribute ram_addr_end of mem_reg_r2_832_895_9_11 : label is 895;
  attribute ram_offset of mem_reg_r2_832_895_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_832_895_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_832_895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_0_2 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_0_2 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_12_14 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_12_14 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_896_959_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_15_15 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_15_15 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_896_959_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_3_5 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_3_5 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_6_8 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_6_8 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_896_959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_896_959_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_896_959_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_896_959_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_896_959_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_896_959_9_11 : label is 896;
  attribute ram_addr_end of mem_reg_r2_896_959_9_11 : label is 959;
  attribute ram_offset of mem_reg_r2_896_959_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_896_959_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_896_959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_0_2 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_0_2 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_0_2 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_0_2 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_r2_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_12_14 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_12_14 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_12_14 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_12_14 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_r2_960_1023_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_15_15 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_15_15 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_15_15 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_15_15 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_15_15 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_15_15 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_r2_960_1023_15_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_3_5 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_3_5 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_3_5 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_3_5 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_r2_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_6_8 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_6_8 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_6_8 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_6_8 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_r2_960_1023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_r2_960_1023_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_r2_960_1023_9_11 : label is 32768;
  attribute RTL_RAM_NAME of mem_reg_r2_960_1023_9_11 : label is "inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_r2_960_1023_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_r2_960_1023_9_11 : label is 960;
  attribute ram_addr_end of mem_reg_r2_960_1023_9_11 : label is 1023;
  attribute ram_offset of mem_reg_r2_960_1023_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_r2_960_1023_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_r2_960_1023_9_11 : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep__0\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep__1\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep__2\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep__3\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]_rep\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]_rep__0\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]_rep__1\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]_rep__2\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[2]\ : label is "rd_ptr_reg_reg[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[2]_rep\ : label is "rd_ptr_reg_reg[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[2]_rep__0\ : label is "rd_ptr_reg_reg[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[2]_rep__1\ : label is "rd_ptr_reg_reg[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[2]_rep__2\ : label is "rd_ptr_reg_reg[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[3]\ : label is "rd_ptr_reg_reg[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[3]_rep\ : label is "rd_ptr_reg_reg[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[3]_rep__0\ : label is "rd_ptr_reg_reg[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[3]_rep__1\ : label is "rd_ptr_reg_reg[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[3]_rep__2\ : label is "rd_ptr_reg_reg[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]_rep\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]_rep__0\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]_rep__1\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]_rep__2\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[4]_rep__3\ : label is "rd_ptr_reg_reg[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[5]\ : label is "rd_ptr_reg_reg[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[5]_rep\ : label is "rd_ptr_reg_reg[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[5]_rep__0\ : label is "rd_ptr_reg_reg[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[5]_rep__1\ : label is "rd_ptr_reg_reg[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[5]_rep__2\ : label is "rd_ptr_reg_reg[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]_rep\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]_rep__0\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]_rep__1\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]_rep__2\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[0]_rep__3\ : label is "rd_ptr_reg_reg_rep[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]_rep\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]_rep__0\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]_rep__1\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]_rep__2\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[1]_rep__3\ : label is "rd_ptr_reg_reg_rep[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]_rep\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]_rep__0\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]_rep__1\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]_rep__2\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[2]_rep__3\ : label is "rd_ptr_reg_reg_rep[2]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]_rep\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]_rep__0\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]_rep__1\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]_rep__2\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[3]_rep__3\ : label is "rd_ptr_reg_reg_rep[3]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]_rep\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]_rep__0\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]_rep__1\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]_rep__2\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[4]_rep__3\ : label is "rd_ptr_reg_reg_rep[4]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]\ : label is "rd_ptr_reg_reg_rep[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]_rep\ : label is "rd_ptr_reg_reg_rep[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]_rep__0\ : label is "rd_ptr_reg_reg_rep[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]_rep__1\ : label is "rd_ptr_reg_reg_rep[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]_rep__2\ : label is "rd_ptr_reg_reg_rep[5]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg_rep[5]_rep__3\ : label is "rd_ptr_reg_reg_rep[5]";
begin
  m02_axis_tvalid <= \^m02_axis_tvalid\;
axis_stream_txfifo_v2_0_S00_AXI_inst: entity work.design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXI
     port map (
      clear => clear,
      clk => clk,
      m00_axis_tready => m00_axis_tready,
      m01_axis_tready => m01_axis_tready,
      m02_axis_tready => m02_axis_tready,
      m02_axis_tvalid => \^m02_axis_tvalid\,
      pop => pop,
      rstn => rstn,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      \slv_reg0_reg[0]_0\ => axis_stream_txfifo_v2_0_S00_AXI_inst_n_7,
      write_pointer(10 downto 0) => write_pointer(10 downto 0),
      \write_pointer__0\(1 downto 0) => \write_pointer__0\(12 downto 11)
    );
m00_axis_tvalid_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_rstn,
      O => m00_axis_tvalid_reg_i_2_n_0
    );
m00_axis_tvalid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => '1',
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => axis_stream_txfifo_v2_0_S00_AXI_inst_n_7,
      Q => \^m02_axis_tvalid\
    );
\m00_data_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[0]_i_2_n_0\,
      I1 => \m00_data_reg_reg[0]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[0]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[0]_i_5_n_0\,
      O => m00_data_reg0(0)
    );
\m00_data_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_0_2_n_0,
      I1 => mem_reg_r2_640_703_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_0_2_n_0,
      O => \m00_data_reg[0]_i_10_n_0\
    );
\m00_data_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_0_2_n_0,
      I1 => mem_reg_r2_896_959_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_0_2_n_0,
      O => \m00_data_reg[0]_i_11_n_0\
    );
\m00_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_0_2_n_0,
      I1 => mem_reg_r2_128_191_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_0_2_n_0,
      O => \m00_data_reg[0]_i_12_n_0\
    );
\m00_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_0_2_n_0,
      I1 => mem_reg_r2_384_447_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_0_2_n_0,
      O => \m00_data_reg[0]_i_13_n_0\
    );
\m00_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_0_2_n_0,
      I1 => mem_reg_r2_1664_1727_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_0_2_n_0,
      O => \m00_data_reg[0]_i_6_n_0\
    );
\m00_data_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_0_2_n_0,
      I1 => mem_reg_r2_1920_1983_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_0_2_n_0,
      O => \m00_data_reg[0]_i_7_n_0\
    );
\m00_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_0_2_n_0,
      I1 => mem_reg_r2_1152_1215_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_0_2_n_0,
      O => \m00_data_reg[0]_i_8_n_0\
    );
\m00_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_0_2_n_0,
      I1 => mem_reg_r2_1408_1471_0_2_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_0_2_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_0_2_n_0,
      O => \m00_data_reg[0]_i_9_n_0\
    );
\m00_data_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[10]_i_2_n_0\,
      I1 => \m00_data_reg_reg[10]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[10]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[10]_i_5_n_0\,
      O => m00_data_reg0(10)
    );
\m00_data_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_9_11_n_1,
      I1 => mem_reg_r2_640_703_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_9_11_n_1,
      O => \m00_data_reg[10]_i_10_n_0\
    );
\m00_data_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_9_11_n_1,
      I1 => mem_reg_r2_896_959_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_9_11_n_1,
      O => \m00_data_reg[10]_i_11_n_0\
    );
\m00_data_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_9_11_n_1,
      I1 => mem_reg_r2_128_191_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_9_11_n_1,
      O => \m00_data_reg[10]_i_12_n_0\
    );
\m00_data_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_9_11_n_1,
      I1 => mem_reg_r2_384_447_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_9_11_n_1,
      O => \m00_data_reg[10]_i_13_n_0\
    );
\m00_data_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_9_11_n_1,
      I1 => mem_reg_r2_1664_1727_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_9_11_n_1,
      O => \m00_data_reg[10]_i_6_n_0\
    );
\m00_data_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_9_11_n_1,
      I1 => mem_reg_r2_1920_1983_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_9_11_n_1,
      O => \m00_data_reg[10]_i_7_n_0\
    );
\m00_data_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_9_11_n_1,
      I1 => mem_reg_r2_1152_1215_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_9_11_n_1,
      O => \m00_data_reg[10]_i_8_n_0\
    );
\m00_data_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_9_11_n_1,
      I1 => mem_reg_r2_1408_1471_9_11_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_9_11_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_9_11_n_1,
      O => \m00_data_reg[10]_i_9_n_0\
    );
\m00_data_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[11]_i_2_n_0\,
      I1 => \m00_data_reg_reg[11]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[11]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[11]_i_5_n_0\,
      O => m00_data_reg0(11)
    );
\m00_data_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_9_11_n_2,
      I1 => mem_reg_r2_640_703_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_9_11_n_2,
      O => \m00_data_reg[11]_i_10_n_0\
    );
\m00_data_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_9_11_n_2,
      I1 => mem_reg_r2_896_959_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_9_11_n_2,
      O => \m00_data_reg[11]_i_11_n_0\
    );
\m00_data_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_9_11_n_2,
      I1 => mem_reg_r2_128_191_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_9_11_n_2,
      O => \m00_data_reg[11]_i_12_n_0\
    );
\m00_data_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_9_11_n_2,
      I1 => mem_reg_r2_384_447_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_9_11_n_2,
      O => \m00_data_reg[11]_i_13_n_0\
    );
\m00_data_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_9_11_n_2,
      I1 => mem_reg_r2_1664_1727_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_9_11_n_2,
      O => \m00_data_reg[11]_i_6_n_0\
    );
\m00_data_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_9_11_n_2,
      I1 => mem_reg_r2_1920_1983_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_9_11_n_2,
      O => \m00_data_reg[11]_i_7_n_0\
    );
\m00_data_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_9_11_n_2,
      I1 => mem_reg_r2_1152_1215_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_9_11_n_2,
      O => \m00_data_reg[11]_i_8_n_0\
    );
\m00_data_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_9_11_n_2,
      I1 => mem_reg_r2_1408_1471_9_11_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_9_11_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_9_11_n_2,
      O => \m00_data_reg[11]_i_9_n_0\
    );
\m00_data_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[12]_i_2_n_0\,
      I1 => \m00_data_reg_reg[12]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[12]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[12]_i_5_n_0\,
      O => m00_data_reg0(12)
    );
\m00_data_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_12_14_n_0,
      I1 => mem_reg_r2_640_703_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_12_14_n_0,
      O => \m00_data_reg[12]_i_10_n_0\
    );
\m00_data_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_12_14_n_0,
      I1 => mem_reg_r2_896_959_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_12_14_n_0,
      O => \m00_data_reg[12]_i_11_n_0\
    );
\m00_data_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_12_14_n_0,
      I1 => mem_reg_r2_128_191_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_12_14_n_0,
      O => \m00_data_reg[12]_i_12_n_0\
    );
\m00_data_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_12_14_n_0,
      I1 => mem_reg_r2_384_447_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_12_14_n_0,
      O => \m00_data_reg[12]_i_13_n_0\
    );
\m00_data_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_12_14_n_0,
      I1 => mem_reg_r2_1664_1727_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_12_14_n_0,
      O => \m00_data_reg[12]_i_6_n_0\
    );
\m00_data_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_12_14_n_0,
      I1 => mem_reg_r2_1920_1983_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_12_14_n_0,
      O => \m00_data_reg[12]_i_7_n_0\
    );
\m00_data_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_12_14_n_0,
      I1 => mem_reg_r2_1152_1215_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_12_14_n_0,
      O => \m00_data_reg[12]_i_8_n_0\
    );
\m00_data_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_12_14_n_0,
      I1 => mem_reg_r2_1408_1471_12_14_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_12_14_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_12_14_n_0,
      O => \m00_data_reg[12]_i_9_n_0\
    );
\m00_data_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[13]_i_2_n_0\,
      I1 => \m00_data_reg_reg[13]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[13]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[13]_i_5_n_0\,
      O => m00_data_reg0(13)
    );
\m00_data_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_12_14_n_1,
      I1 => mem_reg_r2_640_703_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_12_14_n_1,
      O => \m00_data_reg[13]_i_10_n_0\
    );
\m00_data_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_12_14_n_1,
      I1 => mem_reg_r2_896_959_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_12_14_n_1,
      O => \m00_data_reg[13]_i_11_n_0\
    );
\m00_data_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_12_14_n_1,
      I1 => mem_reg_r2_128_191_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_12_14_n_1,
      O => \m00_data_reg[13]_i_12_n_0\
    );
\m00_data_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_12_14_n_1,
      I1 => mem_reg_r2_384_447_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_12_14_n_1,
      O => \m00_data_reg[13]_i_13_n_0\
    );
\m00_data_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_12_14_n_1,
      I1 => mem_reg_r2_1664_1727_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_12_14_n_1,
      O => \m00_data_reg[13]_i_6_n_0\
    );
\m00_data_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_12_14_n_1,
      I1 => mem_reg_r2_1920_1983_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_12_14_n_1,
      O => \m00_data_reg[13]_i_7_n_0\
    );
\m00_data_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_12_14_n_1,
      I1 => mem_reg_r2_1152_1215_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_12_14_n_1,
      O => \m00_data_reg[13]_i_8_n_0\
    );
\m00_data_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_12_14_n_1,
      I1 => mem_reg_r2_1408_1471_12_14_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_12_14_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_12_14_n_1,
      O => \m00_data_reg[13]_i_9_n_0\
    );
\m00_data_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[14]_i_2_n_0\,
      I1 => \m00_data_reg_reg[14]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[14]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[14]_i_5_n_0\,
      O => m00_data_reg0(14)
    );
\m00_data_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_12_14_n_2,
      I1 => mem_reg_r2_640_703_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_12_14_n_2,
      O => \m00_data_reg[14]_i_10_n_0\
    );
\m00_data_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_12_14_n_2,
      I1 => mem_reg_r2_896_959_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_12_14_n_2,
      O => \m00_data_reg[14]_i_11_n_0\
    );
\m00_data_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_12_14_n_2,
      I1 => mem_reg_r2_128_191_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_12_14_n_2,
      O => \m00_data_reg[14]_i_12_n_0\
    );
\m00_data_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_12_14_n_2,
      I1 => mem_reg_r2_384_447_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_12_14_n_2,
      O => \m00_data_reg[14]_i_13_n_0\
    );
\m00_data_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_12_14_n_2,
      I1 => mem_reg_r2_1664_1727_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_12_14_n_2,
      O => \m00_data_reg[14]_i_6_n_0\
    );
\m00_data_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_12_14_n_2,
      I1 => mem_reg_r2_1920_1983_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_12_14_n_2,
      O => \m00_data_reg[14]_i_7_n_0\
    );
\m00_data_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_12_14_n_2,
      I1 => mem_reg_r2_1152_1215_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_12_14_n_2,
      O => \m00_data_reg[14]_i_8_n_0\
    );
\m00_data_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_12_14_n_2,
      I1 => mem_reg_r2_1408_1471_12_14_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_12_14_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_12_14_n_2,
      O => \m00_data_reg[14]_i_9_n_0\
    );
\m00_data_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_15_15_n_0,
      I1 => mem_reg_r2_1408_1471_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_15_15_n_0,
      O => \m00_data_reg[15]_i_10_n_0\
    );
\m00_data_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_15_15_n_0,
      I1 => mem_reg_r2_640_703_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_15_15_n_0,
      O => \m00_data_reg[15]_i_11_n_0\
    );
\m00_data_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_15_15_n_0,
      I1 => mem_reg_r2_896_959_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_15_15_n_0,
      O => \m00_data_reg[15]_i_12_n_0\
    );
\m00_data_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_15_15_n_0,
      I1 => mem_reg_r2_128_191_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_15_15_n_0,
      O => \m00_data_reg[15]_i_13_n_0\
    );
\m00_data_reg[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_15_15_n_0,
      I1 => mem_reg_r2_384_447_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_15_15_n_0,
      O => \m00_data_reg[15]_i_14_n_0\
    );
\m00_data_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[15]_i_3_n_0\,
      I1 => \m00_data_reg_reg[15]_i_4_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[15]_i_5_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[15]_i_6_n_0\,
      O => m00_data_reg0(15)
    );
\m00_data_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_15_15_n_0,
      I1 => mem_reg_r2_1664_1727_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_15_15_n_0,
      O => \m00_data_reg[15]_i_7_n_0\
    );
\m00_data_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_15_15_n_0,
      I1 => mem_reg_r2_1920_1983_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_15_15_n_0,
      O => \m00_data_reg[15]_i_8_n_0\
    );
\m00_data_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_15_15_n_0,
      I1 => mem_reg_r2_1152_1215_15_15_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_15_15_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_15_15_n_0,
      O => \m00_data_reg[15]_i_9_n_0\
    );
\m00_data_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[1]_i_2_n_0\,
      I1 => \m00_data_reg_reg[1]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[1]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[1]_i_5_n_0\,
      O => m00_data_reg0(1)
    );
\m00_data_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_0_2_n_1,
      I1 => mem_reg_r2_640_703_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_0_2_n_1,
      O => \m00_data_reg[1]_i_10_n_0\
    );
\m00_data_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_0_2_n_1,
      I1 => mem_reg_r2_896_959_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_0_2_n_1,
      O => \m00_data_reg[1]_i_11_n_0\
    );
\m00_data_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_0_2_n_1,
      I1 => mem_reg_r2_128_191_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_0_2_n_1,
      O => \m00_data_reg[1]_i_12_n_0\
    );
\m00_data_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_0_2_n_1,
      I1 => mem_reg_r2_384_447_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_0_2_n_1,
      O => \m00_data_reg[1]_i_13_n_0\
    );
\m00_data_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_0_2_n_1,
      I1 => mem_reg_r2_1664_1727_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_0_2_n_1,
      O => \m00_data_reg[1]_i_6_n_0\
    );
\m00_data_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_0_2_n_1,
      I1 => mem_reg_r2_1920_1983_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_0_2_n_1,
      O => \m00_data_reg[1]_i_7_n_0\
    );
\m00_data_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_0_2_n_1,
      I1 => mem_reg_r2_1152_1215_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_0_2_n_1,
      O => \m00_data_reg[1]_i_8_n_0\
    );
\m00_data_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_0_2_n_1,
      I1 => mem_reg_r2_1408_1471_0_2_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_0_2_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_0_2_n_1,
      O => \m00_data_reg[1]_i_9_n_0\
    );
\m00_data_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[2]_i_2_n_0\,
      I1 => \m00_data_reg_reg[2]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[2]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[2]_i_5_n_0\,
      O => m00_data_reg0(2)
    );
\m00_data_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_0_2_n_2,
      I1 => mem_reg_r2_640_703_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_0_2_n_2,
      O => \m00_data_reg[2]_i_10_n_0\
    );
\m00_data_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_0_2_n_2,
      I1 => mem_reg_r2_896_959_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_0_2_n_2,
      O => \m00_data_reg[2]_i_11_n_0\
    );
\m00_data_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_0_2_n_2,
      I1 => mem_reg_r2_128_191_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_0_2_n_2,
      O => \m00_data_reg[2]_i_12_n_0\
    );
\m00_data_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_0_2_n_2,
      I1 => mem_reg_r2_384_447_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_0_2_n_2,
      O => \m00_data_reg[2]_i_13_n_0\
    );
\m00_data_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_0_2_n_2,
      I1 => mem_reg_r2_1664_1727_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_0_2_n_2,
      O => \m00_data_reg[2]_i_6_n_0\
    );
\m00_data_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_0_2_n_2,
      I1 => mem_reg_r2_1920_1983_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_0_2_n_2,
      O => \m00_data_reg[2]_i_7_n_0\
    );
\m00_data_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_0_2_n_2,
      I1 => mem_reg_r2_1152_1215_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_0_2_n_2,
      O => \m00_data_reg[2]_i_8_n_0\
    );
\m00_data_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_0_2_n_2,
      I1 => mem_reg_r2_1408_1471_0_2_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_0_2_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_0_2_n_2,
      O => \m00_data_reg[2]_i_9_n_0\
    );
\m00_data_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[3]_i_2_n_0\,
      I1 => \m00_data_reg_reg[3]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[3]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[3]_i_5_n_0\,
      O => m00_data_reg0(3)
    );
\m00_data_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_3_5_n_0,
      I1 => mem_reg_r2_640_703_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_3_5_n_0,
      O => \m00_data_reg[3]_i_10_n_0\
    );
\m00_data_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_3_5_n_0,
      I1 => mem_reg_r2_896_959_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_3_5_n_0,
      O => \m00_data_reg[3]_i_11_n_0\
    );
\m00_data_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_3_5_n_0,
      I1 => mem_reg_r2_128_191_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_3_5_n_0,
      O => \m00_data_reg[3]_i_12_n_0\
    );
\m00_data_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_3_5_n_0,
      I1 => mem_reg_r2_384_447_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_3_5_n_0,
      O => \m00_data_reg[3]_i_13_n_0\
    );
\m00_data_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_3_5_n_0,
      I1 => mem_reg_r2_1664_1727_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_3_5_n_0,
      O => \m00_data_reg[3]_i_6_n_0\
    );
\m00_data_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_3_5_n_0,
      I1 => mem_reg_r2_1920_1983_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_3_5_n_0,
      O => \m00_data_reg[3]_i_7_n_0\
    );
\m00_data_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_3_5_n_0,
      I1 => mem_reg_r2_1152_1215_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_3_5_n_0,
      O => \m00_data_reg[3]_i_8_n_0\
    );
\m00_data_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_3_5_n_0,
      I1 => mem_reg_r2_1408_1471_3_5_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_3_5_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_3_5_n_0,
      O => \m00_data_reg[3]_i_9_n_0\
    );
\m00_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[4]_i_2_n_0\,
      I1 => \m00_data_reg_reg[4]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[4]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[4]_i_5_n_0\,
      O => m00_data_reg0(4)
    );
\m00_data_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_3_5_n_1,
      I1 => mem_reg_r2_640_703_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_3_5_n_1,
      O => \m00_data_reg[4]_i_10_n_0\
    );
\m00_data_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_3_5_n_1,
      I1 => mem_reg_r2_896_959_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_3_5_n_1,
      O => \m00_data_reg[4]_i_11_n_0\
    );
\m00_data_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_3_5_n_1,
      I1 => mem_reg_r2_128_191_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_3_5_n_1,
      O => \m00_data_reg[4]_i_12_n_0\
    );
\m00_data_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_3_5_n_1,
      I1 => mem_reg_r2_384_447_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_3_5_n_1,
      O => \m00_data_reg[4]_i_13_n_0\
    );
\m00_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_3_5_n_1,
      I1 => mem_reg_r2_1664_1727_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_3_5_n_1,
      O => \m00_data_reg[4]_i_6_n_0\
    );
\m00_data_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_3_5_n_1,
      I1 => mem_reg_r2_1920_1983_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_3_5_n_1,
      O => \m00_data_reg[4]_i_7_n_0\
    );
\m00_data_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_3_5_n_1,
      I1 => mem_reg_r2_1152_1215_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_3_5_n_1,
      O => \m00_data_reg[4]_i_8_n_0\
    );
\m00_data_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_3_5_n_1,
      I1 => mem_reg_r2_1408_1471_3_5_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_3_5_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_3_5_n_1,
      O => \m00_data_reg[4]_i_9_n_0\
    );
\m00_data_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[5]_i_2_n_0\,
      I1 => \m00_data_reg_reg[5]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[5]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[5]_i_5_n_0\,
      O => m00_data_reg0(5)
    );
\m00_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_3_5_n_2,
      I1 => mem_reg_r2_640_703_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_3_5_n_2,
      O => \m00_data_reg[5]_i_10_n_0\
    );
\m00_data_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_3_5_n_2,
      I1 => mem_reg_r2_896_959_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_3_5_n_2,
      O => \m00_data_reg[5]_i_11_n_0\
    );
\m00_data_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_3_5_n_2,
      I1 => mem_reg_r2_128_191_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_3_5_n_2,
      O => \m00_data_reg[5]_i_12_n_0\
    );
\m00_data_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_3_5_n_2,
      I1 => mem_reg_r2_384_447_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_3_5_n_2,
      O => \m00_data_reg[5]_i_13_n_0\
    );
\m00_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_3_5_n_2,
      I1 => mem_reg_r2_1664_1727_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_3_5_n_2,
      O => \m00_data_reg[5]_i_6_n_0\
    );
\m00_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_3_5_n_2,
      I1 => mem_reg_r2_1920_1983_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_3_5_n_2,
      O => \m00_data_reg[5]_i_7_n_0\
    );
\m00_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_3_5_n_2,
      I1 => mem_reg_r2_1152_1215_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_3_5_n_2,
      O => \m00_data_reg[5]_i_8_n_0\
    );
\m00_data_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_3_5_n_2,
      I1 => mem_reg_r2_1408_1471_3_5_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_3_5_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_3_5_n_2,
      O => \m00_data_reg[5]_i_9_n_0\
    );
\m00_data_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[6]_i_2_n_0\,
      I1 => \m00_data_reg_reg[6]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[6]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[6]_i_5_n_0\,
      O => m00_data_reg0(6)
    );
\m00_data_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_6_8_n_0,
      I1 => mem_reg_r2_640_703_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_6_8_n_0,
      O => \m00_data_reg[6]_i_10_n_0\
    );
\m00_data_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_6_8_n_0,
      I1 => mem_reg_r2_896_959_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_6_8_n_0,
      O => \m00_data_reg[6]_i_11_n_0\
    );
\m00_data_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_6_8_n_0,
      I1 => mem_reg_r2_128_191_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_6_8_n_0,
      O => \m00_data_reg[6]_i_12_n_0\
    );
\m00_data_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_6_8_n_0,
      I1 => mem_reg_r2_384_447_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_6_8_n_0,
      O => \m00_data_reg[6]_i_13_n_0\
    );
\m00_data_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_6_8_n_0,
      I1 => mem_reg_r2_1664_1727_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_6_8_n_0,
      O => \m00_data_reg[6]_i_6_n_0\
    );
\m00_data_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_6_8_n_0,
      I1 => mem_reg_r2_1920_1983_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_6_8_n_0,
      O => \m00_data_reg[6]_i_7_n_0\
    );
\m00_data_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_6_8_n_0,
      I1 => mem_reg_r2_1152_1215_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_6_8_n_0,
      O => \m00_data_reg[6]_i_8_n_0\
    );
\m00_data_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_6_8_n_0,
      I1 => mem_reg_r2_1408_1471_6_8_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_6_8_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_6_8_n_0,
      O => \m00_data_reg[6]_i_9_n_0\
    );
\m00_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[7]_i_2_n_0\,
      I1 => \m00_data_reg_reg[7]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[7]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[7]_i_5_n_0\,
      O => m00_data_reg0(7)
    );
\m00_data_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_6_8_n_1,
      I1 => mem_reg_r2_640_703_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_6_8_n_1,
      O => \m00_data_reg[7]_i_10_n_0\
    );
\m00_data_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_6_8_n_1,
      I1 => mem_reg_r2_896_959_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_6_8_n_1,
      O => \m00_data_reg[7]_i_11_n_0\
    );
\m00_data_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_6_8_n_1,
      I1 => mem_reg_r2_128_191_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_6_8_n_1,
      O => \m00_data_reg[7]_i_12_n_0\
    );
\m00_data_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_6_8_n_1,
      I1 => mem_reg_r2_384_447_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_6_8_n_1,
      O => \m00_data_reg[7]_i_13_n_0\
    );
\m00_data_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_6_8_n_1,
      I1 => mem_reg_r2_1664_1727_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_6_8_n_1,
      O => \m00_data_reg[7]_i_6_n_0\
    );
\m00_data_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_6_8_n_1,
      I1 => mem_reg_r2_1920_1983_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_6_8_n_1,
      O => \m00_data_reg[7]_i_7_n_0\
    );
\m00_data_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_6_8_n_1,
      I1 => mem_reg_r2_1152_1215_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_6_8_n_1,
      O => \m00_data_reg[7]_i_8_n_0\
    );
\m00_data_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_6_8_n_1,
      I1 => mem_reg_r2_1408_1471_6_8_n_1,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_6_8_n_1,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_6_8_n_1,
      O => \m00_data_reg[7]_i_9_n_0\
    );
\m00_data_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[8]_i_2_n_0\,
      I1 => \m00_data_reg_reg[8]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[8]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[8]_i_5_n_0\,
      O => m00_data_reg0(8)
    );
\m00_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_6_8_n_2,
      I1 => mem_reg_r2_640_703_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_6_8_n_2,
      O => \m00_data_reg[8]_i_10_n_0\
    );
\m00_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_6_8_n_2,
      I1 => mem_reg_r2_896_959_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_6_8_n_2,
      O => \m00_data_reg[8]_i_11_n_0\
    );
\m00_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_6_8_n_2,
      I1 => mem_reg_r2_128_191_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_6_8_n_2,
      O => \m00_data_reg[8]_i_12_n_0\
    );
\m00_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_6_8_n_2,
      I1 => mem_reg_r2_384_447_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_6_8_n_2,
      O => \m00_data_reg[8]_i_13_n_0\
    );
\m00_data_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_6_8_n_2,
      I1 => mem_reg_r2_1664_1727_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_6_8_n_2,
      O => \m00_data_reg[8]_i_6_n_0\
    );
\m00_data_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_6_8_n_2,
      I1 => mem_reg_r2_1920_1983_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_6_8_n_2,
      O => \m00_data_reg[8]_i_7_n_0\
    );
\m00_data_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_6_8_n_2,
      I1 => mem_reg_r2_1152_1215_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_6_8_n_2,
      O => \m00_data_reg[8]_i_8_n_0\
    );
\m00_data_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_6_8_n_2,
      I1 => mem_reg_r2_1408_1471_6_8_n_2,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_6_8_n_2,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_6_8_n_2,
      O => \m00_data_reg[8]_i_9_n_0\
    );
\m00_data_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_data_reg_reg[9]_i_2_n_0\,
      I1 => \m00_data_reg_reg[9]_i_3_n_0\,
      I2 => rd_ptr_reg_reg_rep(10),
      I3 => \m00_data_reg_reg[9]_i_4_n_0\,
      I4 => rd_ptr_reg_reg_rep(9),
      I5 => \m00_data_reg_reg[9]_i_5_n_0\,
      O => m00_data_reg0(9)
    );
\m00_data_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_704_767_9_11_n_0,
      I1 => mem_reg_r2_640_703_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_576_639_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_512_575_9_11_n_0,
      O => \m00_data_reg[9]_i_10_n_0\
    );
\m00_data_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_960_1023_9_11_n_0,
      I1 => mem_reg_r2_896_959_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_832_895_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_768_831_9_11_n_0,
      O => \m00_data_reg[9]_i_11_n_0\
    );
\m00_data_reg[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_192_255_9_11_n_0,
      I1 => mem_reg_r2_128_191_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_64_127_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_0_63_9_11_n_0,
      O => \m00_data_reg[9]_i_12_n_0\
    );
\m00_data_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_448_511_9_11_n_0,
      I1 => mem_reg_r2_384_447_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_320_383_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_256_319_9_11_n_0,
      O => \m00_data_reg[9]_i_13_n_0\
    );
\m00_data_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1728_1791_9_11_n_0,
      I1 => mem_reg_r2_1664_1727_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1600_1663_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1536_1599_9_11_n_0,
      O => \m00_data_reg[9]_i_6_n_0\
    );
\m00_data_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1984_2047_9_11_n_0,
      I1 => mem_reg_r2_1920_1983_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1856_1919_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1792_1855_9_11_n_0,
      O => \m00_data_reg[9]_i_7_n_0\
    );
\m00_data_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1216_1279_9_11_n_0,
      I1 => mem_reg_r2_1152_1215_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1088_1151_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1024_1087_9_11_n_0,
      O => \m00_data_reg[9]_i_8_n_0\
    );
\m00_data_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r2_1472_1535_9_11_n_0,
      I1 => mem_reg_r2_1408_1471_9_11_n_0,
      I2 => rd_ptr_reg_reg_rep(7),
      I3 => mem_reg_r2_1344_1407_9_11_n_0,
      I4 => rd_ptr_reg_reg_rep(6),
      I5 => mem_reg_r2_1280_1343_9_11_n_0,
      O => \m00_data_reg[9]_i_9_n_0\
    );
\m00_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(0),
      Q => m00_axis_tdata(0)
    );
\m00_data_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[0]_i_6_n_0\,
      I1 => \m00_data_reg[0]_i_7_n_0\,
      O => \m00_data_reg_reg[0]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[0]_i_8_n_0\,
      I1 => \m00_data_reg[0]_i_9_n_0\,
      O => \m00_data_reg_reg[0]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[0]_i_10_n_0\,
      I1 => \m00_data_reg[0]_i_11_n_0\,
      O => \m00_data_reg_reg[0]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[0]_i_12_n_0\,
      I1 => \m00_data_reg[0]_i_13_n_0\,
      O => \m00_data_reg_reg[0]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(10),
      Q => m00_axis_tdata(10)
    );
\m00_data_reg_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[10]_i_6_n_0\,
      I1 => \m00_data_reg[10]_i_7_n_0\,
      O => \m00_data_reg_reg[10]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[10]_i_8_n_0\,
      I1 => \m00_data_reg[10]_i_9_n_0\,
      O => \m00_data_reg_reg[10]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[10]_i_10_n_0\,
      I1 => \m00_data_reg[10]_i_11_n_0\,
      O => \m00_data_reg_reg[10]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[10]_i_12_n_0\,
      I1 => \m00_data_reg[10]_i_13_n_0\,
      O => \m00_data_reg_reg[10]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(11),
      Q => m00_axis_tdata(11)
    );
\m00_data_reg_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[11]_i_6_n_0\,
      I1 => \m00_data_reg[11]_i_7_n_0\,
      O => \m00_data_reg_reg[11]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[11]_i_8_n_0\,
      I1 => \m00_data_reg[11]_i_9_n_0\,
      O => \m00_data_reg_reg[11]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[11]_i_10_n_0\,
      I1 => \m00_data_reg[11]_i_11_n_0\,
      O => \m00_data_reg_reg[11]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[11]_i_12_n_0\,
      I1 => \m00_data_reg[11]_i_13_n_0\,
      O => \m00_data_reg_reg[11]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(12),
      Q => m00_axis_tdata(12)
    );
\m00_data_reg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[12]_i_6_n_0\,
      I1 => \m00_data_reg[12]_i_7_n_0\,
      O => \m00_data_reg_reg[12]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[12]_i_8_n_0\,
      I1 => \m00_data_reg[12]_i_9_n_0\,
      O => \m00_data_reg_reg[12]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[12]_i_10_n_0\,
      I1 => \m00_data_reg[12]_i_11_n_0\,
      O => \m00_data_reg_reg[12]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[12]_i_12_n_0\,
      I1 => \m00_data_reg[12]_i_13_n_0\,
      O => \m00_data_reg_reg[12]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(13),
      Q => m00_axis_tdata(13)
    );
\m00_data_reg_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[13]_i_6_n_0\,
      I1 => \m00_data_reg[13]_i_7_n_0\,
      O => \m00_data_reg_reg[13]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[13]_i_8_n_0\,
      I1 => \m00_data_reg[13]_i_9_n_0\,
      O => \m00_data_reg_reg[13]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[13]_i_10_n_0\,
      I1 => \m00_data_reg[13]_i_11_n_0\,
      O => \m00_data_reg_reg[13]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[13]_i_12_n_0\,
      I1 => \m00_data_reg[13]_i_13_n_0\,
      O => \m00_data_reg_reg[13]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(14),
      Q => m00_axis_tdata(14)
    );
\m00_data_reg_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[14]_i_6_n_0\,
      I1 => \m00_data_reg[14]_i_7_n_0\,
      O => \m00_data_reg_reg[14]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[14]_i_8_n_0\,
      I1 => \m00_data_reg[14]_i_9_n_0\,
      O => \m00_data_reg_reg[14]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[14]_i_10_n_0\,
      I1 => \m00_data_reg[14]_i_11_n_0\,
      O => \m00_data_reg_reg[14]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[14]_i_12_n_0\,
      I1 => \m00_data_reg[14]_i_13_n_0\,
      O => \m00_data_reg_reg[14]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(15),
      Q => m00_axis_tdata(15)
    );
\m00_data_reg_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[15]_i_7_n_0\,
      I1 => \m00_data_reg[15]_i_8_n_0\,
      O => \m00_data_reg_reg[15]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[15]_i_9_n_0\,
      I1 => \m00_data_reg[15]_i_10_n_0\,
      O => \m00_data_reg_reg[15]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[15]_i_11_n_0\,
      I1 => \m00_data_reg[15]_i_12_n_0\,
      O => \m00_data_reg_reg[15]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[15]_i_13_n_0\,
      I1 => \m00_data_reg[15]_i_14_n_0\,
      O => \m00_data_reg_reg[15]_i_6_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(1),
      Q => m00_axis_tdata(1)
    );
\m00_data_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[1]_i_6_n_0\,
      I1 => \m00_data_reg[1]_i_7_n_0\,
      O => \m00_data_reg_reg[1]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[1]_i_8_n_0\,
      I1 => \m00_data_reg[1]_i_9_n_0\,
      O => \m00_data_reg_reg[1]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[1]_i_10_n_0\,
      I1 => \m00_data_reg[1]_i_11_n_0\,
      O => \m00_data_reg_reg[1]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[1]_i_12_n_0\,
      I1 => \m00_data_reg[1]_i_13_n_0\,
      O => \m00_data_reg_reg[1]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(2),
      Q => m00_axis_tdata(2)
    );
\m00_data_reg_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[2]_i_6_n_0\,
      I1 => \m00_data_reg[2]_i_7_n_0\,
      O => \m00_data_reg_reg[2]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[2]_i_8_n_0\,
      I1 => \m00_data_reg[2]_i_9_n_0\,
      O => \m00_data_reg_reg[2]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[2]_i_10_n_0\,
      I1 => \m00_data_reg[2]_i_11_n_0\,
      O => \m00_data_reg_reg[2]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[2]_i_12_n_0\,
      I1 => \m00_data_reg[2]_i_13_n_0\,
      O => \m00_data_reg_reg[2]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(3),
      Q => m00_axis_tdata(3)
    );
\m00_data_reg_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[3]_i_6_n_0\,
      I1 => \m00_data_reg[3]_i_7_n_0\,
      O => \m00_data_reg_reg[3]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[3]_i_8_n_0\,
      I1 => \m00_data_reg[3]_i_9_n_0\,
      O => \m00_data_reg_reg[3]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[3]_i_10_n_0\,
      I1 => \m00_data_reg[3]_i_11_n_0\,
      O => \m00_data_reg_reg[3]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[3]_i_12_n_0\,
      I1 => \m00_data_reg[3]_i_13_n_0\,
      O => \m00_data_reg_reg[3]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(4),
      Q => m00_axis_tdata(4)
    );
\m00_data_reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[4]_i_6_n_0\,
      I1 => \m00_data_reg[4]_i_7_n_0\,
      O => \m00_data_reg_reg[4]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[4]_i_8_n_0\,
      I1 => \m00_data_reg[4]_i_9_n_0\,
      O => \m00_data_reg_reg[4]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[4]_i_10_n_0\,
      I1 => \m00_data_reg[4]_i_11_n_0\,
      O => \m00_data_reg_reg[4]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[4]_i_12_n_0\,
      I1 => \m00_data_reg[4]_i_13_n_0\,
      O => \m00_data_reg_reg[4]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(5),
      Q => m00_axis_tdata(5)
    );
\m00_data_reg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[5]_i_6_n_0\,
      I1 => \m00_data_reg[5]_i_7_n_0\,
      O => \m00_data_reg_reg[5]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[5]_i_8_n_0\,
      I1 => \m00_data_reg[5]_i_9_n_0\,
      O => \m00_data_reg_reg[5]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[5]_i_10_n_0\,
      I1 => \m00_data_reg[5]_i_11_n_0\,
      O => \m00_data_reg_reg[5]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[5]_i_12_n_0\,
      I1 => \m00_data_reg[5]_i_13_n_0\,
      O => \m00_data_reg_reg[5]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(6),
      Q => m00_axis_tdata(6)
    );
\m00_data_reg_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[6]_i_6_n_0\,
      I1 => \m00_data_reg[6]_i_7_n_0\,
      O => \m00_data_reg_reg[6]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[6]_i_8_n_0\,
      I1 => \m00_data_reg[6]_i_9_n_0\,
      O => \m00_data_reg_reg[6]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[6]_i_10_n_0\,
      I1 => \m00_data_reg[6]_i_11_n_0\,
      O => \m00_data_reg_reg[6]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[6]_i_12_n_0\,
      I1 => \m00_data_reg[6]_i_13_n_0\,
      O => \m00_data_reg_reg[6]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(7),
      Q => m00_axis_tdata(7)
    );
\m00_data_reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[7]_i_6_n_0\,
      I1 => \m00_data_reg[7]_i_7_n_0\,
      O => \m00_data_reg_reg[7]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[7]_i_8_n_0\,
      I1 => \m00_data_reg[7]_i_9_n_0\,
      O => \m00_data_reg_reg[7]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[7]_i_10_n_0\,
      I1 => \m00_data_reg[7]_i_11_n_0\,
      O => \m00_data_reg_reg[7]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[7]_i_12_n_0\,
      I1 => \m00_data_reg[7]_i_13_n_0\,
      O => \m00_data_reg_reg[7]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(8),
      Q => m00_axis_tdata(8)
    );
\m00_data_reg_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[8]_i_6_n_0\,
      I1 => \m00_data_reg[8]_i_7_n_0\,
      O => \m00_data_reg_reg[8]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[8]_i_8_n_0\,
      I1 => \m00_data_reg[8]_i_9_n_0\,
      O => \m00_data_reg_reg[8]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[8]_i_10_n_0\,
      I1 => \m00_data_reg[8]_i_11_n_0\,
      O => \m00_data_reg_reg[8]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[8]_i_12_n_0\,
      I1 => \m00_data_reg[8]_i_13_n_0\,
      O => \m00_data_reg_reg[8]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m00_data_reg0(9),
      Q => m00_axis_tdata(9)
    );
\m00_data_reg_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[9]_i_6_n_0\,
      I1 => \m00_data_reg[9]_i_7_n_0\,
      O => \m00_data_reg_reg[9]_i_2_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[9]_i_8_n_0\,
      I1 => \m00_data_reg[9]_i_9_n_0\,
      O => \m00_data_reg_reg[9]_i_3_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[9]_i_10_n_0\,
      I1 => \m00_data_reg[9]_i_11_n_0\,
      O => \m00_data_reg_reg[9]_i_4_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m00_data_reg_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m00_data_reg[9]_i_12_n_0\,
      I1 => \m00_data_reg[9]_i_13_n_0\,
      O => \m00_data_reg_reg[9]_i_5_n_0\,
      S => rd_ptr_reg_reg_rep(8)
    );
\m01_data_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[0]_i_2_n_0\,
      I1 => \m01_data_reg_reg[0]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[0]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[0]_i_5_n_0\,
      O => m02_data_reg0(0)
    );
\m01_data_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_0_2_n_0,
      I1 => mem_reg_r1_640_703_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_0_2_n_0,
      O => \m01_data_reg[0]_i_10_n_0\
    );
\m01_data_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_0_2_n_0,
      I1 => mem_reg_r1_896_959_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_0_2_n_0,
      O => \m01_data_reg[0]_i_11_n_0\
    );
\m01_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_0_2_n_0,
      I1 => mem_reg_r1_128_191_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_0_2_n_0,
      O => \m01_data_reg[0]_i_12_n_0\
    );
\m01_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_0_2_n_0,
      I1 => mem_reg_r1_384_447_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_0_2_n_0,
      O => \m01_data_reg[0]_i_13_n_0\
    );
\m01_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_0_2_n_0,
      I1 => mem_reg_r1_1664_1727_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_0_2_n_0,
      O => \m01_data_reg[0]_i_6_n_0\
    );
\m01_data_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_0_2_n_0,
      I1 => mem_reg_r1_1920_1983_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_0_2_n_0,
      O => \m01_data_reg[0]_i_7_n_0\
    );
\m01_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_0_2_n_0,
      I1 => mem_reg_r1_1152_1215_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_0_2_n_0,
      O => \m01_data_reg[0]_i_8_n_0\
    );
\m01_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_0_2_n_0,
      I1 => mem_reg_r1_1408_1471_0_2_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_0_2_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_0_2_n_0,
      O => \m01_data_reg[0]_i_9_n_0\
    );
\m01_data_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[10]_i_2_n_0\,
      I1 => \m01_data_reg_reg[10]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[10]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[10]_i_5_n_0\,
      O => m02_data_reg0(10)
    );
\m01_data_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_9_11_n_1,
      I1 => mem_reg_r1_640_703_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_9_11_n_1,
      O => \m01_data_reg[10]_i_10_n_0\
    );
\m01_data_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_9_11_n_1,
      I1 => mem_reg_r1_896_959_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_9_11_n_1,
      O => \m01_data_reg[10]_i_11_n_0\
    );
\m01_data_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_9_11_n_1,
      I1 => mem_reg_r1_128_191_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_9_11_n_1,
      O => \m01_data_reg[10]_i_12_n_0\
    );
\m01_data_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_9_11_n_1,
      I1 => mem_reg_r1_384_447_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_9_11_n_1,
      O => \m01_data_reg[10]_i_13_n_0\
    );
\m01_data_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_9_11_n_1,
      I1 => mem_reg_r1_1664_1727_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_9_11_n_1,
      O => \m01_data_reg[10]_i_6_n_0\
    );
\m01_data_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_9_11_n_1,
      I1 => mem_reg_r1_1920_1983_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_9_11_n_1,
      O => \m01_data_reg[10]_i_7_n_0\
    );
\m01_data_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_9_11_n_1,
      I1 => mem_reg_r1_1152_1215_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_9_11_n_1,
      O => \m01_data_reg[10]_i_8_n_0\
    );
\m01_data_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_9_11_n_1,
      I1 => mem_reg_r1_1408_1471_9_11_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_9_11_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_9_11_n_1,
      O => \m01_data_reg[10]_i_9_n_0\
    );
\m01_data_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[11]_i_2_n_0\,
      I1 => \m01_data_reg_reg[11]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[11]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[11]_i_5_n_0\,
      O => m02_data_reg0(11)
    );
\m01_data_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_9_11_n_2,
      I1 => mem_reg_r1_640_703_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_9_11_n_2,
      O => \m01_data_reg[11]_i_10_n_0\
    );
\m01_data_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_9_11_n_2,
      I1 => mem_reg_r1_896_959_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_9_11_n_2,
      O => \m01_data_reg[11]_i_11_n_0\
    );
\m01_data_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_9_11_n_2,
      I1 => mem_reg_r1_128_191_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_9_11_n_2,
      O => \m01_data_reg[11]_i_12_n_0\
    );
\m01_data_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_9_11_n_2,
      I1 => mem_reg_r1_384_447_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_9_11_n_2,
      O => \m01_data_reg[11]_i_13_n_0\
    );
\m01_data_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_9_11_n_2,
      I1 => mem_reg_r1_1664_1727_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_9_11_n_2,
      O => \m01_data_reg[11]_i_6_n_0\
    );
\m01_data_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_9_11_n_2,
      I1 => mem_reg_r1_1920_1983_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_9_11_n_2,
      O => \m01_data_reg[11]_i_7_n_0\
    );
\m01_data_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_9_11_n_2,
      I1 => mem_reg_r1_1152_1215_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_9_11_n_2,
      O => \m01_data_reg[11]_i_8_n_0\
    );
\m01_data_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_9_11_n_2,
      I1 => mem_reg_r1_1408_1471_9_11_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_9_11_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_9_11_n_2,
      O => \m01_data_reg[11]_i_9_n_0\
    );
\m01_data_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[12]_i_2_n_0\,
      I1 => \m01_data_reg_reg[12]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[12]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[12]_i_5_n_0\,
      O => m02_data_reg0(12)
    );
\m01_data_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_12_14_n_0,
      I1 => mem_reg_r1_640_703_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_12_14_n_0,
      O => \m01_data_reg[12]_i_10_n_0\
    );
\m01_data_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_12_14_n_0,
      I1 => mem_reg_r1_896_959_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_12_14_n_0,
      O => \m01_data_reg[12]_i_11_n_0\
    );
\m01_data_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_12_14_n_0,
      I1 => mem_reg_r1_128_191_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_12_14_n_0,
      O => \m01_data_reg[12]_i_12_n_0\
    );
\m01_data_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_12_14_n_0,
      I1 => mem_reg_r1_384_447_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_12_14_n_0,
      O => \m01_data_reg[12]_i_13_n_0\
    );
\m01_data_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_12_14_n_0,
      I1 => mem_reg_r1_1664_1727_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_12_14_n_0,
      O => \m01_data_reg[12]_i_6_n_0\
    );
\m01_data_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_12_14_n_0,
      I1 => mem_reg_r1_1920_1983_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_12_14_n_0,
      O => \m01_data_reg[12]_i_7_n_0\
    );
\m01_data_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_12_14_n_0,
      I1 => mem_reg_r1_1152_1215_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_12_14_n_0,
      O => \m01_data_reg[12]_i_8_n_0\
    );
\m01_data_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_12_14_n_0,
      I1 => mem_reg_r1_1408_1471_12_14_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_12_14_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_12_14_n_0,
      O => \m01_data_reg[12]_i_9_n_0\
    );
\m01_data_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[13]_i_2_n_0\,
      I1 => \m01_data_reg_reg[13]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[13]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[13]_i_5_n_0\,
      O => m02_data_reg0(13)
    );
\m01_data_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_12_14_n_1,
      I1 => mem_reg_r1_640_703_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_12_14_n_1,
      O => \m01_data_reg[13]_i_10_n_0\
    );
\m01_data_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_12_14_n_1,
      I1 => mem_reg_r1_896_959_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_12_14_n_1,
      O => \m01_data_reg[13]_i_11_n_0\
    );
\m01_data_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_12_14_n_1,
      I1 => mem_reg_r1_128_191_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_12_14_n_1,
      O => \m01_data_reg[13]_i_12_n_0\
    );
\m01_data_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_12_14_n_1,
      I1 => mem_reg_r1_384_447_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_12_14_n_1,
      O => \m01_data_reg[13]_i_13_n_0\
    );
\m01_data_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_12_14_n_1,
      I1 => mem_reg_r1_1664_1727_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_12_14_n_1,
      O => \m01_data_reg[13]_i_6_n_0\
    );
\m01_data_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_12_14_n_1,
      I1 => mem_reg_r1_1920_1983_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_12_14_n_1,
      O => \m01_data_reg[13]_i_7_n_0\
    );
\m01_data_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_12_14_n_1,
      I1 => mem_reg_r1_1152_1215_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_12_14_n_1,
      O => \m01_data_reg[13]_i_8_n_0\
    );
\m01_data_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_12_14_n_1,
      I1 => mem_reg_r1_1408_1471_12_14_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_12_14_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_12_14_n_1,
      O => \m01_data_reg[13]_i_9_n_0\
    );
\m01_data_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[14]_i_2_n_0\,
      I1 => \m01_data_reg_reg[14]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[14]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[14]_i_5_n_0\,
      O => m02_data_reg0(14)
    );
\m01_data_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_12_14_n_2,
      I1 => mem_reg_r1_640_703_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_12_14_n_2,
      O => \m01_data_reg[14]_i_10_n_0\
    );
\m01_data_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_12_14_n_2,
      I1 => mem_reg_r1_896_959_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_12_14_n_2,
      O => \m01_data_reg[14]_i_11_n_0\
    );
\m01_data_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_12_14_n_2,
      I1 => mem_reg_r1_128_191_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_12_14_n_2,
      O => \m01_data_reg[14]_i_12_n_0\
    );
\m01_data_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_12_14_n_2,
      I1 => mem_reg_r1_384_447_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_12_14_n_2,
      O => \m01_data_reg[14]_i_13_n_0\
    );
\m01_data_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_12_14_n_2,
      I1 => mem_reg_r1_1664_1727_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_12_14_n_2,
      O => \m01_data_reg[14]_i_6_n_0\
    );
\m01_data_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_12_14_n_2,
      I1 => mem_reg_r1_1920_1983_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_12_14_n_2,
      O => \m01_data_reg[14]_i_7_n_0\
    );
\m01_data_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_12_14_n_2,
      I1 => mem_reg_r1_1152_1215_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_12_14_n_2,
      O => \m01_data_reg[14]_i_8_n_0\
    );
\m01_data_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_12_14_n_2,
      I1 => mem_reg_r1_1408_1471_12_14_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_12_14_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_12_14_n_2,
      O => \m01_data_reg[14]_i_9_n_0\
    );
\m01_data_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[15]_i_2_n_0\,
      I1 => \m01_data_reg_reg[15]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[15]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[15]_i_5_n_0\,
      O => m02_data_reg0(15)
    );
\m01_data_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_15_15_n_0,
      I1 => mem_reg_r1_640_703_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_15_15_n_0,
      O => \m01_data_reg[15]_i_10_n_0\
    );
\m01_data_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_15_15_n_0,
      I1 => mem_reg_r1_896_959_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_15_15_n_0,
      O => \m01_data_reg[15]_i_11_n_0\
    );
\m01_data_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_15_15_n_0,
      I1 => mem_reg_r1_128_191_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_15_15_n_0,
      O => \m01_data_reg[15]_i_12_n_0\
    );
\m01_data_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_15_15_n_0,
      I1 => mem_reg_r1_384_447_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_15_15_n_0,
      O => \m01_data_reg[15]_i_13_n_0\
    );
\m01_data_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_15_15_n_0,
      I1 => mem_reg_r1_1664_1727_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_15_15_n_0,
      O => \m01_data_reg[15]_i_6_n_0\
    );
\m01_data_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_15_15_n_0,
      I1 => mem_reg_r1_1920_1983_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_15_15_n_0,
      O => \m01_data_reg[15]_i_7_n_0\
    );
\m01_data_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_15_15_n_0,
      I1 => mem_reg_r1_1152_1215_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_15_15_n_0,
      O => \m01_data_reg[15]_i_8_n_0\
    );
\m01_data_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_15_15_n_0,
      I1 => mem_reg_r1_1408_1471_15_15_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_15_15_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_15_15_n_0,
      O => \m01_data_reg[15]_i_9_n_0\
    );
\m01_data_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[1]_i_2_n_0\,
      I1 => \m01_data_reg_reg[1]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[1]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[1]_i_5_n_0\,
      O => m02_data_reg0(1)
    );
\m01_data_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_0_2_n_1,
      I1 => mem_reg_r1_640_703_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_0_2_n_1,
      O => \m01_data_reg[1]_i_10_n_0\
    );
\m01_data_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_0_2_n_1,
      I1 => mem_reg_r1_896_959_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_0_2_n_1,
      O => \m01_data_reg[1]_i_11_n_0\
    );
\m01_data_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_0_2_n_1,
      I1 => mem_reg_r1_128_191_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_0_2_n_1,
      O => \m01_data_reg[1]_i_12_n_0\
    );
\m01_data_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_0_2_n_1,
      I1 => mem_reg_r1_384_447_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_0_2_n_1,
      O => \m01_data_reg[1]_i_13_n_0\
    );
\m01_data_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_0_2_n_1,
      I1 => mem_reg_r1_1664_1727_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_0_2_n_1,
      O => \m01_data_reg[1]_i_6_n_0\
    );
\m01_data_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_0_2_n_1,
      I1 => mem_reg_r1_1920_1983_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_0_2_n_1,
      O => \m01_data_reg[1]_i_7_n_0\
    );
\m01_data_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_0_2_n_1,
      I1 => mem_reg_r1_1152_1215_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_0_2_n_1,
      O => \m01_data_reg[1]_i_8_n_0\
    );
\m01_data_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_0_2_n_1,
      I1 => mem_reg_r1_1408_1471_0_2_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_0_2_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_0_2_n_1,
      O => \m01_data_reg[1]_i_9_n_0\
    );
\m01_data_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[2]_i_2_n_0\,
      I1 => \m01_data_reg_reg[2]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[2]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[2]_i_5_n_0\,
      O => m02_data_reg0(2)
    );
\m01_data_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_0_2_n_2,
      I1 => mem_reg_r1_640_703_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_0_2_n_2,
      O => \m01_data_reg[2]_i_10_n_0\
    );
\m01_data_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_0_2_n_2,
      I1 => mem_reg_r1_896_959_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_0_2_n_2,
      O => \m01_data_reg[2]_i_11_n_0\
    );
\m01_data_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_0_2_n_2,
      I1 => mem_reg_r1_128_191_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_0_2_n_2,
      O => \m01_data_reg[2]_i_12_n_0\
    );
\m01_data_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_0_2_n_2,
      I1 => mem_reg_r1_384_447_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_0_2_n_2,
      O => \m01_data_reg[2]_i_13_n_0\
    );
\m01_data_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_0_2_n_2,
      I1 => mem_reg_r1_1664_1727_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_0_2_n_2,
      O => \m01_data_reg[2]_i_6_n_0\
    );
\m01_data_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_0_2_n_2,
      I1 => mem_reg_r1_1920_1983_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_0_2_n_2,
      O => \m01_data_reg[2]_i_7_n_0\
    );
\m01_data_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_0_2_n_2,
      I1 => mem_reg_r1_1152_1215_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_0_2_n_2,
      O => \m01_data_reg[2]_i_8_n_0\
    );
\m01_data_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_0_2_n_2,
      I1 => mem_reg_r1_1408_1471_0_2_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_0_2_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_0_2_n_2,
      O => \m01_data_reg[2]_i_9_n_0\
    );
\m01_data_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[3]_i_2_n_0\,
      I1 => \m01_data_reg_reg[3]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[3]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[3]_i_5_n_0\,
      O => m02_data_reg0(3)
    );
\m01_data_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_3_5_n_0,
      I1 => mem_reg_r1_640_703_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_3_5_n_0,
      O => \m01_data_reg[3]_i_10_n_0\
    );
\m01_data_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_3_5_n_0,
      I1 => mem_reg_r1_896_959_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_3_5_n_0,
      O => \m01_data_reg[3]_i_11_n_0\
    );
\m01_data_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_3_5_n_0,
      I1 => mem_reg_r1_128_191_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_3_5_n_0,
      O => \m01_data_reg[3]_i_12_n_0\
    );
\m01_data_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_3_5_n_0,
      I1 => mem_reg_r1_384_447_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_3_5_n_0,
      O => \m01_data_reg[3]_i_13_n_0\
    );
\m01_data_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_3_5_n_0,
      I1 => mem_reg_r1_1664_1727_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_3_5_n_0,
      O => \m01_data_reg[3]_i_6_n_0\
    );
\m01_data_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_3_5_n_0,
      I1 => mem_reg_r1_1920_1983_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_3_5_n_0,
      O => \m01_data_reg[3]_i_7_n_0\
    );
\m01_data_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_3_5_n_0,
      I1 => mem_reg_r1_1152_1215_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_3_5_n_0,
      O => \m01_data_reg[3]_i_8_n_0\
    );
\m01_data_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_3_5_n_0,
      I1 => mem_reg_r1_1408_1471_3_5_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_3_5_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_3_5_n_0,
      O => \m01_data_reg[3]_i_9_n_0\
    );
\m01_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[4]_i_2_n_0\,
      I1 => \m01_data_reg_reg[4]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[4]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[4]_i_5_n_0\,
      O => m02_data_reg0(4)
    );
\m01_data_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_3_5_n_1,
      I1 => mem_reg_r1_640_703_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_3_5_n_1,
      O => \m01_data_reg[4]_i_10_n_0\
    );
\m01_data_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_3_5_n_1,
      I1 => mem_reg_r1_896_959_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_3_5_n_1,
      O => \m01_data_reg[4]_i_11_n_0\
    );
\m01_data_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_3_5_n_1,
      I1 => mem_reg_r1_128_191_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_3_5_n_1,
      O => \m01_data_reg[4]_i_12_n_0\
    );
\m01_data_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_3_5_n_1,
      I1 => mem_reg_r1_384_447_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_3_5_n_1,
      O => \m01_data_reg[4]_i_13_n_0\
    );
\m01_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_3_5_n_1,
      I1 => mem_reg_r1_1664_1727_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_3_5_n_1,
      O => \m01_data_reg[4]_i_6_n_0\
    );
\m01_data_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_3_5_n_1,
      I1 => mem_reg_r1_1920_1983_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_3_5_n_1,
      O => \m01_data_reg[4]_i_7_n_0\
    );
\m01_data_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_3_5_n_1,
      I1 => mem_reg_r1_1152_1215_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_3_5_n_1,
      O => \m01_data_reg[4]_i_8_n_0\
    );
\m01_data_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_3_5_n_1,
      I1 => mem_reg_r1_1408_1471_3_5_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_3_5_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_3_5_n_1,
      O => \m01_data_reg[4]_i_9_n_0\
    );
\m01_data_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[5]_i_2_n_0\,
      I1 => \m01_data_reg_reg[5]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[5]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[5]_i_5_n_0\,
      O => m02_data_reg0(5)
    );
\m01_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_3_5_n_2,
      I1 => mem_reg_r1_640_703_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_3_5_n_2,
      O => \m01_data_reg[5]_i_10_n_0\
    );
\m01_data_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_3_5_n_2,
      I1 => mem_reg_r1_896_959_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_3_5_n_2,
      O => \m01_data_reg[5]_i_11_n_0\
    );
\m01_data_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_3_5_n_2,
      I1 => mem_reg_r1_128_191_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_3_5_n_2,
      O => \m01_data_reg[5]_i_12_n_0\
    );
\m01_data_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_3_5_n_2,
      I1 => mem_reg_r1_384_447_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_3_5_n_2,
      O => \m01_data_reg[5]_i_13_n_0\
    );
\m01_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_3_5_n_2,
      I1 => mem_reg_r1_1664_1727_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_3_5_n_2,
      O => \m01_data_reg[5]_i_6_n_0\
    );
\m01_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_3_5_n_2,
      I1 => mem_reg_r1_1920_1983_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_3_5_n_2,
      O => \m01_data_reg[5]_i_7_n_0\
    );
\m01_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_3_5_n_2,
      I1 => mem_reg_r1_1152_1215_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_3_5_n_2,
      O => \m01_data_reg[5]_i_8_n_0\
    );
\m01_data_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_3_5_n_2,
      I1 => mem_reg_r1_1408_1471_3_5_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_3_5_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_3_5_n_2,
      O => \m01_data_reg[5]_i_9_n_0\
    );
\m01_data_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[6]_i_2_n_0\,
      I1 => \m01_data_reg_reg[6]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[6]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[6]_i_5_n_0\,
      O => m02_data_reg0(6)
    );
\m01_data_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_6_8_n_0,
      I1 => mem_reg_r1_640_703_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_6_8_n_0,
      O => \m01_data_reg[6]_i_10_n_0\
    );
\m01_data_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_6_8_n_0,
      I1 => mem_reg_r1_896_959_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_6_8_n_0,
      O => \m01_data_reg[6]_i_11_n_0\
    );
\m01_data_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_6_8_n_0,
      I1 => mem_reg_r1_128_191_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_6_8_n_0,
      O => \m01_data_reg[6]_i_12_n_0\
    );
\m01_data_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_6_8_n_0,
      I1 => mem_reg_r1_384_447_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_6_8_n_0,
      O => \m01_data_reg[6]_i_13_n_0\
    );
\m01_data_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_6_8_n_0,
      I1 => mem_reg_r1_1664_1727_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_6_8_n_0,
      O => \m01_data_reg[6]_i_6_n_0\
    );
\m01_data_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_6_8_n_0,
      I1 => mem_reg_r1_1920_1983_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_6_8_n_0,
      O => \m01_data_reg[6]_i_7_n_0\
    );
\m01_data_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_6_8_n_0,
      I1 => mem_reg_r1_1152_1215_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_6_8_n_0,
      O => \m01_data_reg[6]_i_8_n_0\
    );
\m01_data_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_6_8_n_0,
      I1 => mem_reg_r1_1408_1471_6_8_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_6_8_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_6_8_n_0,
      O => \m01_data_reg[6]_i_9_n_0\
    );
\m01_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[7]_i_2_n_0\,
      I1 => \m01_data_reg_reg[7]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[7]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[7]_i_5_n_0\,
      O => m02_data_reg0(7)
    );
\m01_data_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_6_8_n_1,
      I1 => mem_reg_r1_640_703_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_6_8_n_1,
      O => \m01_data_reg[7]_i_10_n_0\
    );
\m01_data_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_6_8_n_1,
      I1 => mem_reg_r1_896_959_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_6_8_n_1,
      O => \m01_data_reg[7]_i_11_n_0\
    );
\m01_data_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_6_8_n_1,
      I1 => mem_reg_r1_128_191_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_6_8_n_1,
      O => \m01_data_reg[7]_i_12_n_0\
    );
\m01_data_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_6_8_n_1,
      I1 => mem_reg_r1_384_447_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_6_8_n_1,
      O => \m01_data_reg[7]_i_13_n_0\
    );
\m01_data_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_6_8_n_1,
      I1 => mem_reg_r1_1664_1727_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_6_8_n_1,
      O => \m01_data_reg[7]_i_6_n_0\
    );
\m01_data_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_6_8_n_1,
      I1 => mem_reg_r1_1920_1983_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_6_8_n_1,
      O => \m01_data_reg[7]_i_7_n_0\
    );
\m01_data_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_6_8_n_1,
      I1 => mem_reg_r1_1152_1215_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_6_8_n_1,
      O => \m01_data_reg[7]_i_8_n_0\
    );
\m01_data_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_6_8_n_1,
      I1 => mem_reg_r1_1408_1471_6_8_n_1,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_6_8_n_1,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_6_8_n_1,
      O => \m01_data_reg[7]_i_9_n_0\
    );
\m01_data_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[8]_i_2_n_0\,
      I1 => \m01_data_reg_reg[8]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[8]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[8]_i_5_n_0\,
      O => m02_data_reg0(8)
    );
\m01_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_6_8_n_2,
      I1 => mem_reg_r1_640_703_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_6_8_n_2,
      O => \m01_data_reg[8]_i_10_n_0\
    );
\m01_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_6_8_n_2,
      I1 => mem_reg_r1_896_959_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_6_8_n_2,
      O => \m01_data_reg[8]_i_11_n_0\
    );
\m01_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_6_8_n_2,
      I1 => mem_reg_r1_128_191_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_6_8_n_2,
      O => \m01_data_reg[8]_i_12_n_0\
    );
\m01_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_6_8_n_2,
      I1 => mem_reg_r1_384_447_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_6_8_n_2,
      O => \m01_data_reg[8]_i_13_n_0\
    );
\m01_data_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_6_8_n_2,
      I1 => mem_reg_r1_1664_1727_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_6_8_n_2,
      O => \m01_data_reg[8]_i_6_n_0\
    );
\m01_data_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_6_8_n_2,
      I1 => mem_reg_r1_1920_1983_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_6_8_n_2,
      O => \m01_data_reg[8]_i_7_n_0\
    );
\m01_data_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_6_8_n_2,
      I1 => mem_reg_r1_1152_1215_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_6_8_n_2,
      O => \m01_data_reg[8]_i_8_n_0\
    );
\m01_data_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_6_8_n_2,
      I1 => mem_reg_r1_1408_1471_6_8_n_2,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_6_8_n_2,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_6_8_n_2,
      O => \m01_data_reg[8]_i_9_n_0\
    );
\m01_data_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m01_data_reg_reg[9]_i_2_n_0\,
      I1 => \m01_data_reg_reg[9]_i_3_n_0\,
      I2 => \rd_ptr_reg_reg_n_0_[10]\,
      I3 => \m01_data_reg_reg[9]_i_4_n_0\,
      I4 => \rd_ptr_reg_reg_n_0_[9]\,
      I5 => \m01_data_reg_reg[9]_i_5_n_0\,
      O => m02_data_reg0(9)
    );
\m01_data_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_704_767_9_11_n_0,
      I1 => mem_reg_r1_640_703_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_576_639_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_512_575_9_11_n_0,
      O => \m01_data_reg[9]_i_10_n_0\
    );
\m01_data_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_960_1023_9_11_n_0,
      I1 => mem_reg_r1_896_959_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_832_895_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_768_831_9_11_n_0,
      O => \m01_data_reg[9]_i_11_n_0\
    );
\m01_data_reg[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_192_255_9_11_n_0,
      I1 => mem_reg_r1_128_191_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_64_127_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_0_63_9_11_n_0,
      O => \m01_data_reg[9]_i_12_n_0\
    );
\m01_data_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_448_511_9_11_n_0,
      I1 => mem_reg_r1_384_447_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_320_383_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_256_319_9_11_n_0,
      O => \m01_data_reg[9]_i_13_n_0\
    );
\m01_data_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1728_1791_9_11_n_0,
      I1 => mem_reg_r1_1664_1727_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1600_1663_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1536_1599_9_11_n_0,
      O => \m01_data_reg[9]_i_6_n_0\
    );
\m01_data_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1984_2047_9_11_n_0,
      I1 => mem_reg_r1_1920_1983_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1856_1919_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1792_1855_9_11_n_0,
      O => \m01_data_reg[9]_i_7_n_0\
    );
\m01_data_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1216_1279_9_11_n_0,
      I1 => mem_reg_r1_1152_1215_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1088_1151_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1024_1087_9_11_n_0,
      O => \m01_data_reg[9]_i_8_n_0\
    );
\m01_data_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_r1_1472_1535_9_11_n_0,
      I1 => mem_reg_r1_1408_1471_9_11_n_0,
      I2 => \rd_ptr_reg_reg_n_0_[7]\,
      I3 => mem_reg_r1_1344_1407_9_11_n_0,
      I4 => \rd_ptr_reg_reg_n_0_[6]\,
      I5 => mem_reg_r1_1280_1343_9_11_n_0,
      O => \m01_data_reg[9]_i_9_n_0\
    );
\m01_data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(0),
      Q => m01_axis_tdata(0)
    );
\m01_data_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[0]_i_6_n_0\,
      I1 => \m01_data_reg[0]_i_7_n_0\,
      O => \m01_data_reg_reg[0]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[0]_i_8_n_0\,
      I1 => \m01_data_reg[0]_i_9_n_0\,
      O => \m01_data_reg_reg[0]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[0]_i_10_n_0\,
      I1 => \m01_data_reg[0]_i_11_n_0\,
      O => \m01_data_reg_reg[0]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[0]_i_12_n_0\,
      I1 => \m01_data_reg[0]_i_13_n_0\,
      O => \m01_data_reg_reg[0]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(10),
      Q => m01_axis_tdata(10)
    );
\m01_data_reg_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[10]_i_6_n_0\,
      I1 => \m01_data_reg[10]_i_7_n_0\,
      O => \m01_data_reg_reg[10]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[10]_i_8_n_0\,
      I1 => \m01_data_reg[10]_i_9_n_0\,
      O => \m01_data_reg_reg[10]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[10]_i_10_n_0\,
      I1 => \m01_data_reg[10]_i_11_n_0\,
      O => \m01_data_reg_reg[10]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[10]_i_12_n_0\,
      I1 => \m01_data_reg[10]_i_13_n_0\,
      O => \m01_data_reg_reg[10]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(11),
      Q => m01_axis_tdata(11)
    );
\m01_data_reg_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[11]_i_6_n_0\,
      I1 => \m01_data_reg[11]_i_7_n_0\,
      O => \m01_data_reg_reg[11]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[11]_i_8_n_0\,
      I1 => \m01_data_reg[11]_i_9_n_0\,
      O => \m01_data_reg_reg[11]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[11]_i_10_n_0\,
      I1 => \m01_data_reg[11]_i_11_n_0\,
      O => \m01_data_reg_reg[11]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[11]_i_12_n_0\,
      I1 => \m01_data_reg[11]_i_13_n_0\,
      O => \m01_data_reg_reg[11]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(12),
      Q => m01_axis_tdata(12)
    );
\m01_data_reg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[12]_i_6_n_0\,
      I1 => \m01_data_reg[12]_i_7_n_0\,
      O => \m01_data_reg_reg[12]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[12]_i_8_n_0\,
      I1 => \m01_data_reg[12]_i_9_n_0\,
      O => \m01_data_reg_reg[12]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[12]_i_10_n_0\,
      I1 => \m01_data_reg[12]_i_11_n_0\,
      O => \m01_data_reg_reg[12]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[12]_i_12_n_0\,
      I1 => \m01_data_reg[12]_i_13_n_0\,
      O => \m01_data_reg_reg[12]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(13),
      Q => m01_axis_tdata(13)
    );
\m01_data_reg_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[13]_i_6_n_0\,
      I1 => \m01_data_reg[13]_i_7_n_0\,
      O => \m01_data_reg_reg[13]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[13]_i_8_n_0\,
      I1 => \m01_data_reg[13]_i_9_n_0\,
      O => \m01_data_reg_reg[13]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[13]_i_10_n_0\,
      I1 => \m01_data_reg[13]_i_11_n_0\,
      O => \m01_data_reg_reg[13]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[13]_i_12_n_0\,
      I1 => \m01_data_reg[13]_i_13_n_0\,
      O => \m01_data_reg_reg[13]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(14),
      Q => m01_axis_tdata(14)
    );
\m01_data_reg_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[14]_i_6_n_0\,
      I1 => \m01_data_reg[14]_i_7_n_0\,
      O => \m01_data_reg_reg[14]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[14]_i_8_n_0\,
      I1 => \m01_data_reg[14]_i_9_n_0\,
      O => \m01_data_reg_reg[14]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[14]_i_10_n_0\,
      I1 => \m01_data_reg[14]_i_11_n_0\,
      O => \m01_data_reg_reg[14]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[14]_i_12_n_0\,
      I1 => \m01_data_reg[14]_i_13_n_0\,
      O => \m01_data_reg_reg[14]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(15),
      Q => m01_axis_tdata(15)
    );
\m01_data_reg_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[15]_i_6_n_0\,
      I1 => \m01_data_reg[15]_i_7_n_0\,
      O => \m01_data_reg_reg[15]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[15]_i_8_n_0\,
      I1 => \m01_data_reg[15]_i_9_n_0\,
      O => \m01_data_reg_reg[15]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[15]_i_10_n_0\,
      I1 => \m01_data_reg[15]_i_11_n_0\,
      O => \m01_data_reg_reg[15]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[15]_i_12_n_0\,
      I1 => \m01_data_reg[15]_i_13_n_0\,
      O => \m01_data_reg_reg[15]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(1),
      Q => m01_axis_tdata(1)
    );
\m01_data_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[1]_i_6_n_0\,
      I1 => \m01_data_reg[1]_i_7_n_0\,
      O => \m01_data_reg_reg[1]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[1]_i_8_n_0\,
      I1 => \m01_data_reg[1]_i_9_n_0\,
      O => \m01_data_reg_reg[1]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[1]_i_10_n_0\,
      I1 => \m01_data_reg[1]_i_11_n_0\,
      O => \m01_data_reg_reg[1]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[1]_i_12_n_0\,
      I1 => \m01_data_reg[1]_i_13_n_0\,
      O => \m01_data_reg_reg[1]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(2),
      Q => m01_axis_tdata(2)
    );
\m01_data_reg_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[2]_i_6_n_0\,
      I1 => \m01_data_reg[2]_i_7_n_0\,
      O => \m01_data_reg_reg[2]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[2]_i_8_n_0\,
      I1 => \m01_data_reg[2]_i_9_n_0\,
      O => \m01_data_reg_reg[2]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[2]_i_10_n_0\,
      I1 => \m01_data_reg[2]_i_11_n_0\,
      O => \m01_data_reg_reg[2]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[2]_i_12_n_0\,
      I1 => \m01_data_reg[2]_i_13_n_0\,
      O => \m01_data_reg_reg[2]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(3),
      Q => m01_axis_tdata(3)
    );
\m01_data_reg_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[3]_i_6_n_0\,
      I1 => \m01_data_reg[3]_i_7_n_0\,
      O => \m01_data_reg_reg[3]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[3]_i_8_n_0\,
      I1 => \m01_data_reg[3]_i_9_n_0\,
      O => \m01_data_reg_reg[3]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[3]_i_10_n_0\,
      I1 => \m01_data_reg[3]_i_11_n_0\,
      O => \m01_data_reg_reg[3]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[3]_i_12_n_0\,
      I1 => \m01_data_reg[3]_i_13_n_0\,
      O => \m01_data_reg_reg[3]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(4),
      Q => m01_axis_tdata(4)
    );
\m01_data_reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[4]_i_6_n_0\,
      I1 => \m01_data_reg[4]_i_7_n_0\,
      O => \m01_data_reg_reg[4]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[4]_i_8_n_0\,
      I1 => \m01_data_reg[4]_i_9_n_0\,
      O => \m01_data_reg_reg[4]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[4]_i_10_n_0\,
      I1 => \m01_data_reg[4]_i_11_n_0\,
      O => \m01_data_reg_reg[4]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[4]_i_12_n_0\,
      I1 => \m01_data_reg[4]_i_13_n_0\,
      O => \m01_data_reg_reg[4]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(5),
      Q => m01_axis_tdata(5)
    );
\m01_data_reg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[5]_i_6_n_0\,
      I1 => \m01_data_reg[5]_i_7_n_0\,
      O => \m01_data_reg_reg[5]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[5]_i_8_n_0\,
      I1 => \m01_data_reg[5]_i_9_n_0\,
      O => \m01_data_reg_reg[5]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[5]_i_10_n_0\,
      I1 => \m01_data_reg[5]_i_11_n_0\,
      O => \m01_data_reg_reg[5]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[5]_i_12_n_0\,
      I1 => \m01_data_reg[5]_i_13_n_0\,
      O => \m01_data_reg_reg[5]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(6),
      Q => m01_axis_tdata(6)
    );
\m01_data_reg_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[6]_i_6_n_0\,
      I1 => \m01_data_reg[6]_i_7_n_0\,
      O => \m01_data_reg_reg[6]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[6]_i_8_n_0\,
      I1 => \m01_data_reg[6]_i_9_n_0\,
      O => \m01_data_reg_reg[6]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[6]_i_10_n_0\,
      I1 => \m01_data_reg[6]_i_11_n_0\,
      O => \m01_data_reg_reg[6]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[6]_i_12_n_0\,
      I1 => \m01_data_reg[6]_i_13_n_0\,
      O => \m01_data_reg_reg[6]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(7),
      Q => m01_axis_tdata(7)
    );
\m01_data_reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[7]_i_6_n_0\,
      I1 => \m01_data_reg[7]_i_7_n_0\,
      O => \m01_data_reg_reg[7]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[7]_i_8_n_0\,
      I1 => \m01_data_reg[7]_i_9_n_0\,
      O => \m01_data_reg_reg[7]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[7]_i_10_n_0\,
      I1 => \m01_data_reg[7]_i_11_n_0\,
      O => \m01_data_reg_reg[7]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[7]_i_12_n_0\,
      I1 => \m01_data_reg[7]_i_13_n_0\,
      O => \m01_data_reg_reg[7]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(8),
      Q => m01_axis_tdata(8)
    );
\m01_data_reg_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[8]_i_6_n_0\,
      I1 => \m01_data_reg[8]_i_7_n_0\,
      O => \m01_data_reg_reg[8]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[8]_i_8_n_0\,
      I1 => \m01_data_reg[8]_i_9_n_0\,
      O => \m01_data_reg_reg[8]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[8]_i_10_n_0\,
      I1 => \m01_data_reg[8]_i_11_n_0\,
      O => \m01_data_reg_reg[8]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[8]_i_12_n_0\,
      I1 => \m01_data_reg[8]_i_13_n_0\,
      O => \m01_data_reg_reg[8]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => m02_data_reg0(9),
      Q => m01_axis_tdata(9)
    );
\m01_data_reg_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[9]_i_6_n_0\,
      I1 => \m01_data_reg[9]_i_7_n_0\,
      O => \m01_data_reg_reg[9]_i_2_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[9]_i_8_n_0\,
      I1 => \m01_data_reg[9]_i_9_n_0\,
      O => \m01_data_reg_reg[9]_i_3_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[9]_i_10_n_0\,
      I1 => \m01_data_reg[9]_i_11_n_0\,
      O => \m01_data_reg_reg[9]_i_4_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
\m01_data_reg_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m01_data_reg[9]_i_12_n_0\,
      I1 => \m01_data_reg[9]_i_13_n_0\,
      O => \m01_data_reg_reg[9]_i_5_n_0\,
      S => \rd_ptr_reg_reg_n_0_[8]\
    );
mem_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_0_63_0_2_n_0,
      DOB => mem_reg_r1_0_63_0_2_n_1,
      DOC => mem_reg_r1_0_63_0_2_n_2,
      DOD => NLW_mem_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_0_63_12_14_n_0,
      DOB => mem_reg_r1_0_63_12_14_n_1,
      DOC => mem_reg_r1_0_63_12_14_n_2,
      DOD => NLW_mem_reg_r1_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_0_63_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_0_63_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_0_63_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_0_63_3_5_n_0,
      DOB => mem_reg_r1_0_63_3_5_n_1,
      DOC => mem_reg_r1_0_63_3_5_n_2,
      DOD => NLW_mem_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_0_63_6_8_n_0,
      DOB => mem_reg_r1_0_63_6_8_n_1,
      DOC => mem_reg_r1_0_63_6_8_n_2,
      DOD => NLW_mem_reg_r1_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_0_63_9_11_n_0,
      DOB => mem_reg_r1_0_63_9_11_n_1,
      DOC => mem_reg_r1_0_63_9_11_n_2,
      DOD => NLW_mem_reg_r1_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r1_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1024_1087_0_2_n_0,
      DOB => mem_reg_r1_1024_1087_0_2_n_1,
      DOC => mem_reg_r1_1024_1087_0_2_n_2,
      DOD => NLW_mem_reg_r1_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1024_1087_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1024_1087_12_14_n_0,
      DOB => mem_reg_r1_1024_1087_12_14_n_1,
      DOC => mem_reg_r1_1024_1087_12_14_n_2,
      DOD => NLW_mem_reg_r1_1024_1087_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1024_1087_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1024_1087_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1024_1087_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1024_1087_3_5_n_0,
      DOB => mem_reg_r1_1024_1087_3_5_n_1,
      DOC => mem_reg_r1_1024_1087_3_5_n_2,
      DOD => NLW_mem_reg_r1_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1024_1087_6_8_n_0,
      DOB => mem_reg_r1_1024_1087_6_8_n_1,
      DOC => mem_reg_r1_1024_1087_6_8_n_2,
      DOD => NLW_mem_reg_r1_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1024_1087_9_11_n_0,
      DOB => mem_reg_r1_1024_1087_9_11_n_1,
      DOC => mem_reg_r1_1024_1087_9_11_n_2,
      DOD => NLW_mem_reg_r1_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r1_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1088_1151_0_2_n_0,
      DOB => mem_reg_r1_1088_1151_0_2_n_1,
      DOC => mem_reg_r1_1088_1151_0_2_n_2,
      DOD => NLW_mem_reg_r1_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1088_1151_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1088_1151_12_14_n_0,
      DOB => mem_reg_r1_1088_1151_12_14_n_1,
      DOC => mem_reg_r1_1088_1151_12_14_n_2,
      DOD => NLW_mem_reg_r1_1088_1151_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1088_1151_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1088_1151_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1088_1151_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1088_1151_3_5_n_0,
      DOB => mem_reg_r1_1088_1151_3_5_n_1,
      DOC => mem_reg_r1_1088_1151_3_5_n_2,
      DOD => NLW_mem_reg_r1_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1088_1151_6_8_n_0,
      DOB => mem_reg_r1_1088_1151_6_8_n_1,
      DOC => mem_reg_r1_1088_1151_6_8_n_2,
      DOD => NLW_mem_reg_r1_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1088_1151_9_11_n_0,
      DOB => mem_reg_r1_1088_1151_9_11_n_1,
      DOC => mem_reg_r1_1088_1151_9_11_n_2,
      DOD => NLW_mem_reg_r1_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r1_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1152_1215_0_2_n_0,
      DOB => mem_reg_r1_1152_1215_0_2_n_1,
      DOC => mem_reg_r1_1152_1215_0_2_n_2,
      DOD => NLW_mem_reg_r1_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1152_1215_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1152_1215_12_14_n_0,
      DOB => mem_reg_r1_1152_1215_12_14_n_1,
      DOC => mem_reg_r1_1152_1215_12_14_n_2,
      DOD => NLW_mem_reg_r1_1152_1215_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1152_1215_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1152_1215_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1152_1215_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1152_1215_3_5_n_0,
      DOB => mem_reg_r1_1152_1215_3_5_n_1,
      DOC => mem_reg_r1_1152_1215_3_5_n_2,
      DOD => NLW_mem_reg_r1_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1152_1215_6_8_n_0,
      DOB => mem_reg_r1_1152_1215_6_8_n_1,
      DOC => mem_reg_r1_1152_1215_6_8_n_2,
      DOD => NLW_mem_reg_r1_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1152_1215_9_11_n_0,
      DOB => mem_reg_r1_1152_1215_9_11_n_1,
      DOC => mem_reg_r1_1152_1215_9_11_n_2,
      DOD => NLW_mem_reg_r1_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r1_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1216_1279_0_2_n_0,
      DOB => mem_reg_r1_1216_1279_0_2_n_1,
      DOC => mem_reg_r1_1216_1279_0_2_n_2,
      DOD => NLW_mem_reg_r1_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1216_1279_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1216_1279_12_14_n_0,
      DOB => mem_reg_r1_1216_1279_12_14_n_1,
      DOC => mem_reg_r1_1216_1279_12_14_n_2,
      DOD => NLW_mem_reg_r1_1216_1279_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1216_1279_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1216_1279_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1216_1279_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1216_1279_3_5_n_0,
      DOB => mem_reg_r1_1216_1279_3_5_n_1,
      DOC => mem_reg_r1_1216_1279_3_5_n_2,
      DOD => NLW_mem_reg_r1_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1216_1279_6_8_n_0,
      DOB => mem_reg_r1_1216_1279_6_8_n_1,
      DOC => mem_reg_r1_1216_1279_6_8_n_2,
      DOD => NLW_mem_reg_r1_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1216_1279_9_11_n_0,
      DOB => mem_reg_r1_1216_1279_9_11_n_1,
      DOC => mem_reg_r1_1216_1279_9_11_n_2,
      DOD => NLW_mem_reg_r1_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r1_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1280_1343_0_2_n_0,
      DOB => mem_reg_r1_1280_1343_0_2_n_1,
      DOC => mem_reg_r1_1280_1343_0_2_n_2,
      DOD => NLW_mem_reg_r1_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_1280_1343_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1280_1343_12_14_n_0,
      DOB => mem_reg_r1_1280_1343_12_14_n_1,
      DOC => mem_reg_r1_1280_1343_12_14_n_2,
      DOD => NLW_mem_reg_r1_1280_1343_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_1280_1343_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1280_1343_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1280_1343_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1280_1343_3_5_n_0,
      DOB => mem_reg_r1_1280_1343_3_5_n_1,
      DOC => mem_reg_r1_1280_1343_3_5_n_2,
      DOD => NLW_mem_reg_r1_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1280_1343_6_8_n_0,
      DOB => mem_reg_r1_1280_1343_6_8_n_1,
      DOC => mem_reg_r1_1280_1343_6_8_n_2,
      DOD => NLW_mem_reg_r1_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1280_1343_9_11_n_0,
      DOB => mem_reg_r1_1280_1343_9_11_n_1,
      DOC => mem_reg_r1_1280_1343_9_11_n_2,
      DOD => NLW_mem_reg_r1_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_128_191_0_2_n_0,
      DOB => mem_reg_r1_128_191_0_2_n_1,
      DOC => mem_reg_r1_128_191_0_2_n_2,
      DOD => NLW_mem_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_128_191_12_14_n_0,
      DOB => mem_reg_r1_128_191_12_14_n_1,
      DOC => mem_reg_r1_128_191_12_14_n_2,
      DOD => NLW_mem_reg_r1_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_128_191_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_128_191_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_128_191_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_128_191_3_5_n_0,
      DOB => mem_reg_r1_128_191_3_5_n_1,
      DOC => mem_reg_r1_128_191_3_5_n_2,
      DOD => NLW_mem_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_128_191_6_8_n_0,
      DOB => mem_reg_r1_128_191_6_8_n_1,
      DOC => mem_reg_r1_128_191_6_8_n_2,
      DOD => NLW_mem_reg_r1_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_128_191_9_11_n_0,
      DOB => mem_reg_r1_128_191_9_11_n_1,
      DOC => mem_reg_r1_128_191_9_11_n_2,
      DOD => NLW_mem_reg_r1_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r1_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1344_1407_0_2_n_0,
      DOB => mem_reg_r1_1344_1407_0_2_n_1,
      DOC => mem_reg_r1_1344_1407_0_2_n_2,
      DOD => NLW_mem_reg_r1_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1344_1407_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1344_1407_12_14_n_0,
      DOB => mem_reg_r1_1344_1407_12_14_n_1,
      DOC => mem_reg_r1_1344_1407_12_14_n_2,
      DOD => NLW_mem_reg_r1_1344_1407_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1344_1407_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1344_1407_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1344_1407_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1344_1407_3_5_n_0,
      DOB => mem_reg_r1_1344_1407_3_5_n_1,
      DOC => mem_reg_r1_1344_1407_3_5_n_2,
      DOD => NLW_mem_reg_r1_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1344_1407_6_8_n_0,
      DOB => mem_reg_r1_1344_1407_6_8_n_1,
      DOC => mem_reg_r1_1344_1407_6_8_n_2,
      DOD => NLW_mem_reg_r1_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1344_1407_9_11_n_0,
      DOB => mem_reg_r1_1344_1407_9_11_n_1,
      DOC => mem_reg_r1_1344_1407_9_11_n_2,
      DOD => NLW_mem_reg_r1_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r1_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1408_1471_0_2_n_0,
      DOB => mem_reg_r1_1408_1471_0_2_n_1,
      DOC => mem_reg_r1_1408_1471_0_2_n_2,
      DOD => NLW_mem_reg_r1_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1408_1471_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1408_1471_12_14_n_0,
      DOB => mem_reg_r1_1408_1471_12_14_n_1,
      DOC => mem_reg_r1_1408_1471_12_14_n_2,
      DOD => NLW_mem_reg_r1_1408_1471_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1408_1471_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1408_1471_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1408_1471_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1408_1471_3_5_n_0,
      DOB => mem_reg_r1_1408_1471_3_5_n_1,
      DOC => mem_reg_r1_1408_1471_3_5_n_2,
      DOD => NLW_mem_reg_r1_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1408_1471_6_8_n_0,
      DOB => mem_reg_r1_1408_1471_6_8_n_1,
      DOC => mem_reg_r1_1408_1471_6_8_n_2,
      DOD => NLW_mem_reg_r1_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1408_1471_9_11_n_0,
      DOB => mem_reg_r1_1408_1471_9_11_n_1,
      DOC => mem_reg_r1_1408_1471_9_11_n_2,
      DOD => NLW_mem_reg_r1_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r1_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1472_1535_0_2_n_0,
      DOB => mem_reg_r1_1472_1535_0_2_n_1,
      DOC => mem_reg_r1_1472_1535_0_2_n_2,
      DOD => NLW_mem_reg_r1_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1472_1535_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1472_1535_12_14_n_0,
      DOB => mem_reg_r1_1472_1535_12_14_n_1,
      DOC => mem_reg_r1_1472_1535_12_14_n_2,
      DOD => NLW_mem_reg_r1_1472_1535_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1472_1535_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1472_1535_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1472_1535_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1472_1535_3_5_n_0,
      DOB => mem_reg_r1_1472_1535_3_5_n_1,
      DOC => mem_reg_r1_1472_1535_3_5_n_2,
      DOD => NLW_mem_reg_r1_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1472_1535_6_8_n_0,
      DOB => mem_reg_r1_1472_1535_6_8_n_1,
      DOC => mem_reg_r1_1472_1535_6_8_n_2,
      DOD => NLW_mem_reg_r1_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1472_1535_9_11_n_0,
      DOB => mem_reg_r1_1472_1535_9_11_n_1,
      DOC => mem_reg_r1_1472_1535_9_11_n_2,
      DOD => NLW_mem_reg_r1_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r1_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_n_0_[5]\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_n_0_[3]\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1536_1599_0_2_n_0,
      DOB => mem_reg_r1_1536_1599_0_2_n_1,
      DOC => mem_reg_r1_1536_1599_0_2_n_2,
      DOD => NLW_mem_reg_r1_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1536_1599_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1536_1599_12_14_n_0,
      DOB => mem_reg_r1_1536_1599_12_14_n_1,
      DOC => mem_reg_r1_1536_1599_12_14_n_2,
      DOD => NLW_mem_reg_r1_1536_1599_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1536_1599_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1536_1599_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1536_1599_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1536_1599_3_5_n_0,
      DOB => mem_reg_r1_1536_1599_3_5_n_1,
      DOC => mem_reg_r1_1536_1599_3_5_n_2,
      DOD => NLW_mem_reg_r1_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1536_1599_6_8_n_0,
      DOB => mem_reg_r1_1536_1599_6_8_n_1,
      DOC => mem_reg_r1_1536_1599_6_8_n_2,
      DOD => NLW_mem_reg_r1_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1536_1599_9_11_n_0,
      DOB => mem_reg_r1_1536_1599_9_11_n_1,
      DOC => mem_reg_r1_1536_1599_9_11_n_2,
      DOD => NLW_mem_reg_r1_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r1_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1600_1663_0_2_n_0,
      DOB => mem_reg_r1_1600_1663_0_2_n_1,
      DOC => mem_reg_r1_1600_1663_0_2_n_2,
      DOD => NLW_mem_reg_r1_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1600_1663_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1600_1663_12_14_n_0,
      DOB => mem_reg_r1_1600_1663_12_14_n_1,
      DOC => mem_reg_r1_1600_1663_12_14_n_2,
      DOD => NLW_mem_reg_r1_1600_1663_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1600_1663_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1600_1663_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1600_1663_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1600_1663_3_5_n_0,
      DOB => mem_reg_r1_1600_1663_3_5_n_1,
      DOC => mem_reg_r1_1600_1663_3_5_n_2,
      DOD => NLW_mem_reg_r1_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1600_1663_6_8_n_0,
      DOB => mem_reg_r1_1600_1663_6_8_n_1,
      DOC => mem_reg_r1_1600_1663_6_8_n_2,
      DOD => NLW_mem_reg_r1_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1600_1663_9_11_n_0,
      DOB => mem_reg_r1_1600_1663_9_11_n_1,
      DOC => mem_reg_r1_1600_1663_9_11_n_2,
      DOD => NLW_mem_reg_r1_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r1_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1664_1727_0_2_n_0,
      DOB => mem_reg_r1_1664_1727_0_2_n_1,
      DOC => mem_reg_r1_1664_1727_0_2_n_2,
      DOD => NLW_mem_reg_r1_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1664_1727_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1664_1727_12_14_n_0,
      DOB => mem_reg_r1_1664_1727_12_14_n_1,
      DOC => mem_reg_r1_1664_1727_12_14_n_2,
      DOD => NLW_mem_reg_r1_1664_1727_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1664_1727_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1664_1727_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1664_1727_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1664_1727_3_5_n_0,
      DOB => mem_reg_r1_1664_1727_3_5_n_1,
      DOC => mem_reg_r1_1664_1727_3_5_n_2,
      DOD => NLW_mem_reg_r1_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1664_1727_6_8_n_0,
      DOB => mem_reg_r1_1664_1727_6_8_n_1,
      DOC => mem_reg_r1_1664_1727_6_8_n_2,
      DOD => NLW_mem_reg_r1_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1664_1727_9_11_n_0,
      DOB => mem_reg_r1_1664_1727_9_11_n_1,
      DOC => mem_reg_r1_1664_1727_9_11_n_2,
      DOD => NLW_mem_reg_r1_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r1_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1728_1791_0_2_n_0,
      DOB => mem_reg_r1_1728_1791_0_2_n_1,
      DOC => mem_reg_r1_1728_1791_0_2_n_2,
      DOD => NLW_mem_reg_r1_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1728_1791_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1728_1791_12_14_n_0,
      DOB => mem_reg_r1_1728_1791_12_14_n_1,
      DOC => mem_reg_r1_1728_1791_12_14_n_2,
      DOD => NLW_mem_reg_r1_1728_1791_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1728_1791_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1728_1791_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1728_1791_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1728_1791_3_5_n_0,
      DOB => mem_reg_r1_1728_1791_3_5_n_1,
      DOC => mem_reg_r1_1728_1791_3_5_n_2,
      DOD => NLW_mem_reg_r1_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1728_1791_6_8_n_0,
      DOB => mem_reg_r1_1728_1791_6_8_n_1,
      DOC => mem_reg_r1_1728_1791_6_8_n_2,
      DOD => NLW_mem_reg_r1_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1728_1791_9_11_n_0,
      DOB => mem_reg_r1_1728_1791_9_11_n_1,
      DOC => mem_reg_r1_1728_1791_9_11_n_2,
      DOD => NLW_mem_reg_r1_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r1_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1792_1855_0_2_n_0,
      DOB => mem_reg_r1_1792_1855_0_2_n_1,
      DOC => mem_reg_r1_1792_1855_0_2_n_2,
      DOD => NLW_mem_reg_r1_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1792_1855_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1792_1855_12_14_n_0,
      DOB => mem_reg_r1_1792_1855_12_14_n_1,
      DOC => mem_reg_r1_1792_1855_12_14_n_2,
      DOD => NLW_mem_reg_r1_1792_1855_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1792_1855_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1792_1855_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1792_1855_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1792_1855_3_5_n_0,
      DOB => mem_reg_r1_1792_1855_3_5_n_1,
      DOC => mem_reg_r1_1792_1855_3_5_n_2,
      DOD => NLW_mem_reg_r1_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1792_1855_6_8_n_0,
      DOB => mem_reg_r1_1792_1855_6_8_n_1,
      DOC => mem_reg_r1_1792_1855_6_8_n_2,
      DOD => NLW_mem_reg_r1_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1792_1855_9_11_n_0,
      DOB => mem_reg_r1_1792_1855_9_11_n_1,
      DOC => mem_reg_r1_1792_1855_9_11_n_2,
      DOD => NLW_mem_reg_r1_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r1_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1856_1919_0_2_n_0,
      DOB => mem_reg_r1_1856_1919_0_2_n_1,
      DOC => mem_reg_r1_1856_1919_0_2_n_2,
      DOD => NLW_mem_reg_r1_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1856_1919_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1856_1919_12_14_n_0,
      DOB => mem_reg_r1_1856_1919_12_14_n_1,
      DOC => mem_reg_r1_1856_1919_12_14_n_2,
      DOD => NLW_mem_reg_r1_1856_1919_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1856_1919_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1856_1919_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1856_1919_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1856_1919_3_5_n_0,
      DOB => mem_reg_r1_1856_1919_3_5_n_1,
      DOC => mem_reg_r1_1856_1919_3_5_n_2,
      DOD => NLW_mem_reg_r1_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1856_1919_6_8_n_0,
      DOB => mem_reg_r1_1856_1919_6_8_n_1,
      DOC => mem_reg_r1_1856_1919_6_8_n_2,
      DOD => NLW_mem_reg_r1_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1856_1919_9_11_n_0,
      DOB => mem_reg_r1_1856_1919_9_11_n_1,
      DOC => mem_reg_r1_1856_1919_9_11_n_2,
      DOD => NLW_mem_reg_r1_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r1_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1920_1983_0_2_n_0,
      DOB => mem_reg_r1_1920_1983_0_2_n_1,
      DOC => mem_reg_r1_1920_1983_0_2_n_2,
      DOD => NLW_mem_reg_r1_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_1920_1983_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1920_1983_12_14_n_0,
      DOB => mem_reg_r1_1920_1983_12_14_n_1,
      DOC => mem_reg_r1_1920_1983_12_14_n_2,
      DOD => NLW_mem_reg_r1_1920_1983_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_1920_1983_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1920_1983_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1920_1983_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1920_1983_3_5_n_0,
      DOB => mem_reg_r1_1920_1983_3_5_n_1,
      DOC => mem_reg_r1_1920_1983_3_5_n_2,
      DOD => NLW_mem_reg_r1_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1920_1983_6_8_n_0,
      DOB => mem_reg_r1_1920_1983_6_8_n_1,
      DOC => mem_reg_r1_1920_1983_6_8_n_2,
      DOD => NLW_mem_reg_r1_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1920_1983_9_11_n_0,
      DOB => mem_reg_r1_1920_1983_9_11_n_1,
      DOC => mem_reg_r1_1920_1983_9_11_n_2,
      DOD => NLW_mem_reg_r1_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_192_255_0_2_n_0,
      DOB => mem_reg_r1_192_255_0_2_n_1,
      DOC => mem_reg_r1_192_255_0_2_n_2,
      DOD => NLW_mem_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_192_255_12_14_n_0,
      DOB => mem_reg_r1_192_255_12_14_n_1,
      DOC => mem_reg_r1_192_255_12_14_n_2,
      DOD => NLW_mem_reg_r1_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_192_255_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_192_255_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_192_255_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_192_255_3_5_n_0,
      DOB => mem_reg_r1_192_255_3_5_n_1,
      DOC => mem_reg_r1_192_255_3_5_n_2,
      DOD => NLW_mem_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_192_255_6_8_n_0,
      DOB => mem_reg_r1_192_255_6_8_n_1,
      DOC => mem_reg_r1_192_255_6_8_n_2,
      DOD => NLW_mem_reg_r1_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_192_255_9_11_n_0,
      DOB => mem_reg_r1_192_255_9_11_n_1,
      DOC => mem_reg_r1_192_255_9_11_n_2,
      DOD => NLW_mem_reg_r1_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r1_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_1984_2047_0_2_n_0,
      DOB => mem_reg_r1_1984_2047_0_2_n_1,
      DOC => mem_reg_r1_1984_2047_0_2_n_2,
      DOD => NLW_mem_reg_r1_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_1984_2047_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_1984_2047_12_14_n_0,
      DOB => mem_reg_r1_1984_2047_12_14_n_1,
      DOC => mem_reg_r1_1984_2047_12_14_n_2,
      DOD => NLW_mem_reg_r1_1984_2047_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_1984_2047_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_1984_2047_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_1984_2047_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_1984_2047_3_5_n_0,
      DOB => mem_reg_r1_1984_2047_3_5_n_1,
      DOC => mem_reg_r1_1984_2047_3_5_n_2,
      DOD => NLW_mem_reg_r1_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_1984_2047_6_8_n_0,
      DOB => mem_reg_r1_1984_2047_6_8_n_1,
      DOC => mem_reg_r1_1984_2047_6_8_n_2,
      DOD => NLW_mem_reg_r1_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_1984_2047_9_11_n_0,
      DOB => mem_reg_r1_1984_2047_9_11_n_1,
      DOC => mem_reg_r1_1984_2047_9_11_n_2,
      DOD => NLW_mem_reg_r1_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_256_319_0_2_n_0,
      DOB => mem_reg_r1_256_319_0_2_n_1,
      DOC => mem_reg_r1_256_319_0_2_n_2,
      DOD => NLW_mem_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_256_319_12_14_n_0,
      DOB => mem_reg_r1_256_319_12_14_n_1,
      DOC => mem_reg_r1_256_319_12_14_n_2,
      DOD => NLW_mem_reg_r1_256_319_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_256_319_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_256_319_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_256_319_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_256_319_3_5_n_0,
      DOB => mem_reg_r1_256_319_3_5_n_1,
      DOC => mem_reg_r1_256_319_3_5_n_2,
      DOD => NLW_mem_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_256_319_6_8_n_0,
      DOB => mem_reg_r1_256_319_6_8_n_1,
      DOC => mem_reg_r1_256_319_6_8_n_2,
      DOD => NLW_mem_reg_r1_256_319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_256_319_9_11_n_0,
      DOB => mem_reg_r1_256_319_9_11_n_1,
      DOC => mem_reg_r1_256_319_9_11_n_2,
      DOD => NLW_mem_reg_r1_256_319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_320_383_0_2_n_0,
      DOB => mem_reg_r1_320_383_0_2_n_1,
      DOC => mem_reg_r1_320_383_0_2_n_2,
      DOD => NLW_mem_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_320_383_12_14_n_0,
      DOB => mem_reg_r1_320_383_12_14_n_1,
      DOC => mem_reg_r1_320_383_12_14_n_2,
      DOD => NLW_mem_reg_r1_320_383_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_320_383_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_320_383_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_320_383_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_320_383_3_5_n_0,
      DOB => mem_reg_r1_320_383_3_5_n_1,
      DOC => mem_reg_r1_320_383_3_5_n_2,
      DOD => NLW_mem_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_320_383_6_8_n_0,
      DOB => mem_reg_r1_320_383_6_8_n_1,
      DOC => mem_reg_r1_320_383_6_8_n_2,
      DOD => NLW_mem_reg_r1_320_383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_320_383_9_11_n_0,
      DOB => mem_reg_r1_320_383_9_11_n_1,
      DOC => mem_reg_r1_320_383_9_11_n_2,
      DOD => NLW_mem_reg_r1_320_383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_384_447_0_2_n_0,
      DOB => mem_reg_r1_384_447_0_2_n_1,
      DOC => mem_reg_r1_384_447_0_2_n_2,
      DOD => NLW_mem_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_384_447_12_14_n_0,
      DOB => mem_reg_r1_384_447_12_14_n_1,
      DOC => mem_reg_r1_384_447_12_14_n_2,
      DOD => NLW_mem_reg_r1_384_447_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_384_447_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_384_447_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_384_447_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_384_447_3_5_n_0,
      DOB => mem_reg_r1_384_447_3_5_n_1,
      DOC => mem_reg_r1_384_447_3_5_n_2,
      DOD => NLW_mem_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_384_447_6_8_n_0,
      DOB => mem_reg_r1_384_447_6_8_n_1,
      DOC => mem_reg_r1_384_447_6_8_n_2,
      DOD => NLW_mem_reg_r1_384_447_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_384_447_9_11_n_0,
      DOB => mem_reg_r1_384_447_9_11_n_1,
      DOC => mem_reg_r1_384_447_9_11_n_2,
      DOD => NLW_mem_reg_r1_384_447_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_448_511_0_2_n_0,
      DOB => mem_reg_r1_448_511_0_2_n_1,
      DOC => mem_reg_r1_448_511_0_2_n_2,
      DOD => NLW_mem_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_448_511_12_14_n_0,
      DOB => mem_reg_r1_448_511_12_14_n_1,
      DOC => mem_reg_r1_448_511_12_14_n_2,
      DOD => NLW_mem_reg_r1_448_511_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_448_511_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_448_511_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_448_511_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_448_511_3_5_n_0,
      DOB => mem_reg_r1_448_511_3_5_n_1,
      DOC => mem_reg_r1_448_511_3_5_n_2,
      DOD => NLW_mem_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_448_511_6_8_n_0,
      DOB => mem_reg_r1_448_511_6_8_n_1,
      DOC => mem_reg_r1_448_511_6_8_n_2,
      DOD => NLW_mem_reg_r1_448_511_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_448_511_9_11_n_0,
      DOB => mem_reg_r1_448_511_9_11_n_1,
      DOC => mem_reg_r1_448_511_9_11_n_2,
      DOD => NLW_mem_reg_r1_448_511_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_512_575_0_2_n_0,
      DOB => mem_reg_r1_512_575_0_2_n_1,
      DOC => mem_reg_r1_512_575_0_2_n_2,
      DOD => NLW_mem_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_512_575_12_14_n_0,
      DOB => mem_reg_r1_512_575_12_14_n_1,
      DOC => mem_reg_r1_512_575_12_14_n_2,
      DOD => NLW_mem_reg_r1_512_575_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_512_575_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_512_575_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_512_575_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_512_575_3_5_n_0,
      DOB => mem_reg_r1_512_575_3_5_n_1,
      DOC => mem_reg_r1_512_575_3_5_n_2,
      DOD => NLW_mem_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_512_575_6_8_n_0,
      DOB => mem_reg_r1_512_575_6_8_n_1,
      DOC => mem_reg_r1_512_575_6_8_n_2,
      DOD => NLW_mem_reg_r1_512_575_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_512_575_9_11_n_0,
      DOB => mem_reg_r1_512_575_9_11_n_1,
      DOC => mem_reg_r1_512_575_9_11_n_2,
      DOD => NLW_mem_reg_r1_512_575_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_576_639_0_2_n_0,
      DOB => mem_reg_r1_576_639_0_2_n_1,
      DOC => mem_reg_r1_576_639_0_2_n_2,
      DOD => NLW_mem_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_576_639_12_14_n_0,
      DOB => mem_reg_r1_576_639_12_14_n_1,
      DOC => mem_reg_r1_576_639_12_14_n_2,
      DOD => NLW_mem_reg_r1_576_639_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_576_639_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_576_639_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_576_639_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_576_639_3_5_n_0,
      DOB => mem_reg_r1_576_639_3_5_n_1,
      DOC => mem_reg_r1_576_639_3_5_n_2,
      DOD => NLW_mem_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_576_639_6_8_n_0,
      DOB => mem_reg_r1_576_639_6_8_n_1,
      DOC => mem_reg_r1_576_639_6_8_n_2,
      DOD => NLW_mem_reg_r1_576_639_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_576_639_9_11_n_0,
      DOB => mem_reg_r1_576_639_9_11_n_1,
      DOC => mem_reg_r1_576_639_9_11_n_2,
      DOD => NLW_mem_reg_r1_576_639_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_640_703_0_2_n_0,
      DOB => mem_reg_r1_640_703_0_2_n_1,
      DOC => mem_reg_r1_640_703_0_2_n_2,
      DOD => NLW_mem_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_640_703_12_14_n_0,
      DOB => mem_reg_r1_640_703_12_14_n_1,
      DOC => mem_reg_r1_640_703_12_14_n_2,
      DOD => NLW_mem_reg_r1_640_703_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_640_703_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_640_703_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_640_703_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_640_703_3_5_n_0,
      DOB => mem_reg_r1_640_703_3_5_n_1,
      DOC => mem_reg_r1_640_703_3_5_n_2,
      DOD => NLW_mem_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_640_703_6_8_n_0,
      DOB => mem_reg_r1_640_703_6_8_n_1,
      DOC => mem_reg_r1_640_703_6_8_n_2,
      DOD => NLW_mem_reg_r1_640_703_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_640_703_9_11_n_0,
      DOB => mem_reg_r1_640_703_9_11_n_1,
      DOC => mem_reg_r1_640_703_9_11_n_2,
      DOD => NLW_mem_reg_r1_640_703_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_64_127_0_2_n_0,
      DOB => mem_reg_r1_64_127_0_2_n_1,
      DOC => mem_reg_r1_64_127_0_2_n_2,
      DOD => NLW_mem_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_64_127_12_14_n_0,
      DOB => mem_reg_r1_64_127_12_14_n_1,
      DOC => mem_reg_r1_64_127_12_14_n_2,
      DOD => NLW_mem_reg_r1_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_64_127_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_64_127_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_64_127_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_64_127_3_5_n_0,
      DOB => mem_reg_r1_64_127_3_5_n_1,
      DOC => mem_reg_r1_64_127_3_5_n_2,
      DOD => NLW_mem_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_64_127_6_8_n_0,
      DOB => mem_reg_r1_64_127_6_8_n_1,
      DOC => mem_reg_r1_64_127_6_8_n_2,
      DOD => NLW_mem_reg_r1_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_64_127_9_11_n_0,
      DOB => mem_reg_r1_64_127_9_11_n_1,
      DOC => mem_reg_r1_64_127_9_11_n_2,
      DOD => NLW_mem_reg_r1_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r1_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_704_767_0_2_n_0,
      DOB => mem_reg_r1_704_767_0_2_n_1,
      DOC => mem_reg_r1_704_767_0_2_n_2,
      DOD => NLW_mem_reg_r1_704_767_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_704_767_12_14_n_0,
      DOB => mem_reg_r1_704_767_12_14_n_1,
      DOC => mem_reg_r1_704_767_12_14_n_2,
      DOD => NLW_mem_reg_r1_704_767_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_704_767_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_704_767_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_704_767_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_704_767_3_5_n_0,
      DOB => mem_reg_r1_704_767_3_5_n_1,
      DOC => mem_reg_r1_704_767_3_5_n_2,
      DOD => NLW_mem_reg_r1_704_767_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_704_767_6_8_n_0,
      DOB => mem_reg_r1_704_767_6_8_n_1,
      DOC => mem_reg_r1_704_767_6_8_n_2,
      DOD => NLW_mem_reg_r1_704_767_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_704_767_9_11_n_0,
      DOB => mem_reg_r1_704_767_9_11_n_1,
      DOC => mem_reg_r1_704_767_9_11_n_2,
      DOD => NLW_mem_reg_r1_704_767_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r1_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_768_831_0_2_n_0,
      DOB => mem_reg_r1_768_831_0_2_n_1,
      DOC => mem_reg_r1_768_831_0_2_n_2,
      DOD => NLW_mem_reg_r1_768_831_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_768_831_12_14_n_0,
      DOB => mem_reg_r1_768_831_12_14_n_1,
      DOC => mem_reg_r1_768_831_12_14_n_2,
      DOD => NLW_mem_reg_r1_768_831_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_768_831_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_768_831_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_768_831_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_768_831_3_5_n_0,
      DOB => mem_reg_r1_768_831_3_5_n_1,
      DOC => mem_reg_r1_768_831_3_5_n_2,
      DOD => NLW_mem_reg_r1_768_831_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_768_831_6_8_n_0,
      DOB => mem_reg_r1_768_831_6_8_n_1,
      DOC => mem_reg_r1_768_831_6_8_n_2,
      DOD => NLW_mem_reg_r1_768_831_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_768_831_9_11_n_0,
      DOB => mem_reg_r1_768_831_9_11_n_1,
      DOC => mem_reg_r1_768_831_9_11_n_2,
      DOD => NLW_mem_reg_r1_768_831_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r1_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_832_895_0_2_n_0,
      DOB => mem_reg_r1_832_895_0_2_n_1,
      DOC => mem_reg_r1_832_895_0_2_n_2,
      DOD => NLW_mem_reg_r1_832_895_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_832_895_12_14_n_0,
      DOB => mem_reg_r1_832_895_12_14_n_1,
      DOC => mem_reg_r1_832_895_12_14_n_2,
      DOD => NLW_mem_reg_r1_832_895_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_832_895_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_832_895_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_832_895_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_832_895_3_5_n_0,
      DOB => mem_reg_r1_832_895_3_5_n_1,
      DOC => mem_reg_r1_832_895_3_5_n_2,
      DOD => NLW_mem_reg_r1_832_895_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_832_895_6_8_n_0,
      DOB => mem_reg_r1_832_895_6_8_n_1,
      DOC => mem_reg_r1_832_895_6_8_n_2,
      DOD => NLW_mem_reg_r1_832_895_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_832_895_9_11_n_0,
      DOB => mem_reg_r1_832_895_9_11_n_1,
      DOC => mem_reg_r1_832_895_9_11_n_2,
      DOD => NLW_mem_reg_r1_832_895_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r1_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_896_959_0_2_n_0,
      DOB => mem_reg_r1_896_959_0_2_n_1,
      DOC => mem_reg_r1_896_959_0_2_n_2,
      DOD => NLW_mem_reg_r1_896_959_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_896_959_12_14_n_0,
      DOB => mem_reg_r1_896_959_12_14_n_1,
      DOC => mem_reg_r1_896_959_12_14_n_2,
      DOD => NLW_mem_reg_r1_896_959_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_896_959_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_896_959_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_896_959_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_896_959_3_5_n_0,
      DOB => mem_reg_r1_896_959_3_5_n_1,
      DOC => mem_reg_r1_896_959_3_5_n_2,
      DOD => NLW_mem_reg_r1_896_959_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_896_959_6_8_n_0,
      DOB => mem_reg_r1_896_959_6_8_n_1,
      DOC => mem_reg_r1_896_959_6_8_n_2,
      DOD => NLW_mem_reg_r1_896_959_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_896_959_9_11_n_0,
      DOB => mem_reg_r1_896_959_9_11_n_1,
      DOC => mem_reg_r1_896_959_9_11_n_2,
      DOD => NLW_mem_reg_r1_896_959_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r1_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r1_960_1023_0_2_n_0,
      DOB => mem_reg_r1_960_1023_0_2_n_1,
      DOC => mem_reg_r1_960_1023_0_2_n_2,
      DOD => NLW_mem_reg_r1_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r1_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r1_960_1023_12_14_n_0,
      DOB => mem_reg_r1_960_1023_12_14_n_1,
      DOC => mem_reg_r1_960_1023_12_14_n_2,
      DOD => NLW_mem_reg_r1_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r1_960_1023_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_24,
      A2 => u_txfifo_wr_chn_n_23,
      A3 => u_txfifo_wr_chn_n_22,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r1_960_1023_15_15_n_0,
      DPRA0 => \rd_ptr_reg_reg_n_0_[0]\,
      DPRA1 => \rd_ptr_reg_reg_n_0_[1]\,
      DPRA2 => \rd_ptr_reg_reg_n_0_[2]\,
      DPRA3 => \rd_ptr_reg_reg_n_0_[3]\,
      DPRA4 => \rd_ptr_reg_reg_n_0_[4]\,
      DPRA5 => \rd_ptr_reg_reg_n_0_[5]\,
      SPO => NLW_mem_reg_r1_960_1023_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r1_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_22,
      ADDRD(2) => u_txfifo_wr_chn_n_23,
      ADDRD(1) => u_txfifo_wr_chn_n_24,
      ADDRD(0) => write_pointer(0),
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r1_960_1023_3_5_n_0,
      DOB => mem_reg_r1_960_1023_3_5_n_1,
      DOC => mem_reg_r1_960_1023_3_5_n_2,
      DOD => NLW_mem_reg_r1_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r1_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r1_960_1023_6_8_n_0,
      DOB => mem_reg_r1_960_1023_6_8_n_1,
      DOC => mem_reg_r1_960_1023_6_8_n_2,
      DOD => NLW_mem_reg_r1_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r1_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r1_960_1023_9_11_n_0,
      DOB => mem_reg_r1_960_1023_9_11_n_1,
      DOC => mem_reg_r1_960_1023_9_11_n_2,
      DOD => NLW_mem_reg_r1_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_0_63_0_2_n_0,
      DOB => mem_reg_r2_0_63_0_2_n_1,
      DOC => mem_reg_r2_0_63_0_2_n_2,
      DOD => NLW_mem_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_0_63_12_14_n_0,
      DOB => mem_reg_r2_0_63_12_14_n_1,
      DOC => mem_reg_r2_0_63_12_14_n_2,
      DOD => NLW_mem_reg_r2_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_0_63_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_0_63_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_0_63_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_0_63_3_5_n_0,
      DOB => mem_reg_r2_0_63_3_5_n_1,
      DOC => mem_reg_r2_0_63_3_5_n_2,
      DOD => NLW_mem_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_0_63_6_8_n_0,
      DOB => mem_reg_r2_0_63_6_8_n_1,
      DOC => mem_reg_r2_0_63_6_8_n_2,
      DOD => NLW_mem_reg_r2_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_0_63_9_11_n_0,
      DOB => mem_reg_r2_0_63_9_11_n_1,
      DOC => mem_reg_r2_0_63_9_11_n_2,
      DOD => NLW_mem_reg_r2_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_32
    );
mem_reg_r2_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1024_1087_0_2_n_0,
      DOB => mem_reg_r2_1024_1087_0_2_n_1,
      DOC => mem_reg_r2_1024_1087_0_2_n_2,
      DOD => NLW_mem_reg_r2_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1024_1087_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1024_1087_12_14_n_0,
      DOB => mem_reg_r2_1024_1087_12_14_n_1,
      DOC => mem_reg_r2_1024_1087_12_14_n_2,
      DOD => NLW_mem_reg_r2_1024_1087_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1024_1087_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1024_1087_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1024_1087_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1024_1087_3_5_n_0,
      DOB => mem_reg_r2_1024_1087_3_5_n_1,
      DOC => mem_reg_r2_1024_1087_3_5_n_2,
      DOD => NLW_mem_reg_r2_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1024_1087_6_8_n_0,
      DOB => mem_reg_r2_1024_1087_6_8_n_1,
      DOC => mem_reg_r2_1024_1087_6_8_n_2,
      DOD => NLW_mem_reg_r2_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1024_1087_9_11_n_0,
      DOB => mem_reg_r2_1024_1087_9_11_n_1,
      DOC => mem_reg_r2_1024_1087_9_11_n_2,
      DOD => NLW_mem_reg_r2_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_31
    );
mem_reg_r2_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1088_1151_0_2_n_0,
      DOB => mem_reg_r2_1088_1151_0_2_n_1,
      DOC => mem_reg_r2_1088_1151_0_2_n_2,
      DOD => NLW_mem_reg_r2_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1088_1151_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1088_1151_12_14_n_0,
      DOB => mem_reg_r2_1088_1151_12_14_n_1,
      DOC => mem_reg_r2_1088_1151_12_14_n_2,
      DOD => NLW_mem_reg_r2_1088_1151_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1088_1151_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1088_1151_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1088_1151_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1088_1151_3_5_n_0,
      DOB => mem_reg_r2_1088_1151_3_5_n_1,
      DOC => mem_reg_r2_1088_1151_3_5_n_2,
      DOD => NLW_mem_reg_r2_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1088_1151_6_8_n_0,
      DOB => mem_reg_r2_1088_1151_6_8_n_1,
      DOC => mem_reg_r2_1088_1151_6_8_n_2,
      DOD => NLW_mem_reg_r2_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1088_1151_9_11_n_0,
      DOB => mem_reg_r2_1088_1151_9_11_n_1,
      DOC => mem_reg_r2_1088_1151_9_11_n_2,
      DOD => NLW_mem_reg_r2_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_55
    );
mem_reg_r2_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1152_1215_0_2_n_0,
      DOB => mem_reg_r2_1152_1215_0_2_n_1,
      DOC => mem_reg_r2_1152_1215_0_2_n_2,
      DOD => NLW_mem_reg_r2_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1152_1215_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1152_1215_12_14_n_0,
      DOB => mem_reg_r2_1152_1215_12_14_n_1,
      DOC => mem_reg_r2_1152_1215_12_14_n_2,
      DOD => NLW_mem_reg_r2_1152_1215_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1152_1215_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1152_1215_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1152_1215_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1152_1215_3_5_n_0,
      DOB => mem_reg_r2_1152_1215_3_5_n_1,
      DOC => mem_reg_r2_1152_1215_3_5_n_2,
      DOD => NLW_mem_reg_r2_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1152_1215_6_8_n_0,
      DOB => mem_reg_r2_1152_1215_6_8_n_1,
      DOC => mem_reg_r2_1152_1215_6_8_n_2,
      DOD => NLW_mem_reg_r2_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1152_1215_9_11_n_0,
      DOB => mem_reg_r2_1152_1215_9_11_n_1,
      DOC => mem_reg_r2_1152_1215_9_11_n_2,
      DOD => NLW_mem_reg_r2_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_56
    );
mem_reg_r2_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1216_1279_0_2_n_0,
      DOB => mem_reg_r2_1216_1279_0_2_n_1,
      DOC => mem_reg_r2_1216_1279_0_2_n_2,
      DOD => NLW_mem_reg_r2_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1216_1279_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1216_1279_12_14_n_0,
      DOB => mem_reg_r2_1216_1279_12_14_n_1,
      DOC => mem_reg_r2_1216_1279_12_14_n_2,
      DOD => NLW_mem_reg_r2_1216_1279_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1216_1279_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1216_1279_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1216_1279_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1216_1279_3_5_n_0,
      DOB => mem_reg_r2_1216_1279_3_5_n_1,
      DOC => mem_reg_r2_1216_1279_3_5_n_2,
      DOD => NLW_mem_reg_r2_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1216_1279_6_8_n_0,
      DOB => mem_reg_r2_1216_1279_6_8_n_1,
      DOC => mem_reg_r2_1216_1279_6_8_n_2,
      DOD => NLW_mem_reg_r2_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1216_1279_9_11_n_0,
      DOB => mem_reg_r2_1216_1279_9_11_n_1,
      DOC => mem_reg_r2_1216_1279_9_11_n_2,
      DOD => NLW_mem_reg_r2_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_57
    );
mem_reg_r2_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1280_1343_0_2_n_0,
      DOB => mem_reg_r2_1280_1343_0_2_n_1,
      DOC => mem_reg_r2_1280_1343_0_2_n_2,
      DOD => NLW_mem_reg_r2_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_1280_1343_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1280_1343_12_14_n_0,
      DOB => mem_reg_r2_1280_1343_12_14_n_1,
      DOC => mem_reg_r2_1280_1343_12_14_n_2,
      DOD => NLW_mem_reg_r2_1280_1343_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_1280_1343_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1280_1343_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1280_1343_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1280_1343_3_5_n_0,
      DOB => mem_reg_r2_1280_1343_3_5_n_1,
      DOC => mem_reg_r2_1280_1343_3_5_n_2,
      DOD => NLW_mem_reg_r2_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1280_1343_6_8_n_0,
      DOB => mem_reg_r2_1280_1343_6_8_n_1,
      DOC => mem_reg_r2_1280_1343_6_8_n_2,
      DOD => NLW_mem_reg_r2_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1280_1343_9_11_n_0,
      DOB => mem_reg_r2_1280_1343_9_11_n_1,
      DOC => mem_reg_r2_1280_1343_9_11_n_2,
      DOD => NLW_mem_reg_r2_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_59
    );
mem_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_128_191_0_2_n_0,
      DOB => mem_reg_r2_128_191_0_2_n_1,
      DOC => mem_reg_r2_128_191_0_2_n_2,
      DOD => NLW_mem_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_128_191_12_14_n_0,
      DOB => mem_reg_r2_128_191_12_14_n_1,
      DOC => mem_reg_r2_128_191_12_14_n_2,
      DOD => NLW_mem_reg_r2_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_128_191_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_128_191_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_128_191_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_128_191_3_5_n_0,
      DOB => mem_reg_r2_128_191_3_5_n_1,
      DOC => mem_reg_r2_128_191_3_5_n_2,
      DOD => NLW_mem_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_128_191_6_8_n_0,
      DOB => mem_reg_r2_128_191_6_8_n_1,
      DOC => mem_reg_r2_128_191_6_8_n_2,
      DOD => NLW_mem_reg_r2_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_128_191_9_11_n_0,
      DOB => mem_reg_r2_128_191_9_11_n_1,
      DOC => mem_reg_r2_128_191_9_11_n_2,
      DOD => NLW_mem_reg_r2_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_34
    );
mem_reg_r2_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1344_1407_0_2_n_0,
      DOB => mem_reg_r2_1344_1407_0_2_n_1,
      DOC => mem_reg_r2_1344_1407_0_2_n_2,
      DOD => NLW_mem_reg_r2_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1344_1407_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1344_1407_12_14_n_0,
      DOB => mem_reg_r2_1344_1407_12_14_n_1,
      DOC => mem_reg_r2_1344_1407_12_14_n_2,
      DOD => NLW_mem_reg_r2_1344_1407_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1344_1407_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1344_1407_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1344_1407_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1344_1407_3_5_n_0,
      DOB => mem_reg_r2_1344_1407_3_5_n_1,
      DOC => mem_reg_r2_1344_1407_3_5_n_2,
      DOD => NLW_mem_reg_r2_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1344_1407_6_8_n_0,
      DOB => mem_reg_r2_1344_1407_6_8_n_1,
      DOC => mem_reg_r2_1344_1407_6_8_n_2,
      DOD => NLW_mem_reg_r2_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1344_1407_9_11_n_0,
      DOB => mem_reg_r2_1344_1407_9_11_n_1,
      DOC => mem_reg_r2_1344_1407_9_11_n_2,
      DOD => NLW_mem_reg_r2_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_38
    );
mem_reg_r2_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1408_1471_0_2_n_0,
      DOB => mem_reg_r2_1408_1471_0_2_n_1,
      DOC => mem_reg_r2_1408_1471_0_2_n_2,
      DOD => NLW_mem_reg_r2_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1408_1471_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1408_1471_12_14_n_0,
      DOB => mem_reg_r2_1408_1471_12_14_n_1,
      DOC => mem_reg_r2_1408_1471_12_14_n_2,
      DOD => NLW_mem_reg_r2_1408_1471_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1408_1471_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1408_1471_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1408_1471_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1408_1471_3_5_n_0,
      DOB => mem_reg_r2_1408_1471_3_5_n_1,
      DOC => mem_reg_r2_1408_1471_3_5_n_2,
      DOD => NLW_mem_reg_r2_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1408_1471_6_8_n_0,
      DOB => mem_reg_r2_1408_1471_6_8_n_1,
      DOC => mem_reg_r2_1408_1471_6_8_n_2,
      DOD => NLW_mem_reg_r2_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1408_1471_9_11_n_0,
      DOB => mem_reg_r2_1408_1471_9_11_n_1,
      DOC => mem_reg_r2_1408_1471_9_11_n_2,
      DOD => NLW_mem_reg_r2_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_42
    );
mem_reg_r2_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1472_1535_0_2_n_0,
      DOB => mem_reg_r2_1472_1535_0_2_n_1,
      DOC => mem_reg_r2_1472_1535_0_2_n_2,
      DOD => NLW_mem_reg_r2_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1472_1535_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1472_1535_12_14_n_0,
      DOB => mem_reg_r2_1472_1535_12_14_n_1,
      DOC => mem_reg_r2_1472_1535_12_14_n_2,
      DOD => NLW_mem_reg_r2_1472_1535_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1472_1535_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1472_1535_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1472_1535_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1472_1535_3_5_n_0,
      DOB => mem_reg_r2_1472_1535_3_5_n_1,
      DOC => mem_reg_r2_1472_1535_3_5_n_2,
      DOD => NLW_mem_reg_r2_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1472_1535_6_8_n_0,
      DOB => mem_reg_r2_1472_1535_6_8_n_1,
      DOC => mem_reg_r2_1472_1535_6_8_n_2,
      DOD => NLW_mem_reg_r2_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1472_1535_9_11_n_0,
      DOB => mem_reg_r2_1472_1535_9_11_n_1,
      DOC => mem_reg_r2_1472_1535_9_11_n_2,
      DOD => NLW_mem_reg_r2_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_58
    );
mem_reg_r2_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1536_1599_0_2_n_0,
      DOB => mem_reg_r2_1536_1599_0_2_n_1,
      DOC => mem_reg_r2_1536_1599_0_2_n_2,
      DOD => NLW_mem_reg_r2_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1536_1599_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1536_1599_12_14_n_0,
      DOB => mem_reg_r2_1536_1599_12_14_n_1,
      DOC => mem_reg_r2_1536_1599_12_14_n_2,
      DOD => NLW_mem_reg_r2_1536_1599_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1536_1599_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1536_1599_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1536_1599_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1536_1599_3_5_n_0,
      DOB => mem_reg_r2_1536_1599_3_5_n_1,
      DOC => mem_reg_r2_1536_1599_3_5_n_2,
      DOD => NLW_mem_reg_r2_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1536_1599_6_8_n_0,
      DOB => mem_reg_r2_1536_1599_6_8_n_1,
      DOC => mem_reg_r2_1536_1599_6_8_n_2,
      DOD => NLW_mem_reg_r2_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1536_1599_9_11_n_0,
      DOB => mem_reg_r2_1536_1599_9_11_n_1,
      DOC => mem_reg_r2_1536_1599_9_11_n_2,
      DOD => NLW_mem_reg_r2_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_61
    );
mem_reg_r2_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1600_1663_0_2_n_0,
      DOB => mem_reg_r2_1600_1663_0_2_n_1,
      DOC => mem_reg_r2_1600_1663_0_2_n_2,
      DOD => NLW_mem_reg_r2_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1600_1663_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1600_1663_12_14_n_0,
      DOB => mem_reg_r2_1600_1663_12_14_n_1,
      DOC => mem_reg_r2_1600_1663_12_14_n_2,
      DOD => NLW_mem_reg_r2_1600_1663_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1600_1663_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1600_1663_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1600_1663_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1600_1663_3_5_n_0,
      DOB => mem_reg_r2_1600_1663_3_5_n_1,
      DOC => mem_reg_r2_1600_1663_3_5_n_2,
      DOD => NLW_mem_reg_r2_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1600_1663_6_8_n_0,
      DOB => mem_reg_r2_1600_1663_6_8_n_1,
      DOC => mem_reg_r2_1600_1663_6_8_n_2,
      DOD => NLW_mem_reg_r2_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1600_1663_9_11_n_0,
      DOB => mem_reg_r2_1600_1663_9_11_n_1,
      DOC => mem_reg_r2_1600_1663_9_11_n_2,
      DOD => NLW_mem_reg_r2_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_47
    );
mem_reg_r2_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1664_1727_0_2_n_0,
      DOB => mem_reg_r2_1664_1727_0_2_n_1,
      DOC => mem_reg_r2_1664_1727_0_2_n_2,
      DOD => NLW_mem_reg_r2_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1664_1727_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1664_1727_12_14_n_0,
      DOB => mem_reg_r2_1664_1727_12_14_n_1,
      DOC => mem_reg_r2_1664_1727_12_14_n_2,
      DOD => NLW_mem_reg_r2_1664_1727_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1664_1727_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1664_1727_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1664_1727_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1664_1727_3_5_n_0,
      DOB => mem_reg_r2_1664_1727_3_5_n_1,
      DOC => mem_reg_r2_1664_1727_3_5_n_2,
      DOD => NLW_mem_reg_r2_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1664_1727_6_8_n_0,
      DOB => mem_reg_r2_1664_1727_6_8_n_1,
      DOC => mem_reg_r2_1664_1727_6_8_n_2,
      DOD => NLW_mem_reg_r2_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1664_1727_9_11_n_0,
      DOB => mem_reg_r2_1664_1727_9_11_n_1,
      DOC => mem_reg_r2_1664_1727_9_11_n_2,
      DOD => NLW_mem_reg_r2_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_49
    );
mem_reg_r2_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_20,
      ADDRD(4) => u_txfifo_wr_chn_n_21,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1728_1791_0_2_n_0,
      DOB => mem_reg_r2_1728_1791_0_2_n_1,
      DOC => mem_reg_r2_1728_1791_0_2_n_2,
      DOD => NLW_mem_reg_r2_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1728_1791_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1728_1791_12_14_n_0,
      DOB => mem_reg_r2_1728_1791_12_14_n_1,
      DOC => mem_reg_r2_1728_1791_12_14_n_2,
      DOD => NLW_mem_reg_r2_1728_1791_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1728_1791_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1728_1791_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1728_1791_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1728_1791_3_5_n_0,
      DOB => mem_reg_r2_1728_1791_3_5_n_1,
      DOC => mem_reg_r2_1728_1791_3_5_n_2,
      DOD => NLW_mem_reg_r2_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1728_1791_6_8_n_0,
      DOB => mem_reg_r2_1728_1791_6_8_n_1,
      DOC => mem_reg_r2_1728_1791_6_8_n_2,
      DOD => NLW_mem_reg_r2_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1728_1791_9_11_n_0,
      DOB => mem_reg_r2_1728_1791_9_11_n_1,
      DOC => mem_reg_r2_1728_1791_9_11_n_2,
      DOD => NLW_mem_reg_r2_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_60
    );
mem_reg_r2_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1792_1855_0_2_n_0,
      DOB => mem_reg_r2_1792_1855_0_2_n_1,
      DOC => mem_reg_r2_1792_1855_0_2_n_2,
      DOD => NLW_mem_reg_r2_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1792_1855_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1792_1855_12_14_n_0,
      DOB => mem_reg_r2_1792_1855_12_14_n_1,
      DOC => mem_reg_r2_1792_1855_12_14_n_2,
      DOD => NLW_mem_reg_r2_1792_1855_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1792_1855_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1792_1855_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1792_1855_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1792_1855_3_5_n_0,
      DOB => mem_reg_r2_1792_1855_3_5_n_1,
      DOC => mem_reg_r2_1792_1855_3_5_n_2,
      DOD => NLW_mem_reg_r2_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1792_1855_6_8_n_0,
      DOB => mem_reg_r2_1792_1855_6_8_n_1,
      DOC => mem_reg_r2_1792_1855_6_8_n_2,
      DOD => NLW_mem_reg_r2_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1792_1855_9_11_n_0,
      DOB => mem_reg_r2_1792_1855_9_11_n_1,
      DOC => mem_reg_r2_1792_1855_9_11_n_2,
      DOD => NLW_mem_reg_r2_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_62
    );
mem_reg_r2_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1856_1919_0_2_n_0,
      DOB => mem_reg_r2_1856_1919_0_2_n_1,
      DOC => mem_reg_r2_1856_1919_0_2_n_2,
      DOD => NLW_mem_reg_r2_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1856_1919_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1856_1919_12_14_n_0,
      DOB => mem_reg_r2_1856_1919_12_14_n_1,
      DOC => mem_reg_r2_1856_1919_12_14_n_2,
      DOD => NLW_mem_reg_r2_1856_1919_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1856_1919_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1856_1919_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1856_1919_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1856_1919_3_5_n_0,
      DOB => mem_reg_r2_1856_1919_3_5_n_1,
      DOC => mem_reg_r2_1856_1919_3_5_n_2,
      DOD => NLW_mem_reg_r2_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1856_1919_6_8_n_0,
      DOB => mem_reg_r2_1856_1919_6_8_n_1,
      DOC => mem_reg_r2_1856_1919_6_8_n_2,
      DOD => NLW_mem_reg_r2_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1856_1919_9_11_n_0,
      DOB => mem_reg_r2_1856_1919_9_11_n_1,
      DOC => mem_reg_r2_1856_1919_9_11_n_2,
      DOD => NLW_mem_reg_r2_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_39
    );
mem_reg_r2_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1920_1983_0_2_n_0,
      DOB => mem_reg_r2_1920_1983_0_2_n_1,
      DOC => mem_reg_r2_1920_1983_0_2_n_2,
      DOD => NLW_mem_reg_r2_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_1920_1983_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1920_1983_12_14_n_0,
      DOB => mem_reg_r2_1920_1983_12_14_n_1,
      DOC => mem_reg_r2_1920_1983_12_14_n_2,
      DOD => NLW_mem_reg_r2_1920_1983_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_1920_1983_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1920_1983_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1920_1983_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1920_1983_3_5_n_0,
      DOB => mem_reg_r2_1920_1983_3_5_n_1,
      DOC => mem_reg_r2_1920_1983_3_5_n_2,
      DOD => NLW_mem_reg_r2_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1920_1983_6_8_n_0,
      DOB => mem_reg_r2_1920_1983_6_8_n_1,
      DOC => mem_reg_r2_1920_1983_6_8_n_2,
      DOD => NLW_mem_reg_r2_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1920_1983_9_11_n_0,
      DOB => mem_reg_r2_1920_1983_9_11_n_1,
      DOC => mem_reg_r2_1920_1983_9_11_n_2,
      DOD => NLW_mem_reg_r2_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_43
    );
mem_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_192_255_0_2_n_0,
      DOB => mem_reg_r2_192_255_0_2_n_1,
      DOC => mem_reg_r2_192_255_0_2_n_2,
      DOD => NLW_mem_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_192_255_12_14_n_0,
      DOB => mem_reg_r2_192_255_12_14_n_1,
      DOC => mem_reg_r2_192_255_12_14_n_2,
      DOD => NLW_mem_reg_r2_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_192_255_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_192_255_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_192_255_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_192_255_3_5_n_0,
      DOB => mem_reg_r2_192_255_3_5_n_1,
      DOC => mem_reg_r2_192_255_3_5_n_2,
      DOD => NLW_mem_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_192_255_6_8_n_0,
      DOB => mem_reg_r2_192_255_6_8_n_1,
      DOC => mem_reg_r2_192_255_6_8_n_2,
      DOD => NLW_mem_reg_r2_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_192_255_9_11_n_0,
      DOB => mem_reg_r2_192_255_9_11_n_1,
      DOC => mem_reg_r2_192_255_9_11_n_2,
      DOD => NLW_mem_reg_r2_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_35
    );
mem_reg_r2_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_1984_2047_0_2_n_0,
      DOB => mem_reg_r2_1984_2047_0_2_n_1,
      DOC => mem_reg_r2_1984_2047_0_2_n_2,
      DOD => NLW_mem_reg_r2_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_1984_2047_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_1984_2047_12_14_n_0,
      DOB => mem_reg_r2_1984_2047_12_14_n_1,
      DOC => mem_reg_r2_1984_2047_12_14_n_2,
      DOD => NLW_mem_reg_r2_1984_2047_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_1984_2047_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_1984_2047_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_1984_2047_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_1984_2047_3_5_n_0,
      DOB => mem_reg_r2_1984_2047_3_5_n_1,
      DOC => mem_reg_r2_1984_2047_3_5_n_2,
      DOD => NLW_mem_reg_r2_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_1984_2047_6_8_n_0,
      DOB => mem_reg_r2_1984_2047_6_8_n_1,
      DOC => mem_reg_r2_1984_2047_6_8_n_2,
      DOD => NLW_mem_reg_r2_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_25,
      ADDRD(4) => u_txfifo_wr_chn_n_26,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_1984_2047_9_11_n_0,
      DOB => mem_reg_r2_1984_2047_9_11_n_1,
      DOC => mem_reg_r2_1984_2047_9_11_n_2,
      DOD => NLW_mem_reg_r2_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_53
    );
mem_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_256_319_0_2_n_0,
      DOB => mem_reg_r2_256_319_0_2_n_1,
      DOC => mem_reg_r2_256_319_0_2_n_2,
      DOD => NLW_mem_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_256_319_12_14_n_0,
      DOB => mem_reg_r2_256_319_12_14_n_1,
      DOC => mem_reg_r2_256_319_12_14_n_2,
      DOD => NLW_mem_reg_r2_256_319_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_256_319_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_256_319_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_256_319_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_256_319_3_5_n_0,
      DOB => mem_reg_r2_256_319_3_5_n_1,
      DOC => mem_reg_r2_256_319_3_5_n_2,
      DOD => NLW_mem_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_256_319_6_8_n_0,
      DOB => mem_reg_r2_256_319_6_8_n_1,
      DOC => mem_reg_r2_256_319_6_8_n_2,
      DOD => NLW_mem_reg_r2_256_319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_256_319_9_11_n_0,
      DOB => mem_reg_r2_256_319_9_11_n_1,
      DOC => mem_reg_r2_256_319_9_11_n_2,
      DOD => NLW_mem_reg_r2_256_319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_36
    );
mem_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_320_383_0_2_n_0,
      DOB => mem_reg_r2_320_383_0_2_n_1,
      DOC => mem_reg_r2_320_383_0_2_n_2,
      DOD => NLW_mem_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_320_383_12_14_n_0,
      DOB => mem_reg_r2_320_383_12_14_n_1,
      DOC => mem_reg_r2_320_383_12_14_n_2,
      DOD => NLW_mem_reg_r2_320_383_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_320_383_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_320_383_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_320_383_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_320_383_3_5_n_0,
      DOB => mem_reg_r2_320_383_3_5_n_1,
      DOC => mem_reg_r2_320_383_3_5_n_2,
      DOD => NLW_mem_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_320_383_6_8_n_0,
      DOB => mem_reg_r2_320_383_6_8_n_1,
      DOC => mem_reg_r2_320_383_6_8_n_2,
      DOD => NLW_mem_reg_r2_320_383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_320_383_9_11_n_0,
      DOB => mem_reg_r2_320_383_9_11_n_1,
      DOC => mem_reg_r2_320_383_9_11_n_2,
      DOD => NLW_mem_reg_r2_320_383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_40
    );
mem_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_384_447_0_2_n_0,
      DOB => mem_reg_r2_384_447_0_2_n_1,
      DOC => mem_reg_r2_384_447_0_2_n_2,
      DOD => NLW_mem_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_384_447_12_14_n_0,
      DOB => mem_reg_r2_384_447_12_14_n_1,
      DOC => mem_reg_r2_384_447_12_14_n_2,
      DOD => NLW_mem_reg_r2_384_447_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_384_447_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_384_447_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_384_447_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_384_447_3_5_n_0,
      DOB => mem_reg_r2_384_447_3_5_n_1,
      DOC => mem_reg_r2_384_447_3_5_n_2,
      DOD => NLW_mem_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_384_447_6_8_n_0,
      DOB => mem_reg_r2_384_447_6_8_n_1,
      DOC => mem_reg_r2_384_447_6_8_n_2,
      DOD => NLW_mem_reg_r2_384_447_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_384_447_9_11_n_0,
      DOB => mem_reg_r2_384_447_9_11_n_1,
      DOC => mem_reg_r2_384_447_9_11_n_2,
      DOD => NLW_mem_reg_r2_384_447_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_44
    );
mem_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_448_511_0_2_n_0,
      DOB => mem_reg_r2_448_511_0_2_n_1,
      DOC => mem_reg_r2_448_511_0_2_n_2,
      DOD => NLW_mem_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_448_511_12_14_n_0,
      DOB => mem_reg_r2_448_511_12_14_n_1,
      DOC => mem_reg_r2_448_511_12_14_n_2,
      DOD => NLW_mem_reg_r2_448_511_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_448_511_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_448_511_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_448_511_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_448_511_3_5_n_0,
      DOB => mem_reg_r2_448_511_3_5_n_1,
      DOC => mem_reg_r2_448_511_3_5_n_2,
      DOD => NLW_mem_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_448_511_6_8_n_0,
      DOB => mem_reg_r2_448_511_6_8_n_1,
      DOC => mem_reg_r2_448_511_6_8_n_2,
      DOD => NLW_mem_reg_r2_448_511_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_448_511_9_11_n_0,
      DOB => mem_reg_r2_448_511_9_11_n_1,
      DOC => mem_reg_r2_448_511_9_11_n_2,
      DOD => NLW_mem_reg_r2_448_511_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_45
    );
mem_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_512_575_0_2_n_0,
      DOB => mem_reg_r2_512_575_0_2_n_1,
      DOC => mem_reg_r2_512_575_0_2_n_2,
      DOD => NLW_mem_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_512_575_12_14_n_0,
      DOB => mem_reg_r2_512_575_12_14_n_1,
      DOC => mem_reg_r2_512_575_12_14_n_2,
      DOD => NLW_mem_reg_r2_512_575_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_512_575_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_512_575_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_512_575_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_512_575_3_5_n_0,
      DOB => mem_reg_r2_512_575_3_5_n_1,
      DOC => mem_reg_r2_512_575_3_5_n_2,
      DOD => NLW_mem_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_512_575_6_8_n_0,
      DOB => mem_reg_r2_512_575_6_8_n_1,
      DOC => mem_reg_r2_512_575_6_8_n_2,
      DOD => NLW_mem_reg_r2_512_575_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_512_575_9_11_n_0,
      DOB => mem_reg_r2_512_575_9_11_n_1,
      DOC => mem_reg_r2_512_575_9_11_n_2,
      DOD => NLW_mem_reg_r2_512_575_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_46
    );
mem_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_576_639_0_2_n_0,
      DOB => mem_reg_r2_576_639_0_2_n_1,
      DOC => mem_reg_r2_576_639_0_2_n_2,
      DOD => NLW_mem_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_576_639_12_14_n_0,
      DOB => mem_reg_r2_576_639_12_14_n_1,
      DOC => mem_reg_r2_576_639_12_14_n_2,
      DOD => NLW_mem_reg_r2_576_639_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_576_639_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_576_639_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_576_639_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_576_639_3_5_n_0,
      DOB => mem_reg_r2_576_639_3_5_n_1,
      DOC => mem_reg_r2_576_639_3_5_n_2,
      DOD => NLW_mem_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_576_639_6_8_n_0,
      DOB => mem_reg_r2_576_639_6_8_n_1,
      DOC => mem_reg_r2_576_639_6_8_n_2,
      DOD => NLW_mem_reg_r2_576_639_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_576_639_9_11_n_0,
      DOB => mem_reg_r2_576_639_9_11_n_1,
      DOC => mem_reg_r2_576_639_9_11_n_2,
      DOD => NLW_mem_reg_r2_576_639_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_48
    );
mem_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_640_703_0_2_n_0,
      DOB => mem_reg_r2_640_703_0_2_n_1,
      DOC => mem_reg_r2_640_703_0_2_n_2,
      DOD => NLW_mem_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_640_703_12_14_n_0,
      DOB => mem_reg_r2_640_703_12_14_n_1,
      DOC => mem_reg_r2_640_703_12_14_n_2,
      DOD => NLW_mem_reg_r2_640_703_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_640_703_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_640_703_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_640_703_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_640_703_3_5_n_0,
      DOB => mem_reg_r2_640_703_3_5_n_1,
      DOC => mem_reg_r2_640_703_3_5_n_2,
      DOD => NLW_mem_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_640_703_6_8_n_0,
      DOB => mem_reg_r2_640_703_6_8_n_1,
      DOC => mem_reg_r2_640_703_6_8_n_2,
      DOD => NLW_mem_reg_r2_640_703_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_640_703_9_11_n_0,
      DOB => mem_reg_r2_640_703_9_11_n_1,
      DOC => mem_reg_r2_640_703_9_11_n_2,
      DOD => NLW_mem_reg_r2_640_703_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_50
    );
mem_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5 downto 1) => write_pointer(5 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_64_127_0_2_n_0,
      DOB => mem_reg_r2_64_127_0_2_n_1,
      DOC => mem_reg_r2_64_127_0_2_n_2,
      DOD => NLW_mem_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_64_127_12_14_n_0,
      DOB => mem_reg_r2_64_127_12_14_n_1,
      DOC => mem_reg_r2_64_127_12_14_n_2,
      DOD => NLW_mem_reg_r2_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_64_127_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_64_127_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_64_127_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_64_127_3_5_n_0,
      DOB => mem_reg_r2_64_127_3_5_n_1,
      DOC => mem_reg_r2_64_127_3_5_n_2,
      DOD => NLW_mem_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_64_127_6_8_n_0,
      DOB => mem_reg_r2_64_127_6_8_n_1,
      DOC => mem_reg_r2_64_127_6_8_n_2,
      DOD => NLW_mem_reg_r2_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5 downto 4) => write_pointer(5 downto 4),
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_64_127_9_11_n_0,
      DOB => mem_reg_r2_64_127_9_11_n_1,
      DOC => mem_reg_r2_64_127_9_11_n_2,
      DOD => NLW_mem_reg_r2_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_33
    );
mem_reg_r2_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_704_767_0_2_n_0,
      DOB => mem_reg_r2_704_767_0_2_n_1,
      DOC => mem_reg_r2_704_767_0_2_n_2,
      DOD => NLW_mem_reg_r2_704_767_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_704_767_12_14_n_0,
      DOB => mem_reg_r2_704_767_12_14_n_1,
      DOC => mem_reg_r2_704_767_12_14_n_2,
      DOD => NLW_mem_reg_r2_704_767_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_704_767_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_704_767_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_704_767_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_704_767_3_5_n_0,
      DOB => mem_reg_r2_704_767_3_5_n_1,
      DOC => mem_reg_r2_704_767_3_5_n_2,
      DOD => NLW_mem_reg_r2_704_767_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_704_767_6_8_n_0,
      DOB => mem_reg_r2_704_767_6_8_n_1,
      DOC => mem_reg_r2_704_767_6_8_n_2,
      DOD => NLW_mem_reg_r2_704_767_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_704_767_9_11_n_0,
      DOB => mem_reg_r2_704_767_9_11_n_1,
      DOC => mem_reg_r2_704_767_9_11_n_2,
      DOD => NLW_mem_reg_r2_704_767_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_51
    );
mem_reg_r2_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_768_831_0_2_n_0,
      DOB => mem_reg_r2_768_831_0_2_n_1,
      DOC => mem_reg_r2_768_831_0_2_n_2,
      DOD => NLW_mem_reg_r2_768_831_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_768_831_12_14_n_0,
      DOB => mem_reg_r2_768_831_12_14_n_1,
      DOC => mem_reg_r2_768_831_12_14_n_2,
      DOD => NLW_mem_reg_r2_768_831_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_768_831_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_768_831_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_768_831_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_768_831_3_5_n_0,
      DOB => mem_reg_r2_768_831_3_5_n_1,
      DOC => mem_reg_r2_768_831_3_5_n_2,
      DOD => NLW_mem_reg_r2_768_831_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_768_831_6_8_n_0,
      DOB => mem_reg_r2_768_831_6_8_n_1,
      DOC => mem_reg_r2_768_831_6_8_n_2,
      DOD => NLW_mem_reg_r2_768_831_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_768_831_9_11_n_0,
      DOB => mem_reg_r2_768_831_9_11_n_1,
      DOC => mem_reg_r2_768_831_9_11_n_2,
      DOD => NLW_mem_reg_r2_768_831_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_52
    );
mem_reg_r2_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_832_895_0_2_n_0,
      DOB => mem_reg_r2_832_895_0_2_n_1,
      DOC => mem_reg_r2_832_895_0_2_n_2,
      DOD => NLW_mem_reg_r2_832_895_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_832_895_12_14_n_0,
      DOB => mem_reg_r2_832_895_12_14_n_1,
      DOC => mem_reg_r2_832_895_12_14_n_2,
      DOD => NLW_mem_reg_r2_832_895_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_832_895_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_832_895_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_832_895_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_832_895_3_5_n_0,
      DOB => mem_reg_r2_832_895_3_5_n_1,
      DOC => mem_reg_r2_832_895_3_5_n_2,
      DOD => NLW_mem_reg_r2_832_895_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_832_895_6_8_n_0,
      DOB => mem_reg_r2_832_895_6_8_n_1,
      DOC => mem_reg_r2_832_895_6_8_n_2,
      DOD => NLW_mem_reg_r2_832_895_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_832_895_9_11_n_0,
      DOB => mem_reg_r2_832_895_9_11_n_1,
      DOC => mem_reg_r2_832_895_9_11_n_2,
      DOD => NLW_mem_reg_r2_832_895_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_37
    );
mem_reg_r2_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_896_959_0_2_n_0,
      DOB => mem_reg_r2_896_959_0_2_n_1,
      DOC => mem_reg_r2_896_959_0_2_n_2,
      DOD => NLW_mem_reg_r2_896_959_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_896_959_12_14_n_0,
      DOB => mem_reg_r2_896_959_12_14_n_1,
      DOC => mem_reg_r2_896_959_12_14_n_2,
      DOD => NLW_mem_reg_r2_896_959_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_896_959_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_896_959_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_896_959_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_896_959_3_5_n_0,
      DOB => mem_reg_r2_896_959_3_5_n_1,
      DOC => mem_reg_r2_896_959_3_5_n_2,
      DOD => NLW_mem_reg_r2_896_959_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_896_959_6_8_n_0,
      DOB => mem_reg_r2_896_959_6_8_n_1,
      DOC => mem_reg_r2_896_959_6_8_n_2,
      DOD => NLW_mem_reg_r2_896_959_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_896_959_9_11_n_0,
      DOB => mem_reg_r2_896_959_9_11_n_1,
      DOC => mem_reg_r2_896_959_9_11_n_2,
      DOD => NLW_mem_reg_r2_896_959_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_41
    );
mem_reg_r2_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3 downto 1) => write_pointer(3 downto 1),
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      DIA => s00_axis_tdata(0),
      DIB => s00_axis_tdata(1),
      DIC => s00_axis_tdata(2),
      DID => '0',
      DOA => mem_reg_r2_960_1023_0_2_n_0,
      DOB => mem_reg_r2_960_1023_0_2_n_1,
      DOC => mem_reg_r2_960_1023_0_2_n_2,
      DOD => NLW_mem_reg_r2_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(12),
      DIB => s00_axis_tdata(13),
      DIC => s00_axis_tdata(14),
      DID => '0',
      DOA => mem_reg_r2_960_1023_12_14_n_0,
      DOB => mem_reg_r2_960_1023_12_14_n_1,
      DOC => mem_reg_r2_960_1023_12_14_n_2,
      DOD => NLW_mem_reg_r2_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_960_1023_15_15: unisim.vcomponents.RAM64X1D
     port map (
      A0 => write_pointer(0),
      A1 => u_txfifo_wr_chn_n_19,
      A2 => u_txfifo_wr_chn_n_28,
      A3 => u_txfifo_wr_chn_n_27,
      A4 => u_txfifo_wr_chn_n_26,
      A5 => u_txfifo_wr_chn_n_25,
      D => s00_axis_tdata(15),
      DPO => mem_reg_r2_960_1023_15_15_n_0,
      DPRA0 => rd_ptr_reg_reg_rep(0),
      DPRA1 => rd_ptr_reg_reg_rep(1),
      DPRA2 => rd_ptr_reg_reg_rep(2),
      DPRA3 => rd_ptr_reg_reg_rep(3),
      DPRA4 => rd_ptr_reg_reg_rep(4),
      DPRA5 => rd_ptr_reg_reg_rep(5),
      SPO => NLW_mem_reg_r2_960_1023_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_27,
      ADDRD(2) => u_txfifo_wr_chn_n_28,
      ADDRD(1) => u_txfifo_wr_chn_n_19,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(3),
      DIB => s00_axis_tdata(4),
      DIC => s00_axis_tdata(5),
      DID => '0',
      DOA => mem_reg_r2_960_1023_3_5_n_0,
      DOB => mem_reg_r2_960_1023_3_5_n_1,
      DOC => mem_reg_r2_960_1023_3_5_n_2,
      DOD => NLW_mem_reg_r2_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(6),
      DIB => s00_axis_tdata(7),
      DIC => s00_axis_tdata(8),
      DID => '0',
      DOA => mem_reg_r2_960_1023_6_8_n_0,
      DOB => mem_reg_r2_960_1023_6_8_n_1,
      DOC => mem_reg_r2_960_1023_6_8_n_2,
      DOD => NLW_mem_reg_r2_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
mem_reg_r2_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRA(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRA(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRA(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRA(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRA(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRB(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRB(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRB(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRB(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRB(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRB(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRC(5) => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\,
      ADDRC(4) => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\,
      ADDRC(3) => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\,
      ADDRC(2) => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\,
      ADDRC(1) => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\,
      ADDRC(0) => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\,
      ADDRD(5) => u_txfifo_wr_chn_n_29,
      ADDRD(4) => u_txfifo_wr_chn_n_30,
      ADDRD(3) => u_txfifo_wr_chn_n_15,
      ADDRD(2) => u_txfifo_wr_chn_n_16,
      ADDRD(1) => u_txfifo_wr_chn_n_17,
      ADDRD(0) => u_txfifo_wr_chn_n_18,
      DIA => s00_axis_tdata(9),
      DIB => s00_axis_tdata(10),
      DIC => s00_axis_tdata(11),
      DID => '0',
      DOA => mem_reg_r2_960_1023_9_11_n_0,
      DOB => mem_reg_r2_960_1023_9_11_n_1,
      DOC => mem_reg_r2_960_1023_9_11_n_2,
      DOD => NLW_mem_reg_r2_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => u_txfifo_wr_chn_n_54
    );
\rd_ptr_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg[0]_i_2_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_n_0_[0]\
    );
\rd_ptr_reg_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1_n_7\,
      S(3) => \rd_ptr_reg_reg[3]_rep_n_0\,
      S(2) => \rd_ptr_reg_reg[2]_rep_n_0\,
      S(1) => \rd_ptr_reg_reg[1]_rep_n_0\,
      S(0) => \rd_ptr_reg[0]_i_2_n_0\
    );
\rd_ptr_reg_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[0]_rep_n_0\
    );
\rd_ptr_reg_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[0]_rep__0_n_0\
    );
\rd_ptr_reg_reg[0]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[0]_rep__1_n_0\
    );
\rd_ptr_reg_reg[0]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[0]_rep__2_n_0\
    );
\rd_ptr_reg_reg[0]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[0]_rep__3_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[8]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_n_0_[10]\
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_n_0_[1]\
    );
\rd_ptr_reg_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[1]_rep_n_0\
    );
\rd_ptr_reg_reg[1]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[1]_rep__0_n_0\
    );
\rd_ptr_reg_reg[1]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[1]_rep__1_n_0\
    );
\rd_ptr_reg_reg[1]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[1]_rep__2_n_0\
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_n_0_[2]\
    );
\rd_ptr_reg_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => \rd_ptr_reg_reg[2]_rep_n_0\
    );
\rd_ptr_reg_reg[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => \rd_ptr_reg_reg[2]_rep__0_n_0\
    );
\rd_ptr_reg_reg[2]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => \rd_ptr_reg_reg[2]_rep__1_n_0\
    );
\rd_ptr_reg_reg[2]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => \rd_ptr_reg_reg[2]_rep__2_n_0\
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_n_0_[3]\
    );
\rd_ptr_reg_reg[3]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => \rd_ptr_reg_reg[3]_rep_n_0\
    );
\rd_ptr_reg_reg[3]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => \rd_ptr_reg_reg[3]_rep__0_n_0\
    );
\rd_ptr_reg_reg[3]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => \rd_ptr_reg_reg[3]_rep__1_n_0\
    );
\rd_ptr_reg_reg[3]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => \rd_ptr_reg_reg[3]_rep__2_n_0\
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_n_0_[4]\
    );
\rd_ptr_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1_n_7\,
      S(3) => \rd_ptr_reg_reg_n_0_[7]\,
      S(2) => \rd_ptr_reg_reg_n_0_[6]\,
      S(1) => \rd_ptr_reg_reg[5]_rep_n_0\,
      S(0) => \rd_ptr_reg_reg_n_0_[4]\
    );
\rd_ptr_reg_reg[4]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[4]_rep_n_0\
    );
\rd_ptr_reg_reg[4]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[4]_rep__0_n_0\
    );
\rd_ptr_reg_reg[4]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[4]_rep__1_n_0\
    );
\rd_ptr_reg_reg[4]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[4]_rep__2_n_0\
    );
\rd_ptr_reg_reg[4]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg[4]_rep__3_n_0\
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_n_0_[5]\
    );
\rd_ptr_reg_reg[5]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[5]_rep_n_0\
    );
\rd_ptr_reg_reg[5]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[5]_rep__0_n_0\
    );
\rd_ptr_reg_reg[5]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[5]_rep__1_n_0\
    );
\rd_ptr_reg_reg[5]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg[5]_rep__2_n_0\
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_n_0_[6]\
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_n_0_[7]\
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_n_0_[8]\
    );
\rd_ptr_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rd_ptr_reg_reg[8]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rd_ptr_reg_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2) => \rd_ptr_reg_reg[8]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1_n_7\,
      S(3) => '0',
      S(2) => \rd_ptr_reg_reg_n_0_[10]\,
      S(1) => \rd_ptr_reg_reg_n_0_[9]\,
      S(0) => \rd_ptr_reg_reg_n_0_[8]\
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg[8]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_n_0_[9]\
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_i_1_n_0\,
      Q => rd_ptr_reg_reg_rep(0)
    );
\rd_ptr_reg_reg_rep[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_rep_i_1_n_0\,
      Q => \rd_ptr_reg_reg_rep[0]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_rep_i_1__0_n_0\,
      Q => \rd_ptr_reg_reg_rep[0]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[0]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_rep_i_1__1_n_0\,
      Q => \rd_ptr_reg_reg_rep[0]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[0]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_rep_i_1__2_n_0\,
      Q => \rd_ptr_reg_reg_rep[0]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[0]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_rep[0]_rep_i_1__3_n_0\,
      Q => \rd_ptr_reg_reg_rep[0]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[10]_i_1_n_6\,
      Q => rd_ptr_reg_reg_rep(10)
    );
\rd_ptr_reg_reg_rep[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rd_ptr_reg_reg_rep[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_ptr_reg_reg_rep[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rd_ptr_reg_reg_rep[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \rd_ptr_reg_reg_rep[10]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[10]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \rd_ptr_reg_reg_n_0_[10]\,
      S(0) => \rd_ptr_reg_reg_n_0_[9]\
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => rd_ptr_reg_reg_rep(1)
    );
\rd_ptr_reg_reg_rep[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[1]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[1]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[1]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[1]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[1]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[1]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[1]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[1]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[1]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => rd_ptr_reg_reg_rep(2)
    );
\rd_ptr_reg_reg_rep[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_rep[2]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_rep[2]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[2]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_rep[2]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[2]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_rep[2]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[2]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => \rd_ptr_reg_reg_rep[2]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => rd_ptr_reg_reg_rep(3)
    );
\rd_ptr_reg_reg_rep[3]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_rep[3]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[3]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_rep[3]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[3]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_rep[3]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[3]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_rep[3]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[3]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => \rd_ptr_reg_reg_rep[3]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => rd_ptr_reg_reg_rep(4)
    );
\rd_ptr_reg_reg_rep[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1_n_3\,
      CYINIT => \rd_ptr_reg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      S(3) => \rd_ptr_reg_reg_n_0_[4]\,
      S(2) => \rd_ptr_reg_reg_n_0_[3]\,
      S(1) => \rd_ptr_reg_reg_n_0_[2]\,
      S(0) => \rd_ptr_reg_reg_n_0_[1]\
    );
\rd_ptr_reg_reg_rep[4]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_rep[4]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[4]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_rep[4]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[4]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_rep[4]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[4]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_rep[4]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[4]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => \rd_ptr_reg_reg_rep[4]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => rd_ptr_reg_reg_rep(5)
    );
\rd_ptr_reg_reg_rep[5]_rep\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[5]_rep_n_0\
    );
\rd_ptr_reg_reg_rep[5]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[5]_rep__0_n_0\
    );
\rd_ptr_reg_reg_rep[5]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[5]_rep__1_n_0\
    );
\rd_ptr_reg_reg_rep[5]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[5]_rep__2_n_0\
    );
\rd_ptr_reg_reg_rep[5]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => \rd_ptr_reg_reg_rep[5]_rep__3_n_0\
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_6\,
      Q => rd_ptr_reg_reg_rep(6)
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_5\,
      Q => rd_ptr_reg_reg_rep(7)
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_4\,
      Q => rd_ptr_reg_reg_rep(8)
    );
\rd_ptr_reg_reg_rep[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[8]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[8]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[8]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      S(3) => \rd_ptr_reg_reg_n_0_[8]\,
      S(2) => \rd_ptr_reg_reg_n_0_[7]\,
      S(1) => \rd_ptr_reg_reg_n_0_[6]\,
      S(0) => \rd_ptr_reg_reg_n_0_[5]\
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDCE
     port map (
      C => txclk,
      CE => pop,
      CLR => m00_axis_tvalid_reg_i_2_n_0,
      D => \rd_ptr_reg_reg_rep[10]_i_1_n_7\,
      Q => rd_ptr_reg_reg_rep(9)
    );
\rd_ptr_reg_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_i_1_n_0\
    );
\rd_ptr_reg_rep[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_rep_i_1_n_0\
    );
\rd_ptr_reg_rep[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_rep_i_1__0_n_0\
    );
\rd_ptr_reg_rep[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_rep_i_1__1_n_0\
    );
\rd_ptr_reg_rep[0]_rep_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_rep_i_1__2_n_0\
    );
\rd_ptr_reg_rep[0]_rep_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => \rd_ptr_reg_rep[0]_rep_i_1__3_n_0\
    );
u_txfifo_wr_chn: entity work.design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0_S00_AXIS
     port map (
      ADDRD(0) => u_txfifo_wr_chn_n_14,
      clear => clear,
      clk => clk,
      s00_axis_tlast => s00_axis_tlast,
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => s00_axis_tvalid,
      write_pointer(10 downto 0) => write_pointer(10 downto 0),
      \write_pointer__0\(1 downto 0) => \write_pointer__0\(12 downto 11),
      \write_pointer_reg[10]_0\ => u_txfifo_wr_chn_n_31,
      \write_pointer_reg[10]_1\ => u_txfifo_wr_chn_n_32,
      \write_pointer_reg[10]_2\ => u_txfifo_wr_chn_n_53,
      \write_pointer_reg[10]_3\ => u_txfifo_wr_chn_n_54,
      \write_pointer_reg[1]_rep__0_0\ => u_txfifo_wr_chn_n_19,
      \write_pointer_reg[3]_rep_0\(3) => u_txfifo_wr_chn_n_15,
      \write_pointer_reg[3]_rep_0\(2) => u_txfifo_wr_chn_n_16,
      \write_pointer_reg[3]_rep_0\(1) => u_txfifo_wr_chn_n_17,
      \write_pointer_reg[3]_rep_0\(0) => u_txfifo_wr_chn_n_18,
      \write_pointer_reg[5]_rep_0\(1) => u_txfifo_wr_chn_n_29,
      \write_pointer_reg[5]_rep_0\(0) => u_txfifo_wr_chn_n_30,
      \write_pointer_reg[5]_rep__0_0\(4) => u_txfifo_wr_chn_n_20,
      \write_pointer_reg[5]_rep__0_0\(3) => u_txfifo_wr_chn_n_21,
      \write_pointer_reg[5]_rep__0_0\(2) => u_txfifo_wr_chn_n_22,
      \write_pointer_reg[5]_rep__0_0\(1) => u_txfifo_wr_chn_n_23,
      \write_pointer_reg[5]_rep__0_0\(0) => u_txfifo_wr_chn_n_24,
      \write_pointer_reg[5]_rep__1_0\(3) => u_txfifo_wr_chn_n_25,
      \write_pointer_reg[5]_rep__1_0\(2) => u_txfifo_wr_chn_n_26,
      \write_pointer_reg[5]_rep__1_0\(1) => u_txfifo_wr_chn_n_27,
      \write_pointer_reg[5]_rep__1_0\(0) => u_txfifo_wr_chn_n_28,
      \write_pointer_reg[6]_0\ => u_txfifo_wr_chn_n_33,
      \write_pointer_reg[6]_1\ => u_txfifo_wr_chn_n_41,
      \write_pointer_reg[6]_2\ => u_txfifo_wr_chn_n_42,
      \write_pointer_reg[6]_3\ => u_txfifo_wr_chn_n_43,
      \write_pointer_reg[6]_4\ => u_txfifo_wr_chn_n_49,
      \write_pointer_reg[6]_5\ => u_txfifo_wr_chn_n_62,
      \write_pointer_reg[7]_0\ => u_txfifo_wr_chn_n_34,
      \write_pointer_reg[7]_1\ => u_txfifo_wr_chn_n_37,
      \write_pointer_reg[7]_2\ => u_txfifo_wr_chn_n_38,
      \write_pointer_reg[7]_3\ => u_txfifo_wr_chn_n_39,
      \write_pointer_reg[7]_4\ => u_txfifo_wr_chn_n_47,
      \write_pointer_reg[7]_5\ => u_txfifo_wr_chn_n_52,
      \write_pointer_reg[7]_6\ => u_txfifo_wr_chn_n_59,
      \write_pointer_reg[7]_7\ => u_txfifo_wr_chn_n_61,
      \write_pointer_reg[8]_0\ => u_txfifo_wr_chn_n_36,
      \write_pointer_reg[8]_1\ => u_txfifo_wr_chn_n_48,
      \write_pointer_reg[8]_2\ => u_txfifo_wr_chn_n_50,
      \write_pointer_reg[8]_3\ => u_txfifo_wr_chn_n_51,
      \write_pointer_reg[8]_4\ => u_txfifo_wr_chn_n_55,
      \write_pointer_reg[8]_5\ => u_txfifo_wr_chn_n_56,
      \write_pointer_reg[8]_6\ => u_txfifo_wr_chn_n_57,
      \write_pointer_reg[8]_7\ => u_txfifo_wr_chn_n_60,
      \write_pointer_reg[9]_0\ => u_txfifo_wr_chn_n_35,
      \write_pointer_reg[9]_1\ => u_txfifo_wr_chn_n_40,
      \write_pointer_reg[9]_2\ => u_txfifo_wr_chn_n_44,
      \write_pointer_reg[9]_3\ => u_txfifo_wr_chn_n_45,
      \write_pointer_reg[9]_4\ => u_txfifo_wr_chn_n_46,
      \write_pointer_reg[9]_5\ => u_txfifo_wr_chn_n_58
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_2_axis_stream_txfifo_0_2 is
  port (
    clk : in STD_LOGIC;
    txclk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    tx_rstn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_2_axis_stream_txfifo_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_2_axis_stream_txfifo_0_2 : entity is "design_2_axis_stream_txfifo_0_2,axis_stream_txfifo_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_2_axis_stream_txfifo_0_2 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_2_axis_stream_txfifo_0_2 : entity is "axis_stream_txfifo_v2_0,Vivado 2021.2";
end design_2_axis_stream_txfifo_0_2;

architecture STRUCTURE of design_2_axis_stream_txfifo_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m01_axis_tdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m02_axis_tvalid\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rstn, ASSOCIATED_BUSIF S00_AXIS:S00_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TLAST";
  attribute X_INTERFACE_INFO of m00_axis_tready : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TREADY";
  attribute X_INTERFACE_PARAMETER of m00_axis_tready : signal is "XIL_INTERFACENAME M00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_2_BiDirChannels_0_0_txclk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TVALID";
  attribute X_INTERFACE_INFO of m01_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TLAST";
  attribute X_INTERFACE_INFO of m01_axis_tready : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TREADY";
  attribute X_INTERFACE_PARAMETER of m01_axis_tready : signal is "XIL_INTERFACENAME M01_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_2_BiDirChannels_0_0_txclk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m01_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TVALID";
  attribute X_INTERFACE_INFO of m02_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M02_AXIS TLAST";
  attribute X_INTERFACE_INFO of m02_axis_tready : signal is "xilinx.com:interface:axis:1.0 M02_AXIS TREADY";
  attribute X_INTERFACE_PARAMETER of m02_axis_tready : signal is "XIL_INTERFACENAME M02_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_2_BiDirChannels_0_0_txclk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m02_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M02_AXIS TVALID";
  attribute X_INTERFACE_INFO of rstn : signal is "xilinx.com:signal:reset:1.0 rstn RST";
  attribute X_INTERFACE_PARAMETER of rstn : signal is "XIL_INTERFACENAME rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TLAST";
  attribute X_INTERFACE_INFO of s00_axis_tready : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TREADY";
  attribute X_INTERFACE_INFO of s00_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of s00_axis_tvalid : signal is "XIL_INTERFACENAME S00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tx_rstn : signal is "xilinx.com:signal:reset:1.0 tx_rstn RST";
  attribute X_INTERFACE_PARAMETER of tx_rstn : signal is "XIL_INTERFACENAME tx_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of txclk : signal is "xilinx.com:signal:clock:1.0 txclk CLK";
  attribute X_INTERFACE_PARAMETER of txclk : signal is "XIL_INTERFACENAME txclk, ASSOCIATED_BUSIF M00_AXIS:M01_AXIS:M02_AXIS, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_2_BiDirChannels_0_0_txclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDATA";
  attribute X_INTERFACE_INFO of m00_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TSTRB";
  attribute X_INTERFACE_INFO of m01_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TDATA";
  attribute X_INTERFACE_INFO of m01_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M01_AXIS TSTRB";
  attribute X_INTERFACE_INFO of m02_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M02_AXIS TDATA";
  attribute X_INTERFACE_INFO of m02_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M02_AXIS TSTRB";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of s00_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S00_AXIS TSTRB";
begin
  m00_axis_tlast <= \<const0>\;
  m00_axis_tstrb(1) <= \<const1>\;
  m00_axis_tstrb(0) <= \<const1>\;
  m00_axis_tvalid <= \^m02_axis_tvalid\;
  m01_axis_tdata(15 downto 0) <= \^m01_axis_tdata\(15 downto 0);
  m01_axis_tlast <= \<const0>\;
  m01_axis_tstrb(1) <= \<const1>\;
  m01_axis_tstrb(0) <= \<const1>\;
  m01_axis_tvalid <= \^m02_axis_tvalid\;
  m02_axis_tdata(15 downto 0) <= \^m01_axis_tdata\(15 downto 0);
  m02_axis_tlast <= \<const0>\;
  m02_axis_tstrb(1) <= \<const1>\;
  m02_axis_tstrb(0) <= \<const1>\;
  m02_axis_tvalid <= \^m02_axis_tvalid\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_2_axis_stream_txfifo_0_2_axis_stream_txfifo_v2_0
     port map (
      clk => clk,
      m00_axis_tdata(15 downto 0) => m00_axis_tdata(15 downto 0),
      m00_axis_tready => m00_axis_tready,
      m01_axis_tdata(15 downto 0) => \^m01_axis_tdata\(15 downto 0),
      m01_axis_tready => m01_axis_tready,
      m02_axis_tready => m02_axis_tready,
      m02_axis_tvalid => \^m02_axis_tvalid\,
      rstn => rstn,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s00_axis_tdata(15 downto 0) => s00_axis_tdata(15 downto 0),
      s00_axis_tlast => s00_axis_tlast,
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => s00_axis_tvalid,
      tx_rstn => tx_rstn,
      txclk => txclk
    );
end STRUCTURE;
