/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0xa0883be4 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000003359274523_2662658903_1758484021_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1758484021", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1758484021.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_4014492410_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_4014492410", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_4014492410.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3294959929_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3294959929", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3294959929.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2617641327_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2617641327", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2617641327.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3253874758_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3253874758", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3253874758.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_1545931007_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1545931007", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1545931007.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3782343978_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3782343978", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3782343978.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0117874807_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0117874807", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0117874807.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_4169495180_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_4169495180", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_4169495180.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0363307632_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0363307632", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0363307632.didat");
}
