--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: src/vadd.cpp, Line: 104, Column: 0 }
Function:        vadd
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            in1
  - String:          ''' for cosimulation.'
...
--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: src/vadd.cpp, Line: 104, Column: 0 }
Function:        vadd
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            in2
  - String:          ''' for cosimulation.'
...
--- !Failure
Pass:            generate-ir-wrapper
Name:            MAXIDepthUnspecified
DebugLoc:        { File: src/vadd.cpp, Line: 104, Column: 0 }
Function:        vadd
Args:            
  - String:          'A depth specification is required for MAXI interface port '''
  - Name:            out
  - String:          ''' for cosimulation.'
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: src/vadd.cpp, Line: 89, Column: 5 }
Function:        _ZL12write_resultPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          'Sequential '
  - Direction:       write
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        outseq
  - ArrayName:       out
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:89:5'
  - String:          ' '
  - Function:        'write_result(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: src/vadd.cpp, Line: 86, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
    DebugLoc:        { File: src/vadd.cpp, Line: 91, Column: 9 }
  - OrigDirection:   write
  - OrigID:          for.inc.store.5
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: src/vadd.cpp, Line: 70, Column: 11 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.4
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.12
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: src/vadd.cpp, Line: 70, Column: 11 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.4
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: src/vadd.cpp, Line: 89, Column: 5 }
Function:        _ZL12write_resultPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: src/vadd.cpp, Line: 89, Column: 5 }
  - OrigDirection:   write
  - OrigID:          outseq
  - ArrayName:       out
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:89:5'
  - String:          ' '
  - Function:        'write_result(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: src/vadd.cpp, Line: 86, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
  - OrigDirection:   read
  - OrigID:          inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.12
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
  - OrigDirection:   read
  - OrigID:          inseq
  - ArrayName:       in
  - String:          ' '
  - BundleName:      gmem0,gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        mem_wr
  - String:          '> at '
  - LoopLoc:         'src/vadd.cpp:89:5'
  - String:          ' '
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        execute
  - String:          '> at '
  - LoopLoc:         'src/vadd.cpp:80:5'
  - String:          ' '
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        mem_rd
  - String:          '> at '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        mem_rd
  - String:          '> at '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.12.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.12.1)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.12.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_rd
  - String:          '''('
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem0
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem1
  - String:          ' '
  - LoopName:        mem_rd
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ' '
  - Function:        'read_input(unsigned int*, hls::stream<unsigned int, 0>&, int) (.1)'
    DebugLoc:        { File: src/vadd.cpp, Line: 65, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: src/vadd.cpp, Line: 68, Column: 5 }
Function:        _ZL10read_inputPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_rd
  - String:          '''('
  - LoopLoc:         'src/vadd.cpp:68:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem1
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: src/vadd.cpp, Line: 89, Column: 5 }
Function:        _ZL12write_resultPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        mem_wr
  - String:          ' '
  - LoopLoc:         'src/vadd.cpp:89:5'
  - String:          ' '
  - Function:        'write_result(unsigned int*, hls::stream<unsigned int, 0>&, int) (.1)'
    DebugLoc:        { File: src/vadd.cpp, Line: 86, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: src/vadd.cpp, Line: 89, Column: 5 }
Function:        _ZL12write_resultPjRN3hls6streamIjLi0EEEi.1
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        mem_wr
  - String:          '''('
  - LoopLoc:         'src/vadd.cpp:89:5'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem0
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
