INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ALHINAI/Documents/GitHub/CoV-Descriptor-Project/SobelAccelerator/SobelAccelerator.srcs/sim_1/new/tb_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Accelerator
