#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2543f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25415f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2542270 .functor NOT 1, L_0x25b9840, C4<0>, C4<0>, C4<0>;
L_0x255b420 .functor XOR 8, L_0x25b93d0, L_0x25b9590, C4<00000000>, C4<00000000>;
L_0x2591ad0 .functor XOR 8, L_0x255b420, L_0x25b96d0, C4<00000000>, C4<00000000>;
v0x25b6fb0_0 .net *"_ivl_10", 7 0, L_0x25b96d0;  1 drivers
v0x25b70b0_0 .net *"_ivl_12", 7 0, L_0x2591ad0;  1 drivers
v0x25b7190_0 .net *"_ivl_2", 7 0, L_0x25b9330;  1 drivers
v0x25b7250_0 .net *"_ivl_4", 7 0, L_0x25b93d0;  1 drivers
v0x25b7330_0 .net *"_ivl_6", 7 0, L_0x25b9590;  1 drivers
v0x25b7460_0 .net *"_ivl_8", 7 0, L_0x255b420;  1 drivers
v0x25b7540_0 .net "areset", 0 0, L_0x2542680;  1 drivers
v0x25b75e0_0 .var "clk", 0 0;
v0x25b7680_0 .net "predict_history_dut", 6 0, v0x25b6340_0;  1 drivers
v0x25b77d0_0 .net "predict_history_ref", 6 0, L_0x25b91a0;  1 drivers
v0x25b7870_0 .net "predict_pc", 6 0, L_0x25b8430;  1 drivers
v0x25b7910_0 .net "predict_taken_dut", 0 0, v0x25b6580_0;  1 drivers
v0x25b79b0_0 .net "predict_taken_ref", 0 0, L_0x25b8fe0;  1 drivers
v0x25b7a50_0 .net "predict_valid", 0 0, v0x25b3720_0;  1 drivers
v0x25b7af0_0 .var/2u "stats1", 223 0;
v0x25b7b90_0 .var/2u "strobe", 0 0;
v0x25b7c50_0 .net "tb_match", 0 0, L_0x25b9840;  1 drivers
v0x25b7e00_0 .net "tb_mismatch", 0 0, L_0x2542270;  1 drivers
v0x25b7ea0_0 .net "train_history", 6 0, L_0x25b89e0;  1 drivers
v0x25b7f60_0 .net "train_mispredicted", 0 0, L_0x25b8880;  1 drivers
v0x25b8000_0 .net "train_pc", 6 0, L_0x25b8b70;  1 drivers
v0x25b80c0_0 .net "train_taken", 0 0, L_0x25b8660;  1 drivers
v0x25b8160_0 .net "train_valid", 0 0, v0x25b40a0_0;  1 drivers
v0x25b8200_0 .net "wavedrom_enable", 0 0, v0x25b4170_0;  1 drivers
v0x25b82a0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x25b4210_0;  1 drivers
v0x25b8340_0 .net "wavedrom_title", 511 0, v0x25b42f0_0;  1 drivers
L_0x25b9330 .concat [ 7 1 0 0], L_0x25b91a0, L_0x25b8fe0;
L_0x25b93d0 .concat [ 7 1 0 0], L_0x25b91a0, L_0x25b8fe0;
L_0x25b9590 .concat [ 7 1 0 0], v0x25b6340_0, v0x25b6580_0;
L_0x25b96d0 .concat [ 7 1 0 0], L_0x25b91a0, L_0x25b8fe0;
L_0x25b9840 .cmp/eeq 8, L_0x25b9330, L_0x2591ad0;
S_0x2545fb0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x25415f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2590770 .param/l "LNT" 0 3 22, C4<01>;
P_0x25907b0 .param/l "LT" 0 3 22, C4<10>;
P_0x25907f0 .param/l "SNT" 0 3 22, C4<00>;
P_0x2590830 .param/l "ST" 0 3 22, C4<11>;
P_0x2590870 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2542b60 .functor XOR 7, v0x25b18c0_0, L_0x25b8430, C4<0000000>, C4<0000000>;
L_0x256c6b0 .functor XOR 7, L_0x25b89e0, L_0x25b8b70, C4<0000000>, C4<0000000>;
v0x257efe0_0 .net *"_ivl_11", 0 0, L_0x25b8ef0;  1 drivers
L_0x7f96a229d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x257f2b0_0 .net *"_ivl_12", 0 0, L_0x7f96a229d1c8;  1 drivers
L_0x7f96a229d210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25422e0_0 .net *"_ivl_16", 6 0, L_0x7f96a229d210;  1 drivers
v0x2542520_0 .net *"_ivl_4", 1 0, L_0x25b8d00;  1 drivers
v0x25426f0_0 .net *"_ivl_6", 8 0, L_0x25b8e00;  1 drivers
L_0x7f96a229d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2542c50_0 .net *"_ivl_9", 1 0, L_0x7f96a229d180;  1 drivers
v0x25b15a0_0 .net "areset", 0 0, L_0x2542680;  alias, 1 drivers
v0x25b1660_0 .net "clk", 0 0, v0x25b75e0_0;  1 drivers
v0x25b1720 .array "pht", 0 127, 1 0;
v0x25b17e0_0 .net "predict_history", 6 0, L_0x25b91a0;  alias, 1 drivers
v0x25b18c0_0 .var "predict_history_r", 6 0;
v0x25b19a0_0 .net "predict_index", 6 0, L_0x2542b60;  1 drivers
v0x25b1a80_0 .net "predict_pc", 6 0, L_0x25b8430;  alias, 1 drivers
v0x25b1b60_0 .net "predict_taken", 0 0, L_0x25b8fe0;  alias, 1 drivers
v0x25b1c20_0 .net "predict_valid", 0 0, v0x25b3720_0;  alias, 1 drivers
v0x25b1ce0_0 .net "train_history", 6 0, L_0x25b89e0;  alias, 1 drivers
v0x25b1dc0_0 .net "train_index", 6 0, L_0x256c6b0;  1 drivers
v0x25b1ea0_0 .net "train_mispredicted", 0 0, L_0x25b8880;  alias, 1 drivers
v0x25b1f60_0 .net "train_pc", 6 0, L_0x25b8b70;  alias, 1 drivers
v0x25b2040_0 .net "train_taken", 0 0, L_0x25b8660;  alias, 1 drivers
v0x25b2100_0 .net "train_valid", 0 0, v0x25b40a0_0;  alias, 1 drivers
E_0x25520a0 .event posedge, v0x25b15a0_0, v0x25b1660_0;
L_0x25b8d00 .array/port v0x25b1720, L_0x25b8e00;
L_0x25b8e00 .concat [ 7 2 0 0], L_0x2542b60, L_0x7f96a229d180;
L_0x25b8ef0 .part L_0x25b8d00, 1, 1;
L_0x25b8fe0 .functor MUXZ 1, L_0x7f96a229d1c8, L_0x25b8ef0, v0x25b3720_0, C4<>;
L_0x25b91a0 .functor MUXZ 7, L_0x7f96a229d210, v0x25b18c0_0, v0x25b3720_0, C4<>;
S_0x256b9e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x2545fb0;
 .timescale -12 -12;
v0x257ebc0_0 .var/i "i", 31 0;
S_0x25b2320 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x25415f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x25b24d0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2542680 .functor BUFZ 1, v0x25b37f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f96a229d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25b2fb0_0 .net *"_ivl_10", 0 0, L_0x7f96a229d0a8;  1 drivers
L_0x7f96a229d0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25b3090_0 .net *"_ivl_14", 6 0, L_0x7f96a229d0f0;  1 drivers
L_0x7f96a229d138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25b3170_0 .net *"_ivl_18", 6 0, L_0x7f96a229d138;  1 drivers
L_0x7f96a229d018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25b3230_0 .net *"_ivl_2", 6 0, L_0x7f96a229d018;  1 drivers
L_0x7f96a229d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25b3310_0 .net *"_ivl_6", 0 0, L_0x7f96a229d060;  1 drivers
v0x25b3440_0 .net "areset", 0 0, L_0x2542680;  alias, 1 drivers
v0x25b34e0_0 .net "clk", 0 0, v0x25b75e0_0;  alias, 1 drivers
v0x25b35b0_0 .net "predict_pc", 6 0, L_0x25b8430;  alias, 1 drivers
v0x25b3680_0 .var "predict_pc_r", 6 0;
v0x25b3720_0 .var "predict_valid", 0 0;
v0x25b37f0_0 .var "reset", 0 0;
v0x25b3890_0 .net "tb_match", 0 0, L_0x25b9840;  alias, 1 drivers
v0x25b3950_0 .net "train_history", 6 0, L_0x25b89e0;  alias, 1 drivers
v0x25b3a40_0 .var "train_history_r", 6 0;
v0x25b3b00_0 .net "train_mispredicted", 0 0, L_0x25b8880;  alias, 1 drivers
v0x25b3bd0_0 .var "train_mispredicted_r", 0 0;
v0x25b3c70_0 .net "train_pc", 6 0, L_0x25b8b70;  alias, 1 drivers
v0x25b3e70_0 .var "train_pc_r", 6 0;
v0x25b3f30_0 .net "train_taken", 0 0, L_0x25b8660;  alias, 1 drivers
v0x25b4000_0 .var "train_taken_r", 0 0;
v0x25b40a0_0 .var "train_valid", 0 0;
v0x25b4170_0 .var "wavedrom_enable", 0 0;
v0x25b4210_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x25b42f0_0 .var "wavedrom_title", 511 0;
E_0x2551540/0 .event negedge, v0x25b1660_0;
E_0x2551540/1 .event posedge, v0x25b1660_0;
E_0x2551540 .event/or E_0x2551540/0, E_0x2551540/1;
L_0x25b8430 .functor MUXZ 7, L_0x7f96a229d018, v0x25b3680_0, v0x25b3720_0, C4<>;
L_0x25b8660 .functor MUXZ 1, L_0x7f96a229d060, v0x25b4000_0, v0x25b40a0_0, C4<>;
L_0x25b8880 .functor MUXZ 1, L_0x7f96a229d0a8, v0x25b3bd0_0, v0x25b40a0_0, C4<>;
L_0x25b89e0 .functor MUXZ 7, L_0x7f96a229d0f0, v0x25b3a40_0, v0x25b40a0_0, C4<>;
L_0x25b8b70 .functor MUXZ 7, L_0x7f96a229d138, v0x25b3e70_0, v0x25b40a0_0, C4<>;
S_0x25b2590 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x25b2320;
 .timescale -12 -12;
v0x25b27f0_0 .var/2u "arfail", 0 0;
v0x25b28d0_0 .var "async", 0 0;
v0x25b2990_0 .var/2u "datafail", 0 0;
v0x25b2a30_0 .var/2u "srfail", 0 0;
E_0x25512f0 .event posedge, v0x25b1660_0;
E_0x25349f0 .event negedge, v0x25b1660_0;
TD_tb.stim1.reset_test ;
    %wait E_0x25512f0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25512f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x25349f0;
    %load/vec4 v0x25b3890_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25b2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %wait E_0x25512f0;
    %load/vec4 v0x25b3890_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25b27f0_0, 0, 1;
    %wait E_0x25512f0;
    %load/vec4 v0x25b3890_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %load/vec4 v0x25b2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x25b27f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x25b28d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x25b2990_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x25b28d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x25b2af0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x25b2320;
 .timescale -12 -12;
v0x25b2cf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25b2dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x25b2320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25b4570 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x25415f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x25b4fc0_0 .net "areset", 0 0, L_0x2542680;  alias, 1 drivers
v0x25b50d0_0 .net "clk", 0 0, v0x25b75e0_0;  alias, 1 drivers
v0x25b51e0_0 .var "global_history", 6 0;
v0x25b5280 .array "pht", 0 127, 1 0;
v0x25b6340_0 .var "predict_history", 6 0;
v0x25b6470_0 .net "predict_pc", 6 0, L_0x25b8430;  alias, 1 drivers
v0x25b6580_0 .var "predict_taken", 0 0;
v0x25b6640_0 .net "predict_valid", 0 0, v0x25b3720_0;  alias, 1 drivers
v0x25b6730_0 .net "train_history", 6 0, L_0x25b89e0;  alias, 1 drivers
v0x25b67f0_0 .net "train_mispredicted", 0 0, L_0x25b8880;  alias, 1 drivers
v0x25b68e0_0 .net "train_pc", 6 0, L_0x25b8b70;  alias, 1 drivers
v0x25b69f0_0 .net "train_taken", 0 0, L_0x25b8660;  alias, 1 drivers
v0x25b6ae0_0 .net "train_valid", 0 0, v0x25b40a0_0;  alias, 1 drivers
v0x25b5280_0 .array/port v0x25b5280, 0;
E_0x2596c60/0 .event anyedge, v0x25b1c20_0, v0x25b51e0_0, v0x25b1a80_0, v0x25b5280_0;
v0x25b5280_1 .array/port v0x25b5280, 1;
v0x25b5280_2 .array/port v0x25b5280, 2;
v0x25b5280_3 .array/port v0x25b5280, 3;
v0x25b5280_4 .array/port v0x25b5280, 4;
E_0x2596c60/1 .event anyedge, v0x25b5280_1, v0x25b5280_2, v0x25b5280_3, v0x25b5280_4;
v0x25b5280_5 .array/port v0x25b5280, 5;
v0x25b5280_6 .array/port v0x25b5280, 6;
v0x25b5280_7 .array/port v0x25b5280, 7;
v0x25b5280_8 .array/port v0x25b5280, 8;
E_0x2596c60/2 .event anyedge, v0x25b5280_5, v0x25b5280_6, v0x25b5280_7, v0x25b5280_8;
v0x25b5280_9 .array/port v0x25b5280, 9;
v0x25b5280_10 .array/port v0x25b5280, 10;
v0x25b5280_11 .array/port v0x25b5280, 11;
v0x25b5280_12 .array/port v0x25b5280, 12;
E_0x2596c60/3 .event anyedge, v0x25b5280_9, v0x25b5280_10, v0x25b5280_11, v0x25b5280_12;
v0x25b5280_13 .array/port v0x25b5280, 13;
v0x25b5280_14 .array/port v0x25b5280, 14;
v0x25b5280_15 .array/port v0x25b5280, 15;
v0x25b5280_16 .array/port v0x25b5280, 16;
E_0x2596c60/4 .event anyedge, v0x25b5280_13, v0x25b5280_14, v0x25b5280_15, v0x25b5280_16;
v0x25b5280_17 .array/port v0x25b5280, 17;
v0x25b5280_18 .array/port v0x25b5280, 18;
v0x25b5280_19 .array/port v0x25b5280, 19;
v0x25b5280_20 .array/port v0x25b5280, 20;
E_0x2596c60/5 .event anyedge, v0x25b5280_17, v0x25b5280_18, v0x25b5280_19, v0x25b5280_20;
v0x25b5280_21 .array/port v0x25b5280, 21;
v0x25b5280_22 .array/port v0x25b5280, 22;
v0x25b5280_23 .array/port v0x25b5280, 23;
v0x25b5280_24 .array/port v0x25b5280, 24;
E_0x2596c60/6 .event anyedge, v0x25b5280_21, v0x25b5280_22, v0x25b5280_23, v0x25b5280_24;
v0x25b5280_25 .array/port v0x25b5280, 25;
v0x25b5280_26 .array/port v0x25b5280, 26;
v0x25b5280_27 .array/port v0x25b5280, 27;
v0x25b5280_28 .array/port v0x25b5280, 28;
E_0x2596c60/7 .event anyedge, v0x25b5280_25, v0x25b5280_26, v0x25b5280_27, v0x25b5280_28;
v0x25b5280_29 .array/port v0x25b5280, 29;
v0x25b5280_30 .array/port v0x25b5280, 30;
v0x25b5280_31 .array/port v0x25b5280, 31;
v0x25b5280_32 .array/port v0x25b5280, 32;
E_0x2596c60/8 .event anyedge, v0x25b5280_29, v0x25b5280_30, v0x25b5280_31, v0x25b5280_32;
v0x25b5280_33 .array/port v0x25b5280, 33;
v0x25b5280_34 .array/port v0x25b5280, 34;
v0x25b5280_35 .array/port v0x25b5280, 35;
v0x25b5280_36 .array/port v0x25b5280, 36;
E_0x2596c60/9 .event anyedge, v0x25b5280_33, v0x25b5280_34, v0x25b5280_35, v0x25b5280_36;
v0x25b5280_37 .array/port v0x25b5280, 37;
v0x25b5280_38 .array/port v0x25b5280, 38;
v0x25b5280_39 .array/port v0x25b5280, 39;
v0x25b5280_40 .array/port v0x25b5280, 40;
E_0x2596c60/10 .event anyedge, v0x25b5280_37, v0x25b5280_38, v0x25b5280_39, v0x25b5280_40;
v0x25b5280_41 .array/port v0x25b5280, 41;
v0x25b5280_42 .array/port v0x25b5280, 42;
v0x25b5280_43 .array/port v0x25b5280, 43;
v0x25b5280_44 .array/port v0x25b5280, 44;
E_0x2596c60/11 .event anyedge, v0x25b5280_41, v0x25b5280_42, v0x25b5280_43, v0x25b5280_44;
v0x25b5280_45 .array/port v0x25b5280, 45;
v0x25b5280_46 .array/port v0x25b5280, 46;
v0x25b5280_47 .array/port v0x25b5280, 47;
v0x25b5280_48 .array/port v0x25b5280, 48;
E_0x2596c60/12 .event anyedge, v0x25b5280_45, v0x25b5280_46, v0x25b5280_47, v0x25b5280_48;
v0x25b5280_49 .array/port v0x25b5280, 49;
v0x25b5280_50 .array/port v0x25b5280, 50;
v0x25b5280_51 .array/port v0x25b5280, 51;
v0x25b5280_52 .array/port v0x25b5280, 52;
E_0x2596c60/13 .event anyedge, v0x25b5280_49, v0x25b5280_50, v0x25b5280_51, v0x25b5280_52;
v0x25b5280_53 .array/port v0x25b5280, 53;
v0x25b5280_54 .array/port v0x25b5280, 54;
v0x25b5280_55 .array/port v0x25b5280, 55;
v0x25b5280_56 .array/port v0x25b5280, 56;
E_0x2596c60/14 .event anyedge, v0x25b5280_53, v0x25b5280_54, v0x25b5280_55, v0x25b5280_56;
v0x25b5280_57 .array/port v0x25b5280, 57;
v0x25b5280_58 .array/port v0x25b5280, 58;
v0x25b5280_59 .array/port v0x25b5280, 59;
v0x25b5280_60 .array/port v0x25b5280, 60;
E_0x2596c60/15 .event anyedge, v0x25b5280_57, v0x25b5280_58, v0x25b5280_59, v0x25b5280_60;
v0x25b5280_61 .array/port v0x25b5280, 61;
v0x25b5280_62 .array/port v0x25b5280, 62;
v0x25b5280_63 .array/port v0x25b5280, 63;
v0x25b5280_64 .array/port v0x25b5280, 64;
E_0x2596c60/16 .event anyedge, v0x25b5280_61, v0x25b5280_62, v0x25b5280_63, v0x25b5280_64;
v0x25b5280_65 .array/port v0x25b5280, 65;
v0x25b5280_66 .array/port v0x25b5280, 66;
v0x25b5280_67 .array/port v0x25b5280, 67;
v0x25b5280_68 .array/port v0x25b5280, 68;
E_0x2596c60/17 .event anyedge, v0x25b5280_65, v0x25b5280_66, v0x25b5280_67, v0x25b5280_68;
v0x25b5280_69 .array/port v0x25b5280, 69;
v0x25b5280_70 .array/port v0x25b5280, 70;
v0x25b5280_71 .array/port v0x25b5280, 71;
v0x25b5280_72 .array/port v0x25b5280, 72;
E_0x2596c60/18 .event anyedge, v0x25b5280_69, v0x25b5280_70, v0x25b5280_71, v0x25b5280_72;
v0x25b5280_73 .array/port v0x25b5280, 73;
v0x25b5280_74 .array/port v0x25b5280, 74;
v0x25b5280_75 .array/port v0x25b5280, 75;
v0x25b5280_76 .array/port v0x25b5280, 76;
E_0x2596c60/19 .event anyedge, v0x25b5280_73, v0x25b5280_74, v0x25b5280_75, v0x25b5280_76;
v0x25b5280_77 .array/port v0x25b5280, 77;
v0x25b5280_78 .array/port v0x25b5280, 78;
v0x25b5280_79 .array/port v0x25b5280, 79;
v0x25b5280_80 .array/port v0x25b5280, 80;
E_0x2596c60/20 .event anyedge, v0x25b5280_77, v0x25b5280_78, v0x25b5280_79, v0x25b5280_80;
v0x25b5280_81 .array/port v0x25b5280, 81;
v0x25b5280_82 .array/port v0x25b5280, 82;
v0x25b5280_83 .array/port v0x25b5280, 83;
v0x25b5280_84 .array/port v0x25b5280, 84;
E_0x2596c60/21 .event anyedge, v0x25b5280_81, v0x25b5280_82, v0x25b5280_83, v0x25b5280_84;
v0x25b5280_85 .array/port v0x25b5280, 85;
v0x25b5280_86 .array/port v0x25b5280, 86;
v0x25b5280_87 .array/port v0x25b5280, 87;
v0x25b5280_88 .array/port v0x25b5280, 88;
E_0x2596c60/22 .event anyedge, v0x25b5280_85, v0x25b5280_86, v0x25b5280_87, v0x25b5280_88;
v0x25b5280_89 .array/port v0x25b5280, 89;
v0x25b5280_90 .array/port v0x25b5280, 90;
v0x25b5280_91 .array/port v0x25b5280, 91;
v0x25b5280_92 .array/port v0x25b5280, 92;
E_0x2596c60/23 .event anyedge, v0x25b5280_89, v0x25b5280_90, v0x25b5280_91, v0x25b5280_92;
v0x25b5280_93 .array/port v0x25b5280, 93;
v0x25b5280_94 .array/port v0x25b5280, 94;
v0x25b5280_95 .array/port v0x25b5280, 95;
v0x25b5280_96 .array/port v0x25b5280, 96;
E_0x2596c60/24 .event anyedge, v0x25b5280_93, v0x25b5280_94, v0x25b5280_95, v0x25b5280_96;
v0x25b5280_97 .array/port v0x25b5280, 97;
v0x25b5280_98 .array/port v0x25b5280, 98;
v0x25b5280_99 .array/port v0x25b5280, 99;
v0x25b5280_100 .array/port v0x25b5280, 100;
E_0x2596c60/25 .event anyedge, v0x25b5280_97, v0x25b5280_98, v0x25b5280_99, v0x25b5280_100;
v0x25b5280_101 .array/port v0x25b5280, 101;
v0x25b5280_102 .array/port v0x25b5280, 102;
v0x25b5280_103 .array/port v0x25b5280, 103;
v0x25b5280_104 .array/port v0x25b5280, 104;
E_0x2596c60/26 .event anyedge, v0x25b5280_101, v0x25b5280_102, v0x25b5280_103, v0x25b5280_104;
v0x25b5280_105 .array/port v0x25b5280, 105;
v0x25b5280_106 .array/port v0x25b5280, 106;
v0x25b5280_107 .array/port v0x25b5280, 107;
v0x25b5280_108 .array/port v0x25b5280, 108;
E_0x2596c60/27 .event anyedge, v0x25b5280_105, v0x25b5280_106, v0x25b5280_107, v0x25b5280_108;
v0x25b5280_109 .array/port v0x25b5280, 109;
v0x25b5280_110 .array/port v0x25b5280, 110;
v0x25b5280_111 .array/port v0x25b5280, 111;
v0x25b5280_112 .array/port v0x25b5280, 112;
E_0x2596c60/28 .event anyedge, v0x25b5280_109, v0x25b5280_110, v0x25b5280_111, v0x25b5280_112;
v0x25b5280_113 .array/port v0x25b5280, 113;
v0x25b5280_114 .array/port v0x25b5280, 114;
v0x25b5280_115 .array/port v0x25b5280, 115;
v0x25b5280_116 .array/port v0x25b5280, 116;
E_0x2596c60/29 .event anyedge, v0x25b5280_113, v0x25b5280_114, v0x25b5280_115, v0x25b5280_116;
v0x25b5280_117 .array/port v0x25b5280, 117;
v0x25b5280_118 .array/port v0x25b5280, 118;
v0x25b5280_119 .array/port v0x25b5280, 119;
v0x25b5280_120 .array/port v0x25b5280, 120;
E_0x2596c60/30 .event anyedge, v0x25b5280_117, v0x25b5280_118, v0x25b5280_119, v0x25b5280_120;
v0x25b5280_121 .array/port v0x25b5280, 121;
v0x25b5280_122 .array/port v0x25b5280, 122;
v0x25b5280_123 .array/port v0x25b5280, 123;
v0x25b5280_124 .array/port v0x25b5280, 124;
E_0x2596c60/31 .event anyedge, v0x25b5280_121, v0x25b5280_122, v0x25b5280_123, v0x25b5280_124;
v0x25b5280_125 .array/port v0x25b5280, 125;
v0x25b5280_126 .array/port v0x25b5280, 126;
v0x25b5280_127 .array/port v0x25b5280, 127;
E_0x2596c60/32 .event anyedge, v0x25b5280_125, v0x25b5280_126, v0x25b5280_127;
E_0x2596c60 .event/or E_0x2596c60/0, E_0x2596c60/1, E_0x2596c60/2, E_0x2596c60/3, E_0x2596c60/4, E_0x2596c60/5, E_0x2596c60/6, E_0x2596c60/7, E_0x2596c60/8, E_0x2596c60/9, E_0x2596c60/10, E_0x2596c60/11, E_0x2596c60/12, E_0x2596c60/13, E_0x2596c60/14, E_0x2596c60/15, E_0x2596c60/16, E_0x2596c60/17, E_0x2596c60/18, E_0x2596c60/19, E_0x2596c60/20, E_0x2596c60/21, E_0x2596c60/22, E_0x2596c60/23, E_0x2596c60/24, E_0x2596c60/25, E_0x2596c60/26, E_0x2596c60/27, E_0x2596c60/28, E_0x2596c60/29, E_0x2596c60/30, E_0x2596c60/31, E_0x2596c60/32;
S_0x25b4cc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x25b4570;
 .timescale 0 0;
v0x25b4ec0_0 .var/2s "i", 31 0;
S_0x25b6d90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x25415f0;
 .timescale -12 -12;
E_0x2596f50 .event anyedge, v0x25b7b90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25b7b90_0;
    %nor/r;
    %assign/vec4 v0x25b7b90_0, 0;
    %wait E_0x2596f50;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25b2320;
T_4 ;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3bd0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x25b3e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3720_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x25b3680_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25b28d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x25b2590;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25b2dd0;
    %join;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b3720_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25b3680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25b3e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b3bd0_0, 0;
    %wait E_0x25349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25512f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25512f0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25b2dd0;
    %join;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25b3680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3720_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25b3e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b3bd0_0, 0;
    %wait E_0x25349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b37f0_0, 0;
    %wait E_0x25512f0;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25512f0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %wait E_0x25512f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25512f0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25b2dd0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2551540;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x25b40a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25b4000_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x25b3e70_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x25b3680_0, 0;
    %assign/vec4 v0x25b3720_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x25b3a40_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x25b3bd0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2545fb0;
T_5 ;
    %wait E_0x25520a0;
    %load/vec4 v0x25b15a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x256b9e0;
    %jmp t_0;
    .scope S_0x256b9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x257ebc0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x257ebc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x257ebc0_0;
    %store/vec4a v0x25b1720, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x257ebc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x257ebc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x2545fb0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x25b18c0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x25b1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x25b18c0_0;
    %load/vec4 v0x25b1b60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25b18c0_0, 0;
T_5.5 ;
    %load/vec4 v0x25b2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b1720, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x25b2040_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b1720, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25b1720, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b1720, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x25b2040_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b1720, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x25b1dc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25b1720, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x25b1ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x25b1ce0_0;
    %load/vec4 v0x25b2040_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25b18c0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x25b4570;
T_6 ;
    %wait E_0x2596c60;
    %load/vec4 v0x25b6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x25b51e0_0;
    %store/vec4 v0x25b6340_0, 0, 7;
    %load/vec4 v0x25b6470_0;
    %load/vec4 v0x25b51e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b5280, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x25b6580_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25b6580_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x25b6340_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x25b4570;
T_7 ;
    %wait E_0x25520a0;
    %load/vec4 v0x25b4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25b51e0_0, 0;
    %fork t_3, S_0x25b4cc0;
    %jmp t_2;
    .scope S_0x25b4cc0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25b4ec0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x25b4ec0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x25b4ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25b5280, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25b4ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x25b4ec0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x25b4570;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x25b6ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x25b69f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b5280, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b5280, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25b5280, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b5280, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25b5280, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x25b68e0_0;
    %load/vec4 v0x25b6730_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25b5280, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x25b67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x25b6730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x25b69f0_0;
    %pad/u 7;
    %inv;
    %or;
    %assign/vec4 v0x25b51e0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x25b6730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x25b69f0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x25b51e0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x25415f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25b75e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25b7b90_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x25415f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x25b75e0_0;
    %inv;
    %store/vec4 v0x25b75e0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x25415f0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25b34e0_0, v0x25b7e00_0, v0x25b75e0_0, v0x25b7540_0, v0x25b7a50_0, v0x25b7870_0, v0x25b8160_0, v0x25b80c0_0, v0x25b7f60_0, v0x25b7ea0_0, v0x25b8000_0, v0x25b79b0_0, v0x25b7910_0, v0x25b77d0_0, v0x25b7680_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x25415f0;
T_11 ;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x25415f0;
T_12 ;
    %wait E_0x2551540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25b7af0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
    %load/vec4 v0x25b7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25b7af0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x25b79b0_0;
    %load/vec4 v0x25b79b0_0;
    %load/vec4 v0x25b7910_0;
    %xor;
    %load/vec4 v0x25b79b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x25b77d0_0;
    %load/vec4 v0x25b77d0_0;
    %load/vec4 v0x25b7680_0;
    %xor;
    %load/vec4 v0x25b77d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x25b7af0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25b7af0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/gshare/iter0/response9/top_module.sv";
