-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Thu Dec 14 13:18:02 2023
-- Host        : GramForGram running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_axi_0_0/recording_inst_0_rhd_axi_0_0_sim_netlist.vhdl
-- Design      : recording_inst_0_rhd_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  signal \result_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_6_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[0]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[0]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(68),
      O => \result_A1[0]_i_2_n_0\
    );
\result_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(64),
      O => \result_A1[0]_i_3_n_0\
    );
\result_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[10]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[10]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(28),
      O => \result_A1[10]_i_2_n_0\
    );
\result_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(24),
      O => \result_A1[10]_i_3_n_0\
    );
\result_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[11]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[11]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(24),
      O => \result_A1[11]_i_2_n_0\
    );
\result_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(20),
      O => \result_A1[11]_i_3_n_0\
    );
\result_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[12]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[12]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(20),
      O => \result_A1[12]_i_2_n_0\
    );
\result_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(16),
      O => \result_A1[12]_i_3_n_0\
    );
\result_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[13]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[13]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(16),
      O => \result_A1[13]_i_2_n_0\
    );
\result_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(12),
      O => \result_A1[13]_i_3_n_0\
    );
\result_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[14]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[14]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[15]_i_5_n_0\,
      O => D(14)
    );
\result_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(12),
      O => \result_A1[14]_i_2_n_0\
    );
\result_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(8),
      O => \result_A1[14]_i_3_n_0\
    );
\result_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[15]_i_4_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[15]_i_5_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[15]_i_6_n_0\,
      O => D(15)
    );
\result_A1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(8),
      O => \result_A1[15]_i_4_n_0\
    );
\result_A1[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(4),
      O => \result_A1[15]_i_5_n_0\
    );
\result_A1[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(0),
      O => \result_A1[15]_i_6_n_0\
    );
\result_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[1]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[1]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(64),
      O => \result_A1[1]_i_2_n_0\
    );
\result_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(60),
      O => \result_A1[1]_i_3_n_0\
    );
\result_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[2]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[2]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(60),
      O => \result_A1[2]_i_2_n_0\
    );
\result_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(56),
      O => \result_A1[2]_i_3_n_0\
    );
\result_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[3]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[3]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(56),
      O => \result_A1[3]_i_2_n_0\
    );
\result_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(52),
      O => \result_A1[3]_i_3_n_0\
    );
\result_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[4]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[4]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(52),
      O => \result_A1[4]_i_2_n_0\
    );
\result_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(48),
      O => \result_A1[4]_i_3_n_0\
    );
\result_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[5]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[5]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(48),
      O => \result_A1[5]_i_2_n_0\
    );
\result_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(44),
      O => \result_A1[5]_i_3_n_0\
    );
\result_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[6]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[6]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(44),
      O => \result_A1[6]_i_2_n_0\
    );
\result_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(40),
      O => \result_A1[6]_i_3_n_0\
    );
\result_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[7]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[7]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(40),
      O => \result_A1[7]_i_2_n_0\
    );
\result_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(36),
      O => \result_A1[7]_i_3_n_0\
    );
\result_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[8]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[8]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(36),
      O => \result_A1[8]_i_2_n_0\
    );
\result_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(32),
      O => \result_A1[8]_i_3_n_0\
    );
\result_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[9]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[9]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(32),
      O => \result_A1[9]_i_2_n_0\
    );
\result_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(28),
      O => \result_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_E2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_E2_reg[15]\ : in STD_LOGIC;
    \result_E2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  signal \result_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[0]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[0]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(69),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(68),
      O => \result_E2[0]_i_2_n_0\
    );
\result_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E2_reg[15]\,
      I3 => Q(65),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(64),
      O => \result_E2[0]_i_3_n_0\
    );
\result_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[10]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[10]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(29),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(28),
      O => \result_E2[10]_i_2_n_0\
    );
\result_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E2_reg[15]\,
      I3 => Q(25),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(24),
      O => \result_E2[10]_i_3_n_0\
    );
\result_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[11]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[11]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(25),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(24),
      O => \result_E2[11]_i_2_n_0\
    );
\result_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E2_reg[15]\,
      I3 => Q(21),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(20),
      O => \result_E2[11]_i_3_n_0\
    );
\result_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[12]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[12]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(21),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(20),
      O => \result_E2[12]_i_2_n_0\
    );
\result_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E2_reg[15]\,
      I3 => Q(17),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(16),
      O => \result_E2[12]_i_3_n_0\
    );
\result_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[13]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[13]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(17),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(16),
      O => \result_E2[13]_i_2_n_0\
    );
\result_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E2_reg[15]\,
      I3 => Q(13),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(12),
      O => \result_E2[13]_i_3_n_0\
    );
\result_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[14]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[14]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(13),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(12),
      O => \result_E2[14]_i_2_n_0\
    );
\result_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E2_reg[15]\,
      I3 => Q(9),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(8),
      O => \result_E2[14]_i_3_n_0\
    );
\result_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[15]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[15]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(9),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(8),
      O => \result_E2[15]_i_2_n_0\
    );
\result_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E2_reg[15]\,
      I3 => Q(5),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(4),
      O => \result_E2[15]_i_3_n_0\
    );
\result_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E2_reg[15]\,
      I3 => Q(1),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(0),
      O => \result_E2[15]_i_4_n_0\
    );
\result_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[1]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[1]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(65),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(64),
      O => \result_E2[1]_i_2_n_0\
    );
\result_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E2_reg[15]\,
      I3 => Q(61),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(60),
      O => \result_E2[1]_i_3_n_0\
    );
\result_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[2]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[2]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(61),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(60),
      O => \result_E2[2]_i_2_n_0\
    );
\result_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E2_reg[15]\,
      I3 => Q(57),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(56),
      O => \result_E2[2]_i_3_n_0\
    );
\result_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[3]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[3]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(57),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(56),
      O => \result_E2[3]_i_2_n_0\
    );
\result_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E2_reg[15]\,
      I3 => Q(53),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(52),
      O => \result_E2[3]_i_3_n_0\
    );
\result_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[4]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[4]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(53),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(52),
      O => \result_E2[4]_i_2_n_0\
    );
\result_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E2_reg[15]\,
      I3 => Q(49),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(48),
      O => \result_E2[4]_i_3_n_0\
    );
\result_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[5]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[5]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(49),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(48),
      O => \result_E2[5]_i_2_n_0\
    );
\result_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E2_reg[15]\,
      I3 => Q(45),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(44),
      O => \result_E2[5]_i_3_n_0\
    );
\result_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[6]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[6]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(45),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(44),
      O => \result_E2[6]_i_2_n_0\
    );
\result_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E2_reg[15]\,
      I3 => Q(41),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(40),
      O => \result_E2[6]_i_3_n_0\
    );
\result_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[7]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[7]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(41),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(40),
      O => \result_E2[7]_i_2_n_0\
    );
\result_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E2_reg[15]\,
      I3 => Q(37),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(36),
      O => \result_E2[7]_i_3_n_0\
    );
\result_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[8]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[8]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(37),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(36),
      O => \result_E2[8]_i_2_n_0\
    );
\result_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E2_reg[15]\,
      I3 => Q(33),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(32),
      O => \result_E2[8]_i_3_n_0\
    );
\result_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[9]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[9]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(33),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(32),
      O => \result_E2[9]_i_2_n_0\
    );
\result_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E2_reg[15]\,
      I3 => Q(29),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(28),
      O => \result_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  signal \result_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[0]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[0]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(68),
      O => \result_F1[0]_i_2_n_0\
    );
\result_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(64),
      O => \result_F1[0]_i_3_n_0\
    );
\result_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[10]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[10]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(28),
      O => \result_F1[10]_i_2_n_0\
    );
\result_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(24),
      O => \result_F1[10]_i_3_n_0\
    );
\result_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[11]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[11]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(24),
      O => \result_F1[11]_i_2_n_0\
    );
\result_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(20),
      O => \result_F1[11]_i_3_n_0\
    );
\result_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[12]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[12]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(20),
      O => \result_F1[12]_i_2_n_0\
    );
\result_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(16),
      O => \result_F1[12]_i_3_n_0\
    );
\result_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[13]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[13]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(16),
      O => \result_F1[13]_i_2_n_0\
    );
\result_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(12),
      O => \result_F1[13]_i_3_n_0\
    );
\result_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[14]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[14]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(12),
      O => \result_F1[14]_i_2_n_0\
    );
\result_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(8),
      O => \result_F1[14]_i_3_n_0\
    );
\result_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[15]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[15]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(8),
      O => \result_F1[15]_i_2_n_0\
    );
\result_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(4),
      O => \result_F1[15]_i_3_n_0\
    );
\result_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(0),
      O => \result_F1[15]_i_4_n_0\
    );
\result_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[1]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[1]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(64),
      O => \result_F1[1]_i_2_n_0\
    );
\result_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(60),
      O => \result_F1[1]_i_3_n_0\
    );
\result_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[2]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[2]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(60),
      O => \result_F1[2]_i_2_n_0\
    );
\result_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(56),
      O => \result_F1[2]_i_3_n_0\
    );
\result_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[3]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[3]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(56),
      O => \result_F1[3]_i_2_n_0\
    );
\result_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(52),
      O => \result_F1[3]_i_3_n_0\
    );
\result_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[4]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[4]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(52),
      O => \result_F1[4]_i_2_n_0\
    );
\result_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(48),
      O => \result_F1[4]_i_3_n_0\
    );
\result_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[5]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[5]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(48),
      O => \result_F1[5]_i_2_n_0\
    );
\result_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(44),
      O => \result_F1[5]_i_3_n_0\
    );
\result_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[6]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[6]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(44),
      O => \result_F1[6]_i_2_n_0\
    );
\result_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(40),
      O => \result_F1[6]_i_3_n_0\
    );
\result_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[7]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[7]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(40),
      O => \result_F1[7]_i_2_n_0\
    );
\result_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(36),
      O => \result_F1[7]_i_3_n_0\
    );
\result_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[8]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[8]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(36),
      O => \result_F1[8]_i_2_n_0\
    );
\result_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(32),
      O => \result_F1[8]_i_3_n_0\
    );
\result_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[9]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[9]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(32),
      O => \result_F1[9]_i_2_n_0\
    );
\result_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(28),
      O => \result_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_A2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_A2_reg[15]\ : in STD_LOGIC;
    \result_A2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  signal \result_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[0]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[0]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(69),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(68),
      O => \result_A2[0]_i_2_n_0\
    );
\result_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A2_reg[15]\,
      I3 => Q(65),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(64),
      O => \result_A2[0]_i_3_n_0\
    );
\result_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[10]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[10]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(29),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(28),
      O => \result_A2[10]_i_2_n_0\
    );
\result_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A2_reg[15]\,
      I3 => Q(25),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(24),
      O => \result_A2[10]_i_3_n_0\
    );
\result_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[11]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[11]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(25),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(24),
      O => \result_A2[11]_i_2_n_0\
    );
\result_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A2_reg[15]\,
      I3 => Q(21),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(20),
      O => \result_A2[11]_i_3_n_0\
    );
\result_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[12]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[12]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(21),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(20),
      O => \result_A2[12]_i_2_n_0\
    );
\result_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A2_reg[15]\,
      I3 => Q(17),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(16),
      O => \result_A2[12]_i_3_n_0\
    );
\result_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[13]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[13]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(17),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(16),
      O => \result_A2[13]_i_2_n_0\
    );
\result_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A2_reg[15]\,
      I3 => Q(13),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(12),
      O => \result_A2[13]_i_3_n_0\
    );
\result_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[14]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[14]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(13),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(12),
      O => \result_A2[14]_i_2_n_0\
    );
\result_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A2_reg[15]\,
      I3 => Q(9),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(8),
      O => \result_A2[14]_i_3_n_0\
    );
\result_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[15]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[15]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(9),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(8),
      O => \result_A2[15]_i_2_n_0\
    );
\result_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A2_reg[15]\,
      I3 => Q(5),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(4),
      O => \result_A2[15]_i_3_n_0\
    );
\result_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A2_reg[15]\,
      I3 => Q(1),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(0),
      O => \result_A2[15]_i_4_n_0\
    );
\result_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[1]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[1]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(65),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(64),
      O => \result_A2[1]_i_2_n_0\
    );
\result_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A2_reg[15]\,
      I3 => Q(61),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(60),
      O => \result_A2[1]_i_3_n_0\
    );
\result_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[2]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[2]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(61),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(60),
      O => \result_A2[2]_i_2_n_0\
    );
\result_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A2_reg[15]\,
      I3 => Q(57),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(56),
      O => \result_A2[2]_i_3_n_0\
    );
\result_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[3]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[3]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(57),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(56),
      O => \result_A2[3]_i_2_n_0\
    );
\result_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A2_reg[15]\,
      I3 => Q(53),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(52),
      O => \result_A2[3]_i_3_n_0\
    );
\result_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[4]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[4]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(53),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(52),
      O => \result_A2[4]_i_2_n_0\
    );
\result_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A2_reg[15]\,
      I3 => Q(49),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(48),
      O => \result_A2[4]_i_3_n_0\
    );
\result_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[5]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[5]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(49),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(48),
      O => \result_A2[5]_i_2_n_0\
    );
\result_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A2_reg[15]\,
      I3 => Q(45),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(44),
      O => \result_A2[5]_i_3_n_0\
    );
\result_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[6]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[6]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(45),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(44),
      O => \result_A2[6]_i_2_n_0\
    );
\result_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A2_reg[15]\,
      I3 => Q(41),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(40),
      O => \result_A2[6]_i_3_n_0\
    );
\result_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[7]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[7]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(41),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(40),
      O => \result_A2[7]_i_2_n_0\
    );
\result_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A2_reg[15]\,
      I3 => Q(37),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(36),
      O => \result_A2[7]_i_3_n_0\
    );
\result_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[8]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[8]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(37),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(36),
      O => \result_A2[8]_i_2_n_0\
    );
\result_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A2_reg[15]\,
      I3 => Q(33),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(32),
      O => \result_A2[8]_i_3_n_0\
    );
\result_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[9]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[9]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(33),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(32),
      O => \result_A2[9]_i_2_n_0\
    );
\result_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A2_reg[15]\,
      I3 => Q(29),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(28),
      O => \result_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_J2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_J2_reg[15]\ : in STD_LOGIC;
    \result_J2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  signal \result_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_J2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[0]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[0]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[1]_i_3_n_0\,
      O => D(0)
    );
\result_J2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(69),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(68),
      O => \result_J2[0]_i_2_n_0\
    );
\result_J2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J2_reg[15]\,
      I3 => Q(65),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(64),
      O => \result_J2[0]_i_3_n_0\
    );
\result_J2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[10]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[10]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[11]_i_3_n_0\,
      O => D(10)
    );
\result_J2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(29),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(28),
      O => \result_J2[10]_i_2_n_0\
    );
\result_J2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J2_reg[15]\,
      I3 => Q(25),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(24),
      O => \result_J2[10]_i_3_n_0\
    );
\result_J2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[11]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[11]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[12]_i_3_n_0\,
      O => D(11)
    );
\result_J2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(25),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(24),
      O => \result_J2[11]_i_2_n_0\
    );
\result_J2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J2_reg[15]\,
      I3 => Q(21),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(20),
      O => \result_J2[11]_i_3_n_0\
    );
\result_J2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[12]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[12]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[13]_i_3_n_0\,
      O => D(12)
    );
\result_J2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(21),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(20),
      O => \result_J2[12]_i_2_n_0\
    );
\result_J2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J2_reg[15]\,
      I3 => Q(17),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(16),
      O => \result_J2[12]_i_3_n_0\
    );
\result_J2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[13]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[13]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[14]_i_3_n_0\,
      O => D(13)
    );
\result_J2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(17),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(16),
      O => \result_J2[13]_i_2_n_0\
    );
\result_J2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J2_reg[15]\,
      I3 => Q(13),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(12),
      O => \result_J2[13]_i_3_n_0\
    );
\result_J2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[14]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[14]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_J2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(13),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(12),
      O => \result_J2[14]_i_2_n_0\
    );
\result_J2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J2_reg[15]\,
      I3 => Q(9),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(8),
      O => \result_J2[14]_i_3_n_0\
    );
\result_J2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[15]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[15]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_J2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(9),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(8),
      O => \result_J2[15]_i_2_n_0\
    );
\result_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J2_reg[15]\,
      I3 => Q(5),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(4),
      O => \result_J2[15]_i_3_n_0\
    );
\result_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J2_reg[15]\,
      I3 => Q(1),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(0),
      O => \result_J2[15]_i_4_n_0\
    );
\result_J2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[1]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[1]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[2]_i_3_n_0\,
      O => D(1)
    );
\result_J2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(65),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(64),
      O => \result_J2[1]_i_2_n_0\
    );
\result_J2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J2_reg[15]\,
      I3 => Q(61),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(60),
      O => \result_J2[1]_i_3_n_0\
    );
\result_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[2]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[2]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[3]_i_3_n_0\,
      O => D(2)
    );
\result_J2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(61),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(60),
      O => \result_J2[2]_i_2_n_0\
    );
\result_J2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J2_reg[15]\,
      I3 => Q(57),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(56),
      O => \result_J2[2]_i_3_n_0\
    );
\result_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[3]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[3]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[4]_i_3_n_0\,
      O => D(3)
    );
\result_J2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(57),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(56),
      O => \result_J2[3]_i_2_n_0\
    );
\result_J2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J2_reg[15]\,
      I3 => Q(53),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(52),
      O => \result_J2[3]_i_3_n_0\
    );
\result_J2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[4]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[4]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[5]_i_3_n_0\,
      O => D(4)
    );
\result_J2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(53),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(52),
      O => \result_J2[4]_i_2_n_0\
    );
\result_J2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J2_reg[15]\,
      I3 => Q(49),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(48),
      O => \result_J2[4]_i_3_n_0\
    );
\result_J2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[5]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[5]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[6]_i_3_n_0\,
      O => D(5)
    );
\result_J2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(49),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(48),
      O => \result_J2[5]_i_2_n_0\
    );
\result_J2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J2_reg[15]\,
      I3 => Q(45),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(44),
      O => \result_J2[5]_i_3_n_0\
    );
\result_J2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[6]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[6]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[7]_i_3_n_0\,
      O => D(6)
    );
\result_J2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(45),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(44),
      O => \result_J2[6]_i_2_n_0\
    );
\result_J2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J2_reg[15]\,
      I3 => Q(41),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(40),
      O => \result_J2[6]_i_3_n_0\
    );
\result_J2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[7]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[7]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[8]_i_3_n_0\,
      O => D(7)
    );
\result_J2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(41),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(40),
      O => \result_J2[7]_i_2_n_0\
    );
\result_J2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J2_reg[15]\,
      I3 => Q(37),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(36),
      O => \result_J2[7]_i_3_n_0\
    );
\result_J2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[8]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[8]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[9]_i_3_n_0\,
      O => D(8)
    );
\result_J2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(37),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(36),
      O => \result_J2[8]_i_2_n_0\
    );
\result_J2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J2_reg[15]\,
      I3 => Q(33),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(32),
      O => \result_J2[8]_i_3_n_0\
    );
\result_J2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[9]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[9]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[10]_i_3_n_0\,
      O => D(9)
    );
\result_J2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(33),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(32),
      O => \result_J2[9]_i_2_n_0\
    );
\result_J2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J2_reg[15]\,
      I3 => Q(29),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(28),
      O => \result_J2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  signal \result_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_K1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[0]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[0]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[1]_i_3_n_0\,
      O => D(0)
    );
\result_K1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(68),
      O => \result_K1[0]_i_2_n_0\
    );
\result_K1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(64),
      O => \result_K1[0]_i_3_n_0\
    );
\result_K1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[10]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[10]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[11]_i_3_n_0\,
      O => D(10)
    );
\result_K1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(28),
      O => \result_K1[10]_i_2_n_0\
    );
\result_K1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(24),
      O => \result_K1[10]_i_3_n_0\
    );
\result_K1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[11]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[11]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[12]_i_3_n_0\,
      O => D(11)
    );
\result_K1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(24),
      O => \result_K1[11]_i_2_n_0\
    );
\result_K1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(20),
      O => \result_K1[11]_i_3_n_0\
    );
\result_K1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[12]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[12]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[13]_i_3_n_0\,
      O => D(12)
    );
\result_K1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(20),
      O => \result_K1[12]_i_2_n_0\
    );
\result_K1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(16),
      O => \result_K1[12]_i_3_n_0\
    );
\result_K1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[13]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[13]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[14]_i_3_n_0\,
      O => D(13)
    );
\result_K1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(16),
      O => \result_K1[13]_i_2_n_0\
    );
\result_K1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(12),
      O => \result_K1[13]_i_3_n_0\
    );
\result_K1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[14]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[14]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_K1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(12),
      O => \result_K1[14]_i_2_n_0\
    );
\result_K1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(8),
      O => \result_K1[14]_i_3_n_0\
    );
\result_K1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[15]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[15]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_K1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(8),
      O => \result_K1[15]_i_2_n_0\
    );
\result_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(4),
      O => \result_K1[15]_i_3_n_0\
    );
\result_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(0),
      O => \result_K1[15]_i_4_n_0\
    );
\result_K1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[1]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[1]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[2]_i_3_n_0\,
      O => D(1)
    );
\result_K1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(64),
      O => \result_K1[1]_i_2_n_0\
    );
\result_K1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(60),
      O => \result_K1[1]_i_3_n_0\
    );
\result_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[2]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[2]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[3]_i_3_n_0\,
      O => D(2)
    );
\result_K1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(60),
      O => \result_K1[2]_i_2_n_0\
    );
\result_K1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(56),
      O => \result_K1[2]_i_3_n_0\
    );
\result_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[3]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[3]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[4]_i_3_n_0\,
      O => D(3)
    );
\result_K1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(56),
      O => \result_K1[3]_i_2_n_0\
    );
\result_K1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(52),
      O => \result_K1[3]_i_3_n_0\
    );
\result_K1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[4]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[4]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[5]_i_3_n_0\,
      O => D(4)
    );
\result_K1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(52),
      O => \result_K1[4]_i_2_n_0\
    );
\result_K1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(48),
      O => \result_K1[4]_i_3_n_0\
    );
\result_K1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[5]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[5]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[6]_i_3_n_0\,
      O => D(5)
    );
\result_K1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(48),
      O => \result_K1[5]_i_2_n_0\
    );
\result_K1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(44),
      O => \result_K1[5]_i_3_n_0\
    );
\result_K1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[6]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[6]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[7]_i_3_n_0\,
      O => D(6)
    );
\result_K1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(44),
      O => \result_K1[6]_i_2_n_0\
    );
\result_K1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(40),
      O => \result_K1[6]_i_3_n_0\
    );
\result_K1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[7]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[7]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[8]_i_3_n_0\,
      O => D(7)
    );
\result_K1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(40),
      O => \result_K1[7]_i_2_n_0\
    );
\result_K1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(36),
      O => \result_K1[7]_i_3_n_0\
    );
\result_K1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[8]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[8]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[9]_i_3_n_0\,
      O => D(8)
    );
\result_K1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(36),
      O => \result_K1[8]_i_2_n_0\
    );
\result_K1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(32),
      O => \result_K1[8]_i_3_n_0\
    );
\result_K1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[9]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[9]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[10]_i_3_n_0\,
      O => D(9)
    );
\result_K1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(32),
      O => \result_K1[9]_i_2_n_0\
    );
\result_K1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(28),
      O => \result_K1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_K2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_K2_reg[15]\ : in STD_LOGIC;
    \result_K2_reg[15]_0\ : in STD_LOGIC;
    \result_K2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  signal \result_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_K2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[0]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[0]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[1]_i_3_n_0\,
      O => D(0)
    );
\result_K2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(69),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(68),
      O => \result_K2[0]_i_2_n_0\
    );
\result_K2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K2_reg[15]\,
      I3 => Q(65),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(64),
      O => \result_K2[0]_i_3_n_0\
    );
\result_K2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[10]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[10]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[11]_i_3_n_0\,
      O => D(10)
    );
\result_K2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(29),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(28),
      O => \result_K2[10]_i_2_n_0\
    );
\result_K2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K2_reg[15]\,
      I3 => Q(25),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(24),
      O => \result_K2[10]_i_3_n_0\
    );
\result_K2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[11]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[11]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[12]_i_3_n_0\,
      O => D(11)
    );
\result_K2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(25),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(24),
      O => \result_K2[11]_i_2_n_0\
    );
\result_K2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K2_reg[15]\,
      I3 => Q(21),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(20),
      O => \result_K2[11]_i_3_n_0\
    );
\result_K2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[12]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[12]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[13]_i_3_n_0\,
      O => D(12)
    );
\result_K2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(21),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(20),
      O => \result_K2[12]_i_2_n_0\
    );
\result_K2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K2_reg[15]\,
      I3 => Q(17),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(16),
      O => \result_K2[12]_i_3_n_0\
    );
\result_K2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[13]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[13]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[14]_i_3_n_0\,
      O => D(13)
    );
\result_K2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(17),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(16),
      O => \result_K2[13]_i_2_n_0\
    );
\result_K2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K2_reg[15]\,
      I3 => Q(13),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(12),
      O => \result_K2[13]_i_3_n_0\
    );
\result_K2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[14]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[14]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_K2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(13),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(12),
      O => \result_K2[14]_i_2_n_0\
    );
\result_K2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K2_reg[15]\,
      I3 => Q(9),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(8),
      O => \result_K2[14]_i_3_n_0\
    );
\result_K2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[15]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[15]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_K2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(9),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(8),
      O => \result_K2[15]_i_2_n_0\
    );
\result_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K2_reg[15]\,
      I3 => Q(5),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(4),
      O => \result_K2[15]_i_3_n_0\
    );
\result_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K2_reg[15]\,
      I3 => Q(1),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(0),
      O => \result_K2[15]_i_4_n_0\
    );
\result_K2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[1]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[1]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[2]_i_3_n_0\,
      O => D(1)
    );
\result_K2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(65),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(64),
      O => \result_K2[1]_i_2_n_0\
    );
\result_K2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K2_reg[15]\,
      I3 => Q(61),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(60),
      O => \result_K2[1]_i_3_n_0\
    );
\result_K2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[2]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[2]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[3]_i_3_n_0\,
      O => D(2)
    );
\result_K2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(61),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(60),
      O => \result_K2[2]_i_2_n_0\
    );
\result_K2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K2_reg[15]\,
      I3 => Q(57),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(56),
      O => \result_K2[2]_i_3_n_0\
    );
\result_K2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[3]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[3]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[4]_i_3_n_0\,
      O => D(3)
    );
\result_K2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(57),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(56),
      O => \result_K2[3]_i_2_n_0\
    );
\result_K2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K2_reg[15]\,
      I3 => Q(53),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(52),
      O => \result_K2[3]_i_3_n_0\
    );
\result_K2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[4]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[4]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[5]_i_3_n_0\,
      O => D(4)
    );
\result_K2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(53),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(52),
      O => \result_K2[4]_i_2_n_0\
    );
\result_K2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K2_reg[15]\,
      I3 => Q(49),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(48),
      O => \result_K2[4]_i_3_n_0\
    );
\result_K2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[5]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[5]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[6]_i_3_n_0\,
      O => D(5)
    );
\result_K2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(49),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(48),
      O => \result_K2[5]_i_2_n_0\
    );
\result_K2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K2_reg[15]\,
      I3 => Q(45),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(44),
      O => \result_K2[5]_i_3_n_0\
    );
\result_K2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[6]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[6]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[7]_i_3_n_0\,
      O => D(6)
    );
\result_K2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(45),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(44),
      O => \result_K2[6]_i_2_n_0\
    );
\result_K2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K2_reg[15]\,
      I3 => Q(41),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(40),
      O => \result_K2[6]_i_3_n_0\
    );
\result_K2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[7]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[7]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[8]_i_3_n_0\,
      O => D(7)
    );
\result_K2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(41),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(40),
      O => \result_K2[7]_i_2_n_0\
    );
\result_K2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K2_reg[15]\,
      I3 => Q(37),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(36),
      O => \result_K2[7]_i_3_n_0\
    );
\result_K2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[8]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[8]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[9]_i_3_n_0\,
      O => D(8)
    );
\result_K2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(37),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(36),
      O => \result_K2[8]_i_2_n_0\
    );
\result_K2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K2_reg[15]\,
      I3 => Q(33),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(32),
      O => \result_K2[8]_i_3_n_0\
    );
\result_K2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[9]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[9]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[10]_i_3_n_0\,
      O => D(9)
    );
\result_K2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(33),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(32),
      O => \result_K2[9]_i_2_n_0\
    );
\result_K2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K2_reg[15]\,
      I3 => Q(29),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(28),
      O => \result_K2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_L1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  signal \result_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_L1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[0]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[0]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[1]_i_3_n_0\,
      O => D(0)
    );
\result_L1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(69),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(68),
      O => \result_L1[0]_i_2_n_0\
    );
\result_L1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(64),
      O => \result_L1[0]_i_3_n_0\
    );
\result_L1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[10]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[10]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[11]_i_3_n_0\,
      O => D(10)
    );
\result_L1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(29),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(28),
      O => \result_L1[10]_i_2_n_0\
    );
\result_L1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(24),
      O => \result_L1[10]_i_3_n_0\
    );
\result_L1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[11]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[11]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[12]_i_3_n_0\,
      O => D(11)
    );
\result_L1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(25),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(24),
      O => \result_L1[11]_i_2_n_0\
    );
\result_L1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(20),
      O => \result_L1[11]_i_3_n_0\
    );
\result_L1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[12]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[12]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[13]_i_3_n_0\,
      O => D(12)
    );
\result_L1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(21),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(20),
      O => \result_L1[12]_i_2_n_0\
    );
\result_L1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(16),
      O => \result_L1[12]_i_3_n_0\
    );
\result_L1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[13]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[13]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[14]_i_3_n_0\,
      O => D(13)
    );
\result_L1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(17),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(16),
      O => \result_L1[13]_i_2_n_0\
    );
\result_L1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(12),
      O => \result_L1[13]_i_3_n_0\
    );
\result_L1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[14]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[14]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_L1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(13),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(12),
      O => \result_L1[14]_i_2_n_0\
    );
\result_L1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(8),
      O => \result_L1[14]_i_3_n_0\
    );
\result_L1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[15]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[15]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_L1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(9),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(8),
      O => \result_L1[15]_i_2_n_0\
    );
\result_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(4),
      O => \result_L1[15]_i_3_n_0\
    );
\result_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(0),
      O => \result_L1[15]_i_4_n_0\
    );
\result_L1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[1]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[1]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[2]_i_3_n_0\,
      O => D(1)
    );
\result_L1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(65),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(64),
      O => \result_L1[1]_i_2_n_0\
    );
\result_L1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(60),
      O => \result_L1[1]_i_3_n_0\
    );
\result_L1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[2]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[2]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[3]_i_3_n_0\,
      O => D(2)
    );
\result_L1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(61),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(60),
      O => \result_L1[2]_i_2_n_0\
    );
\result_L1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(56),
      O => \result_L1[2]_i_3_n_0\
    );
\result_L1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[3]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[3]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[4]_i_3_n_0\,
      O => D(3)
    );
\result_L1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(57),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(56),
      O => \result_L1[3]_i_2_n_0\
    );
\result_L1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(52),
      O => \result_L1[3]_i_3_n_0\
    );
\result_L1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[4]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[4]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[5]_i_3_n_0\,
      O => D(4)
    );
\result_L1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(53),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(52),
      O => \result_L1[4]_i_2_n_0\
    );
\result_L1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(48),
      O => \result_L1[4]_i_3_n_0\
    );
\result_L1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[5]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[5]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[6]_i_3_n_0\,
      O => D(5)
    );
\result_L1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(49),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(48),
      O => \result_L1[5]_i_2_n_0\
    );
\result_L1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(44),
      O => \result_L1[5]_i_3_n_0\
    );
\result_L1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[6]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[6]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[7]_i_3_n_0\,
      O => D(6)
    );
\result_L1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(45),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(44),
      O => \result_L1[6]_i_2_n_0\
    );
\result_L1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(40),
      O => \result_L1[6]_i_3_n_0\
    );
\result_L1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[7]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[7]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[8]_i_3_n_0\,
      O => D(7)
    );
\result_L1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(41),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(40),
      O => \result_L1[7]_i_2_n_0\
    );
\result_L1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(36),
      O => \result_L1[7]_i_3_n_0\
    );
\result_L1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[8]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[8]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[9]_i_3_n_0\,
      O => D(8)
    );
\result_L1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(37),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(36),
      O => \result_L1[8]_i_2_n_0\
    );
\result_L1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(32),
      O => \result_L1[8]_i_3_n_0\
    );
\result_L1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[9]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[9]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[10]_i_3_n_0\,
      O => D(9)
    );
\result_L1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(33),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(32),
      O => \result_L1[9]_i_2_n_0\
    );
\result_L1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(28),
      O => \result_L1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_L2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_L2_reg[15]\ : in STD_LOGIC;
    \result_L2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  signal \result_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_L2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[0]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[0]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[1]_i_3_n_0\,
      O => D(0)
    );
\result_L2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(69),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(68),
      O => \result_L2[0]_i_2_n_0\
    );
\result_L2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L2_reg[15]\,
      I3 => Q(65),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(64),
      O => \result_L2[0]_i_3_n_0\
    );
\result_L2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[10]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[10]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[11]_i_3_n_0\,
      O => D(10)
    );
\result_L2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(29),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(28),
      O => \result_L2[10]_i_2_n_0\
    );
\result_L2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L2_reg[15]\,
      I3 => Q(25),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(24),
      O => \result_L2[10]_i_3_n_0\
    );
\result_L2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[11]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[11]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[12]_i_3_n_0\,
      O => D(11)
    );
\result_L2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(25),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(24),
      O => \result_L2[11]_i_2_n_0\
    );
\result_L2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L2_reg[15]\,
      I3 => Q(21),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(20),
      O => \result_L2[11]_i_3_n_0\
    );
\result_L2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[12]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[12]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[13]_i_3_n_0\,
      O => D(12)
    );
\result_L2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(21),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(20),
      O => \result_L2[12]_i_2_n_0\
    );
\result_L2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L2_reg[15]\,
      I3 => Q(17),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(16),
      O => \result_L2[12]_i_3_n_0\
    );
\result_L2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[13]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[13]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[14]_i_3_n_0\,
      O => D(13)
    );
\result_L2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(17),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(16),
      O => \result_L2[13]_i_2_n_0\
    );
\result_L2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L2_reg[15]\,
      I3 => Q(13),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(12),
      O => \result_L2[13]_i_3_n_0\
    );
\result_L2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[14]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[14]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_L2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(13),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(12),
      O => \result_L2[14]_i_2_n_0\
    );
\result_L2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L2_reg[15]\,
      I3 => Q(9),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(8),
      O => \result_L2[14]_i_3_n_0\
    );
\result_L2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[15]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[15]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_L2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(9),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(8),
      O => \result_L2[15]_i_2_n_0\
    );
\result_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L2_reg[15]\,
      I3 => Q(5),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(4),
      O => \result_L2[15]_i_3_n_0\
    );
\result_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L2_reg[15]\,
      I3 => Q(1),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(0),
      O => \result_L2[15]_i_4_n_0\
    );
\result_L2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[1]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[1]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[2]_i_3_n_0\,
      O => D(1)
    );
\result_L2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(65),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(64),
      O => \result_L2[1]_i_2_n_0\
    );
\result_L2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L2_reg[15]\,
      I3 => Q(61),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(60),
      O => \result_L2[1]_i_3_n_0\
    );
\result_L2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[2]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[2]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[3]_i_3_n_0\,
      O => D(2)
    );
\result_L2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(61),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(60),
      O => \result_L2[2]_i_2_n_0\
    );
\result_L2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L2_reg[15]\,
      I3 => Q(57),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(56),
      O => \result_L2[2]_i_3_n_0\
    );
\result_L2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[3]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[3]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[4]_i_3_n_0\,
      O => D(3)
    );
\result_L2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(57),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(56),
      O => \result_L2[3]_i_2_n_0\
    );
\result_L2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L2_reg[15]\,
      I3 => Q(53),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(52),
      O => \result_L2[3]_i_3_n_0\
    );
\result_L2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[4]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[4]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[5]_i_3_n_0\,
      O => D(4)
    );
\result_L2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(53),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(52),
      O => \result_L2[4]_i_2_n_0\
    );
\result_L2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L2_reg[15]\,
      I3 => Q(49),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(48),
      O => \result_L2[4]_i_3_n_0\
    );
\result_L2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[5]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[5]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[6]_i_3_n_0\,
      O => D(5)
    );
\result_L2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(49),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(48),
      O => \result_L2[5]_i_2_n_0\
    );
\result_L2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L2_reg[15]\,
      I3 => Q(45),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(44),
      O => \result_L2[5]_i_3_n_0\
    );
\result_L2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[6]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[6]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[7]_i_3_n_0\,
      O => D(6)
    );
\result_L2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(45),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(44),
      O => \result_L2[6]_i_2_n_0\
    );
\result_L2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L2_reg[15]\,
      I3 => Q(41),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(40),
      O => \result_L2[6]_i_3_n_0\
    );
\result_L2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[7]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[7]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[8]_i_3_n_0\,
      O => D(7)
    );
\result_L2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(41),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(40),
      O => \result_L2[7]_i_2_n_0\
    );
\result_L2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L2_reg[15]\,
      I3 => Q(37),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(36),
      O => \result_L2[7]_i_3_n_0\
    );
\result_L2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[8]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[8]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[9]_i_3_n_0\,
      O => D(8)
    );
\result_L2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(37),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(36),
      O => \result_L2[8]_i_2_n_0\
    );
\result_L2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L2_reg[15]\,
      I3 => Q(33),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(32),
      O => \result_L2[8]_i_3_n_0\
    );
\result_L2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[9]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[9]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[10]_i_3_n_0\,
      O => D(9)
    );
\result_L2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(33),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(32),
      O => \result_L2[9]_i_2_n_0\
    );
\result_L2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L2_reg[15]\,
      I3 => Q(29),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(28),
      O => \result_L2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  signal \result_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_M1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[0]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[0]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[1]_i_3_n_0\,
      O => D(0)
    );
\result_M1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(68),
      O => \result_M1[0]_i_2_n_0\
    );
\result_M1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(64),
      O => \result_M1[0]_i_3_n_0\
    );
\result_M1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[10]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[10]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[11]_i_3_n_0\,
      O => D(10)
    );
\result_M1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(28),
      O => \result_M1[10]_i_2_n_0\
    );
\result_M1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(24),
      O => \result_M1[10]_i_3_n_0\
    );
\result_M1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[11]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[11]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[12]_i_3_n_0\,
      O => D(11)
    );
\result_M1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(24),
      O => \result_M1[11]_i_2_n_0\
    );
\result_M1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(20),
      O => \result_M1[11]_i_3_n_0\
    );
\result_M1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[12]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[12]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[13]_i_3_n_0\,
      O => D(12)
    );
\result_M1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(20),
      O => \result_M1[12]_i_2_n_0\
    );
\result_M1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(16),
      O => \result_M1[12]_i_3_n_0\
    );
\result_M1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[13]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[13]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[14]_i_3_n_0\,
      O => D(13)
    );
\result_M1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(16),
      O => \result_M1[13]_i_2_n_0\
    );
\result_M1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(12),
      O => \result_M1[13]_i_3_n_0\
    );
\result_M1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[14]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[14]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_M1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(12),
      O => \result_M1[14]_i_2_n_0\
    );
\result_M1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(8),
      O => \result_M1[14]_i_3_n_0\
    );
\result_M1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[15]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[15]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_M1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(8),
      O => \result_M1[15]_i_2_n_0\
    );
\result_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(4),
      O => \result_M1[15]_i_3_n_0\
    );
\result_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(0),
      O => \result_M1[15]_i_4_n_0\
    );
\result_M1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[1]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[1]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[2]_i_3_n_0\,
      O => D(1)
    );
\result_M1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(64),
      O => \result_M1[1]_i_2_n_0\
    );
\result_M1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(60),
      O => \result_M1[1]_i_3_n_0\
    );
\result_M1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[2]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[2]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[3]_i_3_n_0\,
      O => D(2)
    );
\result_M1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(60),
      O => \result_M1[2]_i_2_n_0\
    );
\result_M1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(56),
      O => \result_M1[2]_i_3_n_0\
    );
\result_M1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[3]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[3]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[4]_i_3_n_0\,
      O => D(3)
    );
\result_M1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(56),
      O => \result_M1[3]_i_2_n_0\
    );
\result_M1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(52),
      O => \result_M1[3]_i_3_n_0\
    );
\result_M1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[4]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[4]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[5]_i_3_n_0\,
      O => D(4)
    );
\result_M1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(52),
      O => \result_M1[4]_i_2_n_0\
    );
\result_M1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(48),
      O => \result_M1[4]_i_3_n_0\
    );
\result_M1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[5]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[5]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[6]_i_3_n_0\,
      O => D(5)
    );
\result_M1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(48),
      O => \result_M1[5]_i_2_n_0\
    );
\result_M1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(44),
      O => \result_M1[5]_i_3_n_0\
    );
\result_M1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[6]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[6]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[7]_i_3_n_0\,
      O => D(6)
    );
\result_M1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(44),
      O => \result_M1[6]_i_2_n_0\
    );
\result_M1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(40),
      O => \result_M1[6]_i_3_n_0\
    );
\result_M1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[7]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[7]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[8]_i_3_n_0\,
      O => D(7)
    );
\result_M1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(40),
      O => \result_M1[7]_i_2_n_0\
    );
\result_M1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(36),
      O => \result_M1[7]_i_3_n_0\
    );
\result_M1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[8]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[8]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[9]_i_3_n_0\,
      O => D(8)
    );
\result_M1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(36),
      O => \result_M1[8]_i_2_n_0\
    );
\result_M1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(32),
      O => \result_M1[8]_i_3_n_0\
    );
\result_M1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[9]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[9]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[10]_i_3_n_0\,
      O => D(9)
    );
\result_M1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(32),
      O => \result_M1[9]_i_2_n_0\
    );
\result_M1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(28),
      O => \result_M1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_M2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_M2_reg[15]\ : in STD_LOGIC;
    \result_M2_reg[15]_0\ : in STD_LOGIC;
    \result_M2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  signal \result_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_M2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[0]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[0]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[1]_i_3_n_0\,
      O => D(0)
    );
\result_M2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(69),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(68),
      O => \result_M2[0]_i_2_n_0\
    );
\result_M2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M2_reg[15]\,
      I3 => Q(65),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(64),
      O => \result_M2[0]_i_3_n_0\
    );
\result_M2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[10]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[10]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[11]_i_3_n_0\,
      O => D(10)
    );
\result_M2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(29),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(28),
      O => \result_M2[10]_i_2_n_0\
    );
\result_M2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M2_reg[15]\,
      I3 => Q(25),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(24),
      O => \result_M2[10]_i_3_n_0\
    );
\result_M2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[11]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[11]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[12]_i_3_n_0\,
      O => D(11)
    );
\result_M2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(25),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(24),
      O => \result_M2[11]_i_2_n_0\
    );
\result_M2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M2_reg[15]\,
      I3 => Q(21),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(20),
      O => \result_M2[11]_i_3_n_0\
    );
\result_M2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[12]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[12]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[13]_i_3_n_0\,
      O => D(12)
    );
\result_M2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(21),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(20),
      O => \result_M2[12]_i_2_n_0\
    );
\result_M2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M2_reg[15]\,
      I3 => Q(17),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(16),
      O => \result_M2[12]_i_3_n_0\
    );
\result_M2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[13]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[13]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[14]_i_3_n_0\,
      O => D(13)
    );
\result_M2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(17),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(16),
      O => \result_M2[13]_i_2_n_0\
    );
\result_M2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M2_reg[15]\,
      I3 => Q(13),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(12),
      O => \result_M2[13]_i_3_n_0\
    );
\result_M2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[14]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[14]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_M2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(13),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(12),
      O => \result_M2[14]_i_2_n_0\
    );
\result_M2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M2_reg[15]\,
      I3 => Q(9),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(8),
      O => \result_M2[14]_i_3_n_0\
    );
\result_M2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[15]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[15]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_M2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(9),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(8),
      O => \result_M2[15]_i_2_n_0\
    );
\result_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M2_reg[15]\,
      I3 => Q(5),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(4),
      O => \result_M2[15]_i_3_n_0\
    );
\result_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M2_reg[15]\,
      I3 => Q(1),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(0),
      O => \result_M2[15]_i_4_n_0\
    );
\result_M2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[1]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[1]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[2]_i_3_n_0\,
      O => D(1)
    );
\result_M2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(65),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(64),
      O => \result_M2[1]_i_2_n_0\
    );
\result_M2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M2_reg[15]\,
      I3 => Q(61),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(60),
      O => \result_M2[1]_i_3_n_0\
    );
\result_M2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[2]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[2]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[3]_i_3_n_0\,
      O => D(2)
    );
\result_M2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(61),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(60),
      O => \result_M2[2]_i_2_n_0\
    );
\result_M2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M2_reg[15]\,
      I3 => Q(57),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(56),
      O => \result_M2[2]_i_3_n_0\
    );
\result_M2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[3]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[3]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[4]_i_3_n_0\,
      O => D(3)
    );
\result_M2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(57),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(56),
      O => \result_M2[3]_i_2_n_0\
    );
\result_M2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M2_reg[15]\,
      I3 => Q(53),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(52),
      O => \result_M2[3]_i_3_n_0\
    );
\result_M2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[4]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[4]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[5]_i_3_n_0\,
      O => D(4)
    );
\result_M2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(53),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(52),
      O => \result_M2[4]_i_2_n_0\
    );
\result_M2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M2_reg[15]\,
      I3 => Q(49),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(48),
      O => \result_M2[4]_i_3_n_0\
    );
\result_M2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[5]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[5]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[6]_i_3_n_0\,
      O => D(5)
    );
\result_M2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(49),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(48),
      O => \result_M2[5]_i_2_n_0\
    );
\result_M2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M2_reg[15]\,
      I3 => Q(45),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(44),
      O => \result_M2[5]_i_3_n_0\
    );
\result_M2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[6]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[6]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[7]_i_3_n_0\,
      O => D(6)
    );
\result_M2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(45),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(44),
      O => \result_M2[6]_i_2_n_0\
    );
\result_M2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M2_reg[15]\,
      I3 => Q(41),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(40),
      O => \result_M2[6]_i_3_n_0\
    );
\result_M2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[7]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[7]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[8]_i_3_n_0\,
      O => D(7)
    );
\result_M2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(41),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(40),
      O => \result_M2[7]_i_2_n_0\
    );
\result_M2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M2_reg[15]\,
      I3 => Q(37),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(36),
      O => \result_M2[7]_i_3_n_0\
    );
\result_M2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[8]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[8]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[9]_i_3_n_0\,
      O => D(8)
    );
\result_M2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(37),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(36),
      O => \result_M2[8]_i_2_n_0\
    );
\result_M2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M2_reg[15]\,
      I3 => Q(33),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(32),
      O => \result_M2[8]_i_3_n_0\
    );
\result_M2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[9]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[9]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[10]_i_3_n_0\,
      O => D(9)
    );
\result_M2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(33),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(32),
      O => \result_M2[9]_i_2_n_0\
    );
\result_M2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M2_reg[15]\,
      I3 => Q(29),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(28),
      O => \result_M2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_N1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  signal \result_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_N1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[0]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[0]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[1]_i_3_n_0\,
      O => D(0)
    );
\result_N1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(69),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(68),
      O => \result_N1[0]_i_2_n_0\
    );
\result_N1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(64),
      O => \result_N1[0]_i_3_n_0\
    );
\result_N1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[10]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[10]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[11]_i_3_n_0\,
      O => D(10)
    );
\result_N1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(29),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(28),
      O => \result_N1[10]_i_2_n_0\
    );
\result_N1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(24),
      O => \result_N1[10]_i_3_n_0\
    );
\result_N1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[11]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[11]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[12]_i_3_n_0\,
      O => D(11)
    );
\result_N1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(25),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(24),
      O => \result_N1[11]_i_2_n_0\
    );
\result_N1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(20),
      O => \result_N1[11]_i_3_n_0\
    );
\result_N1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[12]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[12]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[13]_i_3_n_0\,
      O => D(12)
    );
\result_N1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(21),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(20),
      O => \result_N1[12]_i_2_n_0\
    );
\result_N1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(16),
      O => \result_N1[12]_i_3_n_0\
    );
\result_N1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[13]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[13]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[14]_i_3_n_0\,
      O => D(13)
    );
\result_N1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(17),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(16),
      O => \result_N1[13]_i_2_n_0\
    );
\result_N1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(12),
      O => \result_N1[13]_i_3_n_0\
    );
\result_N1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[14]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[14]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_N1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(13),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(12),
      O => \result_N1[14]_i_2_n_0\
    );
\result_N1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(8),
      O => \result_N1[14]_i_3_n_0\
    );
\result_N1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[15]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[15]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_N1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(9),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(8),
      O => \result_N1[15]_i_2_n_0\
    );
\result_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(4),
      O => \result_N1[15]_i_3_n_0\
    );
\result_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(0),
      O => \result_N1[15]_i_4_n_0\
    );
\result_N1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[1]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[1]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[2]_i_3_n_0\,
      O => D(1)
    );
\result_N1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(65),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(64),
      O => \result_N1[1]_i_2_n_0\
    );
\result_N1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(60),
      O => \result_N1[1]_i_3_n_0\
    );
\result_N1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[2]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[2]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[3]_i_3_n_0\,
      O => D(2)
    );
\result_N1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(61),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(60),
      O => \result_N1[2]_i_2_n_0\
    );
\result_N1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(56),
      O => \result_N1[2]_i_3_n_0\
    );
\result_N1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[3]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[3]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[4]_i_3_n_0\,
      O => D(3)
    );
\result_N1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(57),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(56),
      O => \result_N1[3]_i_2_n_0\
    );
\result_N1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(52),
      O => \result_N1[3]_i_3_n_0\
    );
\result_N1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[4]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[4]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[5]_i_3_n_0\,
      O => D(4)
    );
\result_N1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(53),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(52),
      O => \result_N1[4]_i_2_n_0\
    );
\result_N1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(48),
      O => \result_N1[4]_i_3_n_0\
    );
\result_N1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[5]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[5]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[6]_i_3_n_0\,
      O => D(5)
    );
\result_N1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(49),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(48),
      O => \result_N1[5]_i_2_n_0\
    );
\result_N1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(44),
      O => \result_N1[5]_i_3_n_0\
    );
\result_N1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[6]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[6]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[7]_i_3_n_0\,
      O => D(6)
    );
\result_N1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(45),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(44),
      O => \result_N1[6]_i_2_n_0\
    );
\result_N1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(40),
      O => \result_N1[6]_i_3_n_0\
    );
\result_N1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[7]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[7]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[8]_i_3_n_0\,
      O => D(7)
    );
\result_N1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(41),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(40),
      O => \result_N1[7]_i_2_n_0\
    );
\result_N1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(36),
      O => \result_N1[7]_i_3_n_0\
    );
\result_N1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[8]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[8]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[9]_i_3_n_0\,
      O => D(8)
    );
\result_N1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(37),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(36),
      O => \result_N1[8]_i_2_n_0\
    );
\result_N1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(32),
      O => \result_N1[8]_i_3_n_0\
    );
\result_N1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[9]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[9]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[10]_i_3_n_0\,
      O => D(9)
    );
\result_N1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(33),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(32),
      O => \result_N1[9]_i_2_n_0\
    );
\result_N1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(28),
      O => \result_N1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_N2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_N2_reg[15]\ : in STD_LOGIC;
    \result_N2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  signal \result_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_N2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[0]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[0]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[1]_i_3_n_0\,
      O => D(0)
    );
\result_N2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(69),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(68),
      O => \result_N2[0]_i_2_n_0\
    );
\result_N2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N2_reg[15]\,
      I3 => Q(65),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(64),
      O => \result_N2[0]_i_3_n_0\
    );
\result_N2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[10]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[10]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[11]_i_3_n_0\,
      O => D(10)
    );
\result_N2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(29),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(28),
      O => \result_N2[10]_i_2_n_0\
    );
\result_N2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N2_reg[15]\,
      I3 => Q(25),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(24),
      O => \result_N2[10]_i_3_n_0\
    );
\result_N2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[11]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[11]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[12]_i_3_n_0\,
      O => D(11)
    );
\result_N2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(25),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(24),
      O => \result_N2[11]_i_2_n_0\
    );
\result_N2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N2_reg[15]\,
      I3 => Q(21),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(20),
      O => \result_N2[11]_i_3_n_0\
    );
\result_N2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[12]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[12]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[13]_i_3_n_0\,
      O => D(12)
    );
\result_N2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(21),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(20),
      O => \result_N2[12]_i_2_n_0\
    );
\result_N2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N2_reg[15]\,
      I3 => Q(17),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(16),
      O => \result_N2[12]_i_3_n_0\
    );
\result_N2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[13]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[13]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[14]_i_3_n_0\,
      O => D(13)
    );
\result_N2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(17),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(16),
      O => \result_N2[13]_i_2_n_0\
    );
\result_N2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N2_reg[15]\,
      I3 => Q(13),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(12),
      O => \result_N2[13]_i_3_n_0\
    );
\result_N2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[14]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[14]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_N2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(13),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(12),
      O => \result_N2[14]_i_2_n_0\
    );
\result_N2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N2_reg[15]\,
      I3 => Q(9),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(8),
      O => \result_N2[14]_i_3_n_0\
    );
\result_N2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[15]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[15]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_N2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(9),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(8),
      O => \result_N2[15]_i_2_n_0\
    );
\result_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N2_reg[15]\,
      I3 => Q(5),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(4),
      O => \result_N2[15]_i_3_n_0\
    );
\result_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N2_reg[15]\,
      I3 => Q(1),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(0),
      O => \result_N2[15]_i_4_n_0\
    );
\result_N2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[1]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[1]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[2]_i_3_n_0\,
      O => D(1)
    );
\result_N2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(65),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(64),
      O => \result_N2[1]_i_2_n_0\
    );
\result_N2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N2_reg[15]\,
      I3 => Q(61),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(60),
      O => \result_N2[1]_i_3_n_0\
    );
\result_N2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[2]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[2]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[3]_i_3_n_0\,
      O => D(2)
    );
\result_N2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(61),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(60),
      O => \result_N2[2]_i_2_n_0\
    );
\result_N2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N2_reg[15]\,
      I3 => Q(57),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(56),
      O => \result_N2[2]_i_3_n_0\
    );
\result_N2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[3]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[3]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[4]_i_3_n_0\,
      O => D(3)
    );
\result_N2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(57),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(56),
      O => \result_N2[3]_i_2_n_0\
    );
\result_N2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N2_reg[15]\,
      I3 => Q(53),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(52),
      O => \result_N2[3]_i_3_n_0\
    );
\result_N2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[4]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[4]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[5]_i_3_n_0\,
      O => D(4)
    );
\result_N2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(53),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(52),
      O => \result_N2[4]_i_2_n_0\
    );
\result_N2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N2_reg[15]\,
      I3 => Q(49),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(48),
      O => \result_N2[4]_i_3_n_0\
    );
\result_N2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[5]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[5]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[6]_i_3_n_0\,
      O => D(5)
    );
\result_N2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(49),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(48),
      O => \result_N2[5]_i_2_n_0\
    );
\result_N2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N2_reg[15]\,
      I3 => Q(45),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(44),
      O => \result_N2[5]_i_3_n_0\
    );
\result_N2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[6]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[6]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[7]_i_3_n_0\,
      O => D(6)
    );
\result_N2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(45),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(44),
      O => \result_N2[6]_i_2_n_0\
    );
\result_N2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N2_reg[15]\,
      I3 => Q(41),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(40),
      O => \result_N2[6]_i_3_n_0\
    );
\result_N2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[7]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[7]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[8]_i_3_n_0\,
      O => D(7)
    );
\result_N2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(41),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(40),
      O => \result_N2[7]_i_2_n_0\
    );
\result_N2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N2_reg[15]\,
      I3 => Q(37),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(36),
      O => \result_N2[7]_i_3_n_0\
    );
\result_N2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[8]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[8]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[9]_i_3_n_0\,
      O => D(8)
    );
\result_N2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(37),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(36),
      O => \result_N2[8]_i_2_n_0\
    );
\result_N2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N2_reg[15]\,
      I3 => Q(33),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(32),
      O => \result_N2[8]_i_3_n_0\
    );
\result_N2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[9]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[9]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[10]_i_3_n_0\,
      O => D(9)
    );
\result_N2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(33),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(32),
      O => \result_N2[9]_i_2_n_0\
    );
\result_N2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N2_reg[15]\,
      I3 => Q(29),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(28),
      O => \result_N2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_F2_reg[15]\ : in STD_LOGIC;
    \result_F2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  signal \result_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[0]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[0]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(68),
      O => \result_F2[0]_i_2_n_0\
    );
\result_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F2_reg[15]\,
      I3 => Q(65),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(64),
      O => \result_F2[0]_i_3_n_0\
    );
\result_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[10]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[10]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(28),
      O => \result_F2[10]_i_2_n_0\
    );
\result_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F2_reg[15]\,
      I3 => Q(25),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(24),
      O => \result_F2[10]_i_3_n_0\
    );
\result_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[11]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[11]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(24),
      O => \result_F2[11]_i_2_n_0\
    );
\result_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F2_reg[15]\,
      I3 => Q(21),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(20),
      O => \result_F2[11]_i_3_n_0\
    );
\result_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[12]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[12]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(20),
      O => \result_F2[12]_i_2_n_0\
    );
\result_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F2_reg[15]\,
      I3 => Q(17),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(16),
      O => \result_F2[12]_i_3_n_0\
    );
\result_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[13]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[13]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(16),
      O => \result_F2[13]_i_2_n_0\
    );
\result_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F2_reg[15]\,
      I3 => Q(13),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(12),
      O => \result_F2[13]_i_3_n_0\
    );
\result_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[14]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[14]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(12),
      O => \result_F2[14]_i_2_n_0\
    );
\result_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F2_reg[15]\,
      I3 => Q(9),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(8),
      O => \result_F2[14]_i_3_n_0\
    );
\result_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[15]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[15]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(8),
      O => \result_F2[15]_i_2_n_0\
    );
\result_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F2_reg[15]\,
      I3 => Q(5),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(4),
      O => \result_F2[15]_i_3_n_0\
    );
\result_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F2_reg[15]\,
      I3 => Q(1),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(0),
      O => \result_F2[15]_i_4_n_0\
    );
\result_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[1]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[1]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(64),
      O => \result_F2[1]_i_2_n_0\
    );
\result_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F2_reg[15]\,
      I3 => Q(61),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(60),
      O => \result_F2[1]_i_3_n_0\
    );
\result_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[2]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[2]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(60),
      O => \result_F2[2]_i_2_n_0\
    );
\result_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F2_reg[15]\,
      I3 => Q(57),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(56),
      O => \result_F2[2]_i_3_n_0\
    );
\result_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[3]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[3]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(56),
      O => \result_F2[3]_i_2_n_0\
    );
\result_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F2_reg[15]\,
      I3 => Q(53),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(52),
      O => \result_F2[3]_i_3_n_0\
    );
\result_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[4]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[4]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(52),
      O => \result_F2[4]_i_2_n_0\
    );
\result_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F2_reg[15]\,
      I3 => Q(49),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(48),
      O => \result_F2[4]_i_3_n_0\
    );
\result_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[5]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[5]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(48),
      O => \result_F2[5]_i_2_n_0\
    );
\result_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F2_reg[15]\,
      I3 => Q(45),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(44),
      O => \result_F2[5]_i_3_n_0\
    );
\result_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[6]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[6]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(44),
      O => \result_F2[6]_i_2_n_0\
    );
\result_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F2_reg[15]\,
      I3 => Q(41),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(40),
      O => \result_F2[6]_i_3_n_0\
    );
\result_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[7]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[7]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(40),
      O => \result_F2[7]_i_2_n_0\
    );
\result_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F2_reg[15]\,
      I3 => Q(37),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(36),
      O => \result_F2[7]_i_3_n_0\
    );
\result_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[8]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[8]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(36),
      O => \result_F2[8]_i_2_n_0\
    );
\result_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F2_reg[15]\,
      I3 => Q(33),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(32),
      O => \result_F2[8]_i_3_n_0\
    );
\result_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[9]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[9]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(32),
      O => \result_F2[9]_i_2_n_0\
    );
\result_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F2_reg[15]\,
      I3 => Q(29),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(28),
      O => \result_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  signal \result_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_O1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[0]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[0]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[1]_i_3_n_0\,
      O => D(0)
    );
\result_O1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(68),
      O => \result_O1[0]_i_2_n_0\
    );
\result_O1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(64),
      O => \result_O1[0]_i_3_n_0\
    );
\result_O1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[10]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[10]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[11]_i_3_n_0\,
      O => D(10)
    );
\result_O1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(28),
      O => \result_O1[10]_i_2_n_0\
    );
\result_O1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(24),
      O => \result_O1[10]_i_3_n_0\
    );
\result_O1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[11]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[11]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[12]_i_3_n_0\,
      O => D(11)
    );
\result_O1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(24),
      O => \result_O1[11]_i_2_n_0\
    );
\result_O1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(20),
      O => \result_O1[11]_i_3_n_0\
    );
\result_O1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[12]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[12]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[13]_i_3_n_0\,
      O => D(12)
    );
\result_O1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(20),
      O => \result_O1[12]_i_2_n_0\
    );
\result_O1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(16),
      O => \result_O1[12]_i_3_n_0\
    );
\result_O1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[13]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[13]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[14]_i_3_n_0\,
      O => D(13)
    );
\result_O1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(16),
      O => \result_O1[13]_i_2_n_0\
    );
\result_O1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(12),
      O => \result_O1[13]_i_3_n_0\
    );
\result_O1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[14]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[14]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_O1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(12),
      O => \result_O1[14]_i_2_n_0\
    );
\result_O1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(8),
      O => \result_O1[14]_i_3_n_0\
    );
\result_O1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[15]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[15]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_O1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(8),
      O => \result_O1[15]_i_2_n_0\
    );
\result_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(4),
      O => \result_O1[15]_i_3_n_0\
    );
\result_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(0),
      O => \result_O1[15]_i_4_n_0\
    );
\result_O1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[1]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[1]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[2]_i_3_n_0\,
      O => D(1)
    );
\result_O1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(64),
      O => \result_O1[1]_i_2_n_0\
    );
\result_O1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(60),
      O => \result_O1[1]_i_3_n_0\
    );
\result_O1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[2]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[2]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[3]_i_3_n_0\,
      O => D(2)
    );
\result_O1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(60),
      O => \result_O1[2]_i_2_n_0\
    );
\result_O1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(56),
      O => \result_O1[2]_i_3_n_0\
    );
\result_O1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[3]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[3]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[4]_i_3_n_0\,
      O => D(3)
    );
\result_O1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(56),
      O => \result_O1[3]_i_2_n_0\
    );
\result_O1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(52),
      O => \result_O1[3]_i_3_n_0\
    );
\result_O1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[4]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[4]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[5]_i_3_n_0\,
      O => D(4)
    );
\result_O1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(52),
      O => \result_O1[4]_i_2_n_0\
    );
\result_O1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(48),
      O => \result_O1[4]_i_3_n_0\
    );
\result_O1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[5]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[5]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[6]_i_3_n_0\,
      O => D(5)
    );
\result_O1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(48),
      O => \result_O1[5]_i_2_n_0\
    );
\result_O1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(44),
      O => \result_O1[5]_i_3_n_0\
    );
\result_O1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[6]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[6]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[7]_i_3_n_0\,
      O => D(6)
    );
\result_O1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(44),
      O => \result_O1[6]_i_2_n_0\
    );
\result_O1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(40),
      O => \result_O1[6]_i_3_n_0\
    );
\result_O1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[7]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[7]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[8]_i_3_n_0\,
      O => D(7)
    );
\result_O1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(40),
      O => \result_O1[7]_i_2_n_0\
    );
\result_O1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(36),
      O => \result_O1[7]_i_3_n_0\
    );
\result_O1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[8]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[8]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[9]_i_3_n_0\,
      O => D(8)
    );
\result_O1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(36),
      O => \result_O1[8]_i_2_n_0\
    );
\result_O1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(32),
      O => \result_O1[8]_i_3_n_0\
    );
\result_O1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[9]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[9]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[10]_i_3_n_0\,
      O => D(9)
    );
\result_O1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(32),
      O => \result_O1[9]_i_2_n_0\
    );
\result_O1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(28),
      O => \result_O1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  signal \result_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[0]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[0]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(68),
      O => \result_B1[0]_i_2_n_0\
    );
\result_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(64),
      O => \result_B1[0]_i_3_n_0\
    );
\result_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[10]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[10]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(28),
      O => \result_B1[10]_i_2_n_0\
    );
\result_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(24),
      O => \result_B1[10]_i_3_n_0\
    );
\result_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[11]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[11]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(24),
      O => \result_B1[11]_i_2_n_0\
    );
\result_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(20),
      O => \result_B1[11]_i_3_n_0\
    );
\result_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[12]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[12]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(20),
      O => \result_B1[12]_i_2_n_0\
    );
\result_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(16),
      O => \result_B1[12]_i_3_n_0\
    );
\result_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[13]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[13]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(16),
      O => \result_B1[13]_i_2_n_0\
    );
\result_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(12),
      O => \result_B1[13]_i_3_n_0\
    );
\result_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[14]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[14]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(12),
      O => \result_B1[14]_i_2_n_0\
    );
\result_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(8),
      O => \result_B1[14]_i_3_n_0\
    );
\result_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[15]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[15]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(8),
      O => \result_B1[15]_i_2_n_0\
    );
\result_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(4),
      O => \result_B1[15]_i_3_n_0\
    );
\result_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(0),
      O => \result_B1[15]_i_4_n_0\
    );
\result_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[1]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[1]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(64),
      O => \result_B1[1]_i_2_n_0\
    );
\result_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(60),
      O => \result_B1[1]_i_3_n_0\
    );
\result_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[2]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[2]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(60),
      O => \result_B1[2]_i_2_n_0\
    );
\result_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(56),
      O => \result_B1[2]_i_3_n_0\
    );
\result_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[3]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[3]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(56),
      O => \result_B1[3]_i_2_n_0\
    );
\result_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(52),
      O => \result_B1[3]_i_3_n_0\
    );
\result_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[4]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[4]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(52),
      O => \result_B1[4]_i_2_n_0\
    );
\result_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(48),
      O => \result_B1[4]_i_3_n_0\
    );
\result_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[5]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[5]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(48),
      O => \result_B1[5]_i_2_n_0\
    );
\result_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(44),
      O => \result_B1[5]_i_3_n_0\
    );
\result_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[6]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[6]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(44),
      O => \result_B1[6]_i_2_n_0\
    );
\result_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(40),
      O => \result_B1[6]_i_3_n_0\
    );
\result_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[7]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[7]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(40),
      O => \result_B1[7]_i_2_n_0\
    );
\result_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(36),
      O => \result_B1[7]_i_3_n_0\
    );
\result_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[8]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[8]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(36),
      O => \result_B1[8]_i_2_n_0\
    );
\result_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(32),
      O => \result_B1[8]_i_3_n_0\
    );
\result_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[9]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[9]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(32),
      O => \result_B1[9]_i_2_n_0\
    );
\result_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(28),
      O => \result_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_O2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_O2_reg[15]\ : in STD_LOGIC;
    \result_O2_reg[15]_0\ : in STD_LOGIC;
    \result_O2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  signal \result_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_O2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[0]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[0]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[1]_i_3_n_0\,
      O => D(0)
    );
\result_O2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(69),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(68),
      O => \result_O2[0]_i_2_n_0\
    );
\result_O2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O2_reg[15]\,
      I3 => Q(65),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(64),
      O => \result_O2[0]_i_3_n_0\
    );
\result_O2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[10]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[10]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[11]_i_3_n_0\,
      O => D(10)
    );
\result_O2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(29),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(28),
      O => \result_O2[10]_i_2_n_0\
    );
\result_O2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O2_reg[15]\,
      I3 => Q(25),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(24),
      O => \result_O2[10]_i_3_n_0\
    );
\result_O2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[11]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[11]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[12]_i_3_n_0\,
      O => D(11)
    );
\result_O2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(25),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(24),
      O => \result_O2[11]_i_2_n_0\
    );
\result_O2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O2_reg[15]\,
      I3 => Q(21),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(20),
      O => \result_O2[11]_i_3_n_0\
    );
\result_O2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[12]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[12]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[13]_i_3_n_0\,
      O => D(12)
    );
\result_O2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(21),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(20),
      O => \result_O2[12]_i_2_n_0\
    );
\result_O2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O2_reg[15]\,
      I3 => Q(17),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(16),
      O => \result_O2[12]_i_3_n_0\
    );
\result_O2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[13]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[13]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[14]_i_3_n_0\,
      O => D(13)
    );
\result_O2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(17),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(16),
      O => \result_O2[13]_i_2_n_0\
    );
\result_O2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O2_reg[15]\,
      I3 => Q(13),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(12),
      O => \result_O2[13]_i_3_n_0\
    );
\result_O2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[14]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[14]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_O2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(13),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(12),
      O => \result_O2[14]_i_2_n_0\
    );
\result_O2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O2_reg[15]\,
      I3 => Q(9),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(8),
      O => \result_O2[14]_i_3_n_0\
    );
\result_O2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[15]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[15]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_O2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(9),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(8),
      O => \result_O2[15]_i_2_n_0\
    );
\result_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O2_reg[15]\,
      I3 => Q(5),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(4),
      O => \result_O2[15]_i_3_n_0\
    );
\result_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O2_reg[15]\,
      I3 => Q(1),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(0),
      O => \result_O2[15]_i_4_n_0\
    );
\result_O2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[1]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[1]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[2]_i_3_n_0\,
      O => D(1)
    );
\result_O2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(65),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(64),
      O => \result_O2[1]_i_2_n_0\
    );
\result_O2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O2_reg[15]\,
      I3 => Q(61),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(60),
      O => \result_O2[1]_i_3_n_0\
    );
\result_O2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[2]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[2]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[3]_i_3_n_0\,
      O => D(2)
    );
\result_O2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(61),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(60),
      O => \result_O2[2]_i_2_n_0\
    );
\result_O2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O2_reg[15]\,
      I3 => Q(57),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(56),
      O => \result_O2[2]_i_3_n_0\
    );
\result_O2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[3]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[3]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[4]_i_3_n_0\,
      O => D(3)
    );
\result_O2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(57),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(56),
      O => \result_O2[3]_i_2_n_0\
    );
\result_O2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O2_reg[15]\,
      I3 => Q(53),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(52),
      O => \result_O2[3]_i_3_n_0\
    );
\result_O2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[4]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[4]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[5]_i_3_n_0\,
      O => D(4)
    );
\result_O2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(53),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(52),
      O => \result_O2[4]_i_2_n_0\
    );
\result_O2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O2_reg[15]\,
      I3 => Q(49),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(48),
      O => \result_O2[4]_i_3_n_0\
    );
\result_O2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[5]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[5]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[6]_i_3_n_0\,
      O => D(5)
    );
\result_O2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(49),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(48),
      O => \result_O2[5]_i_2_n_0\
    );
\result_O2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O2_reg[15]\,
      I3 => Q(45),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(44),
      O => \result_O2[5]_i_3_n_0\
    );
\result_O2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[6]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[6]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[7]_i_3_n_0\,
      O => D(6)
    );
\result_O2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(45),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(44),
      O => \result_O2[6]_i_2_n_0\
    );
\result_O2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O2_reg[15]\,
      I3 => Q(41),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(40),
      O => \result_O2[6]_i_3_n_0\
    );
\result_O2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[7]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[7]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[8]_i_3_n_0\,
      O => D(7)
    );
\result_O2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(41),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(40),
      O => \result_O2[7]_i_2_n_0\
    );
\result_O2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O2_reg[15]\,
      I3 => Q(37),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(36),
      O => \result_O2[7]_i_3_n_0\
    );
\result_O2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[8]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[8]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[9]_i_3_n_0\,
      O => D(8)
    );
\result_O2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(37),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(36),
      O => \result_O2[8]_i_2_n_0\
    );
\result_O2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O2_reg[15]\,
      I3 => Q(33),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(32),
      O => \result_O2[8]_i_3_n_0\
    );
\result_O2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[9]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[9]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[10]_i_3_n_0\,
      O => D(9)
    );
\result_O2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(33),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(32),
      O => \result_O2[9]_i_2_n_0\
    );
\result_O2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O2_reg[15]\,
      I3 => Q(29),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(28),
      O => \result_O2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_P1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  signal \result_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_P1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[0]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[0]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[1]_i_3_n_0\,
      O => D(0)
    );
\result_P1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(69),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(68),
      O => \result_P1[0]_i_2_n_0\
    );
\result_P1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(64),
      O => \result_P1[0]_i_3_n_0\
    );
\result_P1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[10]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[10]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[11]_i_3_n_0\,
      O => D(10)
    );
\result_P1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(29),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(28),
      O => \result_P1[10]_i_2_n_0\
    );
\result_P1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(24),
      O => \result_P1[10]_i_3_n_0\
    );
\result_P1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[11]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[11]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[12]_i_3_n_0\,
      O => D(11)
    );
\result_P1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(25),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(24),
      O => \result_P1[11]_i_2_n_0\
    );
\result_P1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(20),
      O => \result_P1[11]_i_3_n_0\
    );
\result_P1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[12]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[12]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[13]_i_3_n_0\,
      O => D(12)
    );
\result_P1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(21),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(20),
      O => \result_P1[12]_i_2_n_0\
    );
\result_P1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(16),
      O => \result_P1[12]_i_3_n_0\
    );
\result_P1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[13]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[13]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[14]_i_3_n_0\,
      O => D(13)
    );
\result_P1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(17),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(16),
      O => \result_P1[13]_i_2_n_0\
    );
\result_P1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(12),
      O => \result_P1[13]_i_3_n_0\
    );
\result_P1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[14]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[14]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_P1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(13),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(12),
      O => \result_P1[14]_i_2_n_0\
    );
\result_P1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(8),
      O => \result_P1[14]_i_3_n_0\
    );
\result_P1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[15]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[15]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_P1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(9),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(8),
      O => \result_P1[15]_i_2_n_0\
    );
\result_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(4),
      O => \result_P1[15]_i_3_n_0\
    );
\result_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(0),
      O => \result_P1[15]_i_4_n_0\
    );
\result_P1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[1]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[1]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[2]_i_3_n_0\,
      O => D(1)
    );
\result_P1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(65),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(64),
      O => \result_P1[1]_i_2_n_0\
    );
\result_P1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(60),
      O => \result_P1[1]_i_3_n_0\
    );
\result_P1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[2]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[2]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[3]_i_3_n_0\,
      O => D(2)
    );
\result_P1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(61),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(60),
      O => \result_P1[2]_i_2_n_0\
    );
\result_P1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(56),
      O => \result_P1[2]_i_3_n_0\
    );
\result_P1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[3]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[3]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[4]_i_3_n_0\,
      O => D(3)
    );
\result_P1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(57),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(56),
      O => \result_P1[3]_i_2_n_0\
    );
\result_P1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(52),
      O => \result_P1[3]_i_3_n_0\
    );
\result_P1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[4]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[4]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[5]_i_3_n_0\,
      O => D(4)
    );
\result_P1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(53),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(52),
      O => \result_P1[4]_i_2_n_0\
    );
\result_P1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(48),
      O => \result_P1[4]_i_3_n_0\
    );
\result_P1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[5]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[5]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[6]_i_3_n_0\,
      O => D(5)
    );
\result_P1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(49),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(48),
      O => \result_P1[5]_i_2_n_0\
    );
\result_P1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(44),
      O => \result_P1[5]_i_3_n_0\
    );
\result_P1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[6]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[6]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[7]_i_3_n_0\,
      O => D(6)
    );
\result_P1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(45),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(44),
      O => \result_P1[6]_i_2_n_0\
    );
\result_P1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(40),
      O => \result_P1[6]_i_3_n_0\
    );
\result_P1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[7]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[7]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[8]_i_3_n_0\,
      O => D(7)
    );
\result_P1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(41),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(40),
      O => \result_P1[7]_i_2_n_0\
    );
\result_P1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(36),
      O => \result_P1[7]_i_3_n_0\
    );
\result_P1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[8]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[8]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[9]_i_3_n_0\,
      O => D(8)
    );
\result_P1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(37),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(36),
      O => \result_P1[8]_i_2_n_0\
    );
\result_P1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(32),
      O => \result_P1[8]_i_3_n_0\
    );
\result_P1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[9]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[9]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[10]_i_3_n_0\,
      O => D(9)
    );
\result_P1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(33),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(32),
      O => \result_P1[9]_i_2_n_0\
    );
\result_P1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(28),
      O => \result_P1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_P2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_P2_reg[15]\ : in STD_LOGIC;
    \result_P2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  signal \result_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_P2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[0]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[0]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[1]_i_3_n_0\,
      O => D(0)
    );
\result_P2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(69),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(68),
      O => \result_P2[0]_i_2_n_0\
    );
\result_P2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P2_reg[15]\,
      I3 => Q(65),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(64),
      O => \result_P2[0]_i_3_n_0\
    );
\result_P2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[10]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[10]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[11]_i_3_n_0\,
      O => D(10)
    );
\result_P2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(29),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(28),
      O => \result_P2[10]_i_2_n_0\
    );
\result_P2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P2_reg[15]\,
      I3 => Q(25),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(24),
      O => \result_P2[10]_i_3_n_0\
    );
\result_P2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[11]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[11]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[12]_i_3_n_0\,
      O => D(11)
    );
\result_P2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(25),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(24),
      O => \result_P2[11]_i_2_n_0\
    );
\result_P2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P2_reg[15]\,
      I3 => Q(21),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(20),
      O => \result_P2[11]_i_3_n_0\
    );
\result_P2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[12]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[12]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[13]_i_3_n_0\,
      O => D(12)
    );
\result_P2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(21),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(20),
      O => \result_P2[12]_i_2_n_0\
    );
\result_P2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P2_reg[15]\,
      I3 => Q(17),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(16),
      O => \result_P2[12]_i_3_n_0\
    );
\result_P2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[13]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[13]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[14]_i_3_n_0\,
      O => D(13)
    );
\result_P2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(17),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(16),
      O => \result_P2[13]_i_2_n_0\
    );
\result_P2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P2_reg[15]\,
      I3 => Q(13),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(12),
      O => \result_P2[13]_i_3_n_0\
    );
\result_P2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[14]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[14]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_P2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(13),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(12),
      O => \result_P2[14]_i_2_n_0\
    );
\result_P2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P2_reg[15]\,
      I3 => Q(9),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(8),
      O => \result_P2[14]_i_3_n_0\
    );
\result_P2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[15]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[15]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_P2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(9),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(8),
      O => \result_P2[15]_i_2_n_0\
    );
\result_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P2_reg[15]\,
      I3 => Q(5),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(4),
      O => \result_P2[15]_i_3_n_0\
    );
\result_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P2_reg[15]\,
      I3 => Q(1),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(0),
      O => \result_P2[15]_i_4_n_0\
    );
\result_P2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[1]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[1]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[2]_i_3_n_0\,
      O => D(1)
    );
\result_P2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(65),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(64),
      O => \result_P2[1]_i_2_n_0\
    );
\result_P2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P2_reg[15]\,
      I3 => Q(61),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(60),
      O => \result_P2[1]_i_3_n_0\
    );
\result_P2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[2]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[2]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[3]_i_3_n_0\,
      O => D(2)
    );
\result_P2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(61),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(60),
      O => \result_P2[2]_i_2_n_0\
    );
\result_P2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P2_reg[15]\,
      I3 => Q(57),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(56),
      O => \result_P2[2]_i_3_n_0\
    );
\result_P2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[3]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[3]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[4]_i_3_n_0\,
      O => D(3)
    );
\result_P2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(57),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(56),
      O => \result_P2[3]_i_2_n_0\
    );
\result_P2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P2_reg[15]\,
      I3 => Q(53),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(52),
      O => \result_P2[3]_i_3_n_0\
    );
\result_P2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[4]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[4]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[5]_i_3_n_0\,
      O => D(4)
    );
\result_P2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(53),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(52),
      O => \result_P2[4]_i_2_n_0\
    );
\result_P2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P2_reg[15]\,
      I3 => Q(49),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(48),
      O => \result_P2[4]_i_3_n_0\
    );
\result_P2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[5]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[5]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[6]_i_3_n_0\,
      O => D(5)
    );
\result_P2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(49),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(48),
      O => \result_P2[5]_i_2_n_0\
    );
\result_P2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P2_reg[15]\,
      I3 => Q(45),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(44),
      O => \result_P2[5]_i_3_n_0\
    );
\result_P2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[6]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[6]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[7]_i_3_n_0\,
      O => D(6)
    );
\result_P2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(45),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(44),
      O => \result_P2[6]_i_2_n_0\
    );
\result_P2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P2_reg[15]\,
      I3 => Q(41),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(40),
      O => \result_P2[6]_i_3_n_0\
    );
\result_P2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[7]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[7]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[8]_i_3_n_0\,
      O => D(7)
    );
\result_P2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(41),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(40),
      O => \result_P2[7]_i_2_n_0\
    );
\result_P2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P2_reg[15]\,
      I3 => Q(37),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(36),
      O => \result_P2[7]_i_3_n_0\
    );
\result_P2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[8]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[8]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[9]_i_3_n_0\,
      O => D(8)
    );
\result_P2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(37),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(36),
      O => \result_P2[8]_i_2_n_0\
    );
\result_P2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P2_reg[15]\,
      I3 => Q(33),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(32),
      O => \result_P2[8]_i_3_n_0\
    );
\result_P2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[9]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[9]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[10]_i_3_n_0\,
      O => D(9)
    );
\result_P2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(33),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(32),
      O => \result_P2[9]_i_2_n_0\
    );
\result_P2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P2_reg[15]\,
      I3 => Q(29),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(28),
      O => \result_P2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_B2_reg[15]\ : in STD_LOGIC;
    \result_B2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  signal \result_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[0]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[0]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(68),
      O => \result_B2[0]_i_2_n_0\
    );
\result_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B2_reg[15]\,
      I3 => Q(65),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(64),
      O => \result_B2[0]_i_3_n_0\
    );
\result_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[10]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[10]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(28),
      O => \result_B2[10]_i_2_n_0\
    );
\result_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B2_reg[15]\,
      I3 => Q(25),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(24),
      O => \result_B2[10]_i_3_n_0\
    );
\result_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[11]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[11]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(24),
      O => \result_B2[11]_i_2_n_0\
    );
\result_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B2_reg[15]\,
      I3 => Q(21),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(20),
      O => \result_B2[11]_i_3_n_0\
    );
\result_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[12]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[12]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(20),
      O => \result_B2[12]_i_2_n_0\
    );
\result_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B2_reg[15]\,
      I3 => Q(17),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(16),
      O => \result_B2[12]_i_3_n_0\
    );
\result_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[13]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[13]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(16),
      O => \result_B2[13]_i_2_n_0\
    );
\result_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B2_reg[15]\,
      I3 => Q(13),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(12),
      O => \result_B2[13]_i_3_n_0\
    );
\result_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[14]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[14]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(12),
      O => \result_B2[14]_i_2_n_0\
    );
\result_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B2_reg[15]\,
      I3 => Q(9),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(8),
      O => \result_B2[14]_i_3_n_0\
    );
\result_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[15]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[15]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(8),
      O => \result_B2[15]_i_2_n_0\
    );
\result_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B2_reg[15]\,
      I3 => Q(5),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(4),
      O => \result_B2[15]_i_3_n_0\
    );
\result_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B2_reg[15]\,
      I3 => Q(1),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(0),
      O => \result_B2[15]_i_4_n_0\
    );
\result_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[1]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[1]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(64),
      O => \result_B2[1]_i_2_n_0\
    );
\result_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B2_reg[15]\,
      I3 => Q(61),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(60),
      O => \result_B2[1]_i_3_n_0\
    );
\result_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[2]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[2]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(60),
      O => \result_B2[2]_i_2_n_0\
    );
\result_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B2_reg[15]\,
      I3 => Q(57),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(56),
      O => \result_B2[2]_i_3_n_0\
    );
\result_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[3]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[3]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(56),
      O => \result_B2[3]_i_2_n_0\
    );
\result_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B2_reg[15]\,
      I3 => Q(53),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(52),
      O => \result_B2[3]_i_3_n_0\
    );
\result_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[4]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[4]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(52),
      O => \result_B2[4]_i_2_n_0\
    );
\result_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B2_reg[15]\,
      I3 => Q(49),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(48),
      O => \result_B2[4]_i_3_n_0\
    );
\result_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[5]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[5]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(48),
      O => \result_B2[5]_i_2_n_0\
    );
\result_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B2_reg[15]\,
      I3 => Q(45),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(44),
      O => \result_B2[5]_i_3_n_0\
    );
\result_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[6]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[6]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(44),
      O => \result_B2[6]_i_2_n_0\
    );
\result_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B2_reg[15]\,
      I3 => Q(41),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(40),
      O => \result_B2[6]_i_3_n_0\
    );
\result_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[7]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[7]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(40),
      O => \result_B2[7]_i_2_n_0\
    );
\result_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B2_reg[15]\,
      I3 => Q(37),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(36),
      O => \result_B2[7]_i_3_n_0\
    );
\result_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[8]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[8]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(36),
      O => \result_B2[8]_i_2_n_0\
    );
\result_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B2_reg[15]\,
      I3 => Q(33),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(32),
      O => \result_B2[8]_i_3_n_0\
    );
\result_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[9]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[9]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(32),
      O => \result_B2[9]_i_2_n_0\
    );
\result_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B2_reg[15]\,
      I3 => Q(29),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(28),
      O => \result_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  signal \result_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[0]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[0]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(68),
      O => \result_C1[0]_i_2_n_0\
    );
\result_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(64),
      O => \result_C1[0]_i_3_n_0\
    );
\result_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[10]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[10]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(28),
      O => \result_C1[10]_i_2_n_0\
    );
\result_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(24),
      O => \result_C1[10]_i_3_n_0\
    );
\result_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[11]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[11]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(24),
      O => \result_C1[11]_i_2_n_0\
    );
\result_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(20),
      O => \result_C1[11]_i_3_n_0\
    );
\result_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[12]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[12]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(20),
      O => \result_C1[12]_i_2_n_0\
    );
\result_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(16),
      O => \result_C1[12]_i_3_n_0\
    );
\result_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[13]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[13]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(16),
      O => \result_C1[13]_i_2_n_0\
    );
\result_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(12),
      O => \result_C1[13]_i_3_n_0\
    );
\result_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[14]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[14]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(12),
      O => \result_C1[14]_i_2_n_0\
    );
\result_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(8),
      O => \result_C1[14]_i_3_n_0\
    );
\result_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[15]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[15]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(8),
      O => \result_C1[15]_i_2_n_0\
    );
\result_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(4),
      O => \result_C1[15]_i_3_n_0\
    );
\result_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(0),
      O => \result_C1[15]_i_4_n_0\
    );
\result_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[1]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[1]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(64),
      O => \result_C1[1]_i_2_n_0\
    );
\result_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(60),
      O => \result_C1[1]_i_3_n_0\
    );
\result_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[2]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[2]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(60),
      O => \result_C1[2]_i_2_n_0\
    );
\result_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(56),
      O => \result_C1[2]_i_3_n_0\
    );
\result_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[3]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[3]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(56),
      O => \result_C1[3]_i_2_n_0\
    );
\result_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(52),
      O => \result_C1[3]_i_3_n_0\
    );
\result_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[4]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[4]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(52),
      O => \result_C1[4]_i_2_n_0\
    );
\result_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(48),
      O => \result_C1[4]_i_3_n_0\
    );
\result_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[5]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[5]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(48),
      O => \result_C1[5]_i_2_n_0\
    );
\result_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(44),
      O => \result_C1[5]_i_3_n_0\
    );
\result_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[6]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[6]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(44),
      O => \result_C1[6]_i_2_n_0\
    );
\result_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(40),
      O => \result_C1[6]_i_3_n_0\
    );
\result_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[7]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[7]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(40),
      O => \result_C1[7]_i_2_n_0\
    );
\result_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(36),
      O => \result_C1[7]_i_3_n_0\
    );
\result_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[8]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[8]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(36),
      O => \result_C1[8]_i_2_n_0\
    );
\result_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(32),
      O => \result_C1[8]_i_3_n_0\
    );
\result_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[9]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[9]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(32),
      O => \result_C1[9]_i_2_n_0\
    );
\result_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(28),
      O => \result_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_C2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_C2_reg[15]\ : in STD_LOGIC;
    \result_C2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  signal \result_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[0]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[0]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(69),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(68),
      O => \result_C2[0]_i_2_n_0\
    );
\result_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C2_reg[15]\,
      I3 => Q(65),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(64),
      O => \result_C2[0]_i_3_n_0\
    );
\result_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[10]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[10]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(29),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(28),
      O => \result_C2[10]_i_2_n_0\
    );
\result_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C2_reg[15]\,
      I3 => Q(25),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(24),
      O => \result_C2[10]_i_3_n_0\
    );
\result_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[11]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[11]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(25),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(24),
      O => \result_C2[11]_i_2_n_0\
    );
\result_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C2_reg[15]\,
      I3 => Q(21),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(20),
      O => \result_C2[11]_i_3_n_0\
    );
\result_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[12]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[12]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(21),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(20),
      O => \result_C2[12]_i_2_n_0\
    );
\result_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C2_reg[15]\,
      I3 => Q(17),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(16),
      O => \result_C2[12]_i_3_n_0\
    );
\result_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[13]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[13]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(17),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(16),
      O => \result_C2[13]_i_2_n_0\
    );
\result_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C2_reg[15]\,
      I3 => Q(13),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(12),
      O => \result_C2[13]_i_3_n_0\
    );
\result_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[14]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[14]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(13),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(12),
      O => \result_C2[14]_i_2_n_0\
    );
\result_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C2_reg[15]\,
      I3 => Q(9),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(8),
      O => \result_C2[14]_i_3_n_0\
    );
\result_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[15]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[15]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(9),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(8),
      O => \result_C2[15]_i_2_n_0\
    );
\result_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C2_reg[15]\,
      I3 => Q(5),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(4),
      O => \result_C2[15]_i_3_n_0\
    );
\result_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C2_reg[15]\,
      I3 => Q(1),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(0),
      O => \result_C2[15]_i_4_n_0\
    );
\result_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[1]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[1]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(65),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(64),
      O => \result_C2[1]_i_2_n_0\
    );
\result_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C2_reg[15]\,
      I3 => Q(61),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(60),
      O => \result_C2[1]_i_3_n_0\
    );
\result_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[2]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[2]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(61),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(60),
      O => \result_C2[2]_i_2_n_0\
    );
\result_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C2_reg[15]\,
      I3 => Q(57),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(56),
      O => \result_C2[2]_i_3_n_0\
    );
\result_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[3]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[3]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(57),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(56),
      O => \result_C2[3]_i_2_n_0\
    );
\result_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C2_reg[15]\,
      I3 => Q(53),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(52),
      O => \result_C2[3]_i_3_n_0\
    );
\result_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[4]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[4]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(53),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(52),
      O => \result_C2[4]_i_2_n_0\
    );
\result_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C2_reg[15]\,
      I3 => Q(49),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(48),
      O => \result_C2[4]_i_3_n_0\
    );
\result_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[5]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[5]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(49),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(48),
      O => \result_C2[5]_i_2_n_0\
    );
\result_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C2_reg[15]\,
      I3 => Q(45),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(44),
      O => \result_C2[5]_i_3_n_0\
    );
\result_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[6]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[6]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(45),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(44),
      O => \result_C2[6]_i_2_n_0\
    );
\result_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C2_reg[15]\,
      I3 => Q(41),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(40),
      O => \result_C2[6]_i_3_n_0\
    );
\result_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[7]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[7]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(41),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(40),
      O => \result_C2[7]_i_2_n_0\
    );
\result_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C2_reg[15]\,
      I3 => Q(37),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(36),
      O => \result_C2[7]_i_3_n_0\
    );
\result_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[8]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[8]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(37),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(36),
      O => \result_C2[8]_i_2_n_0\
    );
\result_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C2_reg[15]\,
      I3 => Q(33),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(32),
      O => \result_C2[8]_i_3_n_0\
    );
\result_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[9]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[9]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(33),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(32),
      O => \result_C2[9]_i_2_n_0\
    );
\result_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C2_reg[15]\,
      I3 => Q(29),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(28),
      O => \result_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  signal \result_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[0]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[0]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(68),
      O => \result_D1[0]_i_2_n_0\
    );
\result_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(64),
      O => \result_D1[0]_i_3_n_0\
    );
\result_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[10]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[10]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(28),
      O => \result_D1[10]_i_2_n_0\
    );
\result_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(24),
      O => \result_D1[10]_i_3_n_0\
    );
\result_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[11]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[11]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(24),
      O => \result_D1[11]_i_2_n_0\
    );
\result_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(20),
      O => \result_D1[11]_i_3_n_0\
    );
\result_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[12]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[12]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(20),
      O => \result_D1[12]_i_2_n_0\
    );
\result_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(16),
      O => \result_D1[12]_i_3_n_0\
    );
\result_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[13]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[13]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(16),
      O => \result_D1[13]_i_2_n_0\
    );
\result_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(12),
      O => \result_D1[13]_i_3_n_0\
    );
\result_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[14]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[14]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(12),
      O => \result_D1[14]_i_2_n_0\
    );
\result_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(8),
      O => \result_D1[14]_i_3_n_0\
    );
\result_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[15]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[15]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(8),
      O => \result_D1[15]_i_2_n_0\
    );
\result_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(4),
      O => \result_D1[15]_i_3_n_0\
    );
\result_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(0),
      O => \result_D1[15]_i_4_n_0\
    );
\result_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[1]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[1]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(64),
      O => \result_D1[1]_i_2_n_0\
    );
\result_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(60),
      O => \result_D1[1]_i_3_n_0\
    );
\result_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[2]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[2]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(60),
      O => \result_D1[2]_i_2_n_0\
    );
\result_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(56),
      O => \result_D1[2]_i_3_n_0\
    );
\result_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[3]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[3]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(56),
      O => \result_D1[3]_i_2_n_0\
    );
\result_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(52),
      O => \result_D1[3]_i_3_n_0\
    );
\result_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[4]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[4]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(52),
      O => \result_D1[4]_i_2_n_0\
    );
\result_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(48),
      O => \result_D1[4]_i_3_n_0\
    );
\result_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[5]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[5]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(48),
      O => \result_D1[5]_i_2_n_0\
    );
\result_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(44),
      O => \result_D1[5]_i_3_n_0\
    );
\result_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[6]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[6]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(44),
      O => \result_D1[6]_i_2_n_0\
    );
\result_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(40),
      O => \result_D1[6]_i_3_n_0\
    );
\result_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[7]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[7]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(40),
      O => \result_D1[7]_i_2_n_0\
    );
\result_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(36),
      O => \result_D1[7]_i_3_n_0\
    );
\result_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[8]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[8]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(36),
      O => \result_D1[8]_i_2_n_0\
    );
\result_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(32),
      O => \result_D1[8]_i_3_n_0\
    );
\result_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[9]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[9]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(32),
      O => \result_D1[9]_i_2_n_0\
    );
\result_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(28),
      O => \result_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_D2_reg[15]\ : in STD_LOGIC;
    \result_D2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  signal \result_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[0]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[0]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(68),
      O => \result_D2[0]_i_2_n_0\
    );
\result_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D2_reg[15]\,
      I3 => Q(65),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(64),
      O => \result_D2[0]_i_3_n_0\
    );
\result_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[10]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[10]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(28),
      O => \result_D2[10]_i_2_n_0\
    );
\result_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D2_reg[15]\,
      I3 => Q(25),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(24),
      O => \result_D2[10]_i_3_n_0\
    );
\result_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[11]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[11]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(24),
      O => \result_D2[11]_i_2_n_0\
    );
\result_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D2_reg[15]\,
      I3 => Q(21),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(20),
      O => \result_D2[11]_i_3_n_0\
    );
\result_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[12]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[12]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(20),
      O => \result_D2[12]_i_2_n_0\
    );
\result_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D2_reg[15]\,
      I3 => Q(17),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(16),
      O => \result_D2[12]_i_3_n_0\
    );
\result_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[13]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[13]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(16),
      O => \result_D2[13]_i_2_n_0\
    );
\result_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D2_reg[15]\,
      I3 => Q(13),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(12),
      O => \result_D2[13]_i_3_n_0\
    );
\result_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[14]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[14]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(12),
      O => \result_D2[14]_i_2_n_0\
    );
\result_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D2_reg[15]\,
      I3 => Q(9),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(8),
      O => \result_D2[14]_i_3_n_0\
    );
\result_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[15]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[15]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(8),
      O => \result_D2[15]_i_2_n_0\
    );
\result_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D2_reg[15]\,
      I3 => Q(5),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(4),
      O => \result_D2[15]_i_3_n_0\
    );
\result_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D2_reg[15]\,
      I3 => Q(1),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(0),
      O => \result_D2[15]_i_4_n_0\
    );
\result_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[1]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[1]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(64),
      O => \result_D2[1]_i_2_n_0\
    );
\result_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D2_reg[15]\,
      I3 => Q(61),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(60),
      O => \result_D2[1]_i_3_n_0\
    );
\result_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[2]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[2]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(60),
      O => \result_D2[2]_i_2_n_0\
    );
\result_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D2_reg[15]\,
      I3 => Q(57),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(56),
      O => \result_D2[2]_i_3_n_0\
    );
\result_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[3]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[3]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(56),
      O => \result_D2[3]_i_2_n_0\
    );
\result_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D2_reg[15]\,
      I3 => Q(53),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(52),
      O => \result_D2[3]_i_3_n_0\
    );
\result_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[4]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[4]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(52),
      O => \result_D2[4]_i_2_n_0\
    );
\result_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D2_reg[15]\,
      I3 => Q(49),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(48),
      O => \result_D2[4]_i_3_n_0\
    );
\result_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[5]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[5]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(48),
      O => \result_D2[5]_i_2_n_0\
    );
\result_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D2_reg[15]\,
      I3 => Q(45),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(44),
      O => \result_D2[5]_i_3_n_0\
    );
\result_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[6]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[6]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(44),
      O => \result_D2[6]_i_2_n_0\
    );
\result_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D2_reg[15]\,
      I3 => Q(41),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(40),
      O => \result_D2[6]_i_3_n_0\
    );
\result_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[7]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[7]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(40),
      O => \result_D2[7]_i_2_n_0\
    );
\result_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D2_reg[15]\,
      I3 => Q(37),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(36),
      O => \result_D2[7]_i_3_n_0\
    );
\result_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[8]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[8]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(36),
      O => \result_D2[8]_i_2_n_0\
    );
\result_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D2_reg[15]\,
      I3 => Q(33),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(32),
      O => \result_D2[8]_i_3_n_0\
    );
\result_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[9]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[9]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(32),
      O => \result_D2[9]_i_2_n_0\
    );
\result_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D2_reg[15]\,
      I3 => Q(29),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(28),
      O => \result_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  signal \result_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[0]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[0]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(68),
      O => \result_G1[0]_i_2_n_0\
    );
\result_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(64),
      O => \result_G1[0]_i_3_n_0\
    );
\result_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[10]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[10]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(28),
      O => \result_G1[10]_i_2_n_0\
    );
\result_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(24),
      O => \result_G1[10]_i_3_n_0\
    );
\result_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[11]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[11]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(24),
      O => \result_G1[11]_i_2_n_0\
    );
\result_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(20),
      O => \result_G1[11]_i_3_n_0\
    );
\result_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[12]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[12]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(20),
      O => \result_G1[12]_i_2_n_0\
    );
\result_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(16),
      O => \result_G1[12]_i_3_n_0\
    );
\result_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[13]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[13]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(16),
      O => \result_G1[13]_i_2_n_0\
    );
\result_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(12),
      O => \result_G1[13]_i_3_n_0\
    );
\result_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[14]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[14]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(12),
      O => \result_G1[14]_i_2_n_0\
    );
\result_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(8),
      O => \result_G1[14]_i_3_n_0\
    );
\result_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[15]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[15]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(8),
      O => \result_G1[15]_i_2_n_0\
    );
\result_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(4),
      O => \result_G1[15]_i_3_n_0\
    );
\result_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(0),
      O => \result_G1[15]_i_4_n_0\
    );
\result_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[1]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[1]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(64),
      O => \result_G1[1]_i_2_n_0\
    );
\result_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(60),
      O => \result_G1[1]_i_3_n_0\
    );
\result_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[2]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[2]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(60),
      O => \result_G1[2]_i_2_n_0\
    );
\result_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(56),
      O => \result_G1[2]_i_3_n_0\
    );
\result_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[3]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[3]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(56),
      O => \result_G1[3]_i_2_n_0\
    );
\result_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(52),
      O => \result_G1[3]_i_3_n_0\
    );
\result_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[4]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[4]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(52),
      O => \result_G1[4]_i_2_n_0\
    );
\result_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(48),
      O => \result_G1[4]_i_3_n_0\
    );
\result_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[5]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[5]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(48),
      O => \result_G1[5]_i_2_n_0\
    );
\result_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(44),
      O => \result_G1[5]_i_3_n_0\
    );
\result_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[6]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[6]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(44),
      O => \result_G1[6]_i_2_n_0\
    );
\result_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(40),
      O => \result_G1[6]_i_3_n_0\
    );
\result_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[7]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[7]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(40),
      O => \result_G1[7]_i_2_n_0\
    );
\result_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(36),
      O => \result_G1[7]_i_3_n_0\
    );
\result_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[8]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[8]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(36),
      O => \result_G1[8]_i_2_n_0\
    );
\result_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(32),
      O => \result_G1[8]_i_3_n_0\
    );
\result_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[9]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[9]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(32),
      O => \result_G1[9]_i_2_n_0\
    );
\result_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(28),
      O => \result_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  signal \result_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[0]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[0]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(68),
      O => \result_E1[0]_i_2_n_0\
    );
\result_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(64),
      O => \result_E1[0]_i_3_n_0\
    );
\result_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[10]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[10]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(28),
      O => \result_E1[10]_i_2_n_0\
    );
\result_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(24),
      O => \result_E1[10]_i_3_n_0\
    );
\result_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[11]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[11]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(24),
      O => \result_E1[11]_i_2_n_0\
    );
\result_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(20),
      O => \result_E1[11]_i_3_n_0\
    );
\result_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[12]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[12]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(20),
      O => \result_E1[12]_i_2_n_0\
    );
\result_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(16),
      O => \result_E1[12]_i_3_n_0\
    );
\result_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[13]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[13]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(16),
      O => \result_E1[13]_i_2_n_0\
    );
\result_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(12),
      O => \result_E1[13]_i_3_n_0\
    );
\result_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[14]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[14]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(12),
      O => \result_E1[14]_i_2_n_0\
    );
\result_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(8),
      O => \result_E1[14]_i_3_n_0\
    );
\result_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[15]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[15]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(8),
      O => \result_E1[15]_i_2_n_0\
    );
\result_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(4),
      O => \result_E1[15]_i_3_n_0\
    );
\result_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(0),
      O => \result_E1[15]_i_4_n_0\
    );
\result_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[1]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[1]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(64),
      O => \result_E1[1]_i_2_n_0\
    );
\result_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(60),
      O => \result_E1[1]_i_3_n_0\
    );
\result_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[2]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[2]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(60),
      O => \result_E1[2]_i_2_n_0\
    );
\result_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(56),
      O => \result_E1[2]_i_3_n_0\
    );
\result_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[3]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[3]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(56),
      O => \result_E1[3]_i_2_n_0\
    );
\result_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(52),
      O => \result_E1[3]_i_3_n_0\
    );
\result_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[4]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[4]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(52),
      O => \result_E1[4]_i_2_n_0\
    );
\result_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(48),
      O => \result_E1[4]_i_3_n_0\
    );
\result_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[5]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[5]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(48),
      O => \result_E1[5]_i_2_n_0\
    );
\result_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(44),
      O => \result_E1[5]_i_3_n_0\
    );
\result_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[6]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[6]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(44),
      O => \result_E1[6]_i_2_n_0\
    );
\result_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(40),
      O => \result_E1[6]_i_3_n_0\
    );
\result_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[7]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[7]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(40),
      O => \result_E1[7]_i_2_n_0\
    );
\result_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(36),
      O => \result_E1[7]_i_3_n_0\
    );
\result_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[8]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[8]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(36),
      O => \result_E1[8]_i_2_n_0\
    );
\result_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(32),
      O => \result_E1[8]_i_3_n_0\
    );
\result_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[9]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[9]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(32),
      O => \result_E1[9]_i_2_n_0\
    );
\result_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(28),
      O => \result_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_G2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_G2_reg[15]\ : in STD_LOGIC;
    \result_G2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  signal \result_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[0]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[0]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(69),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(68),
      O => \result_G2[0]_i_2_n_0\
    );
\result_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G2_reg[15]\,
      I3 => Q(65),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(64),
      O => \result_G2[0]_i_3_n_0\
    );
\result_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[10]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[10]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(29),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(28),
      O => \result_G2[10]_i_2_n_0\
    );
\result_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G2_reg[15]\,
      I3 => Q(25),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(24),
      O => \result_G2[10]_i_3_n_0\
    );
\result_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[11]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[11]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(25),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(24),
      O => \result_G2[11]_i_2_n_0\
    );
\result_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G2_reg[15]\,
      I3 => Q(21),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(20),
      O => \result_G2[11]_i_3_n_0\
    );
\result_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[12]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[12]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(21),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(20),
      O => \result_G2[12]_i_2_n_0\
    );
\result_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G2_reg[15]\,
      I3 => Q(17),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(16),
      O => \result_G2[12]_i_3_n_0\
    );
\result_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[13]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[13]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(17),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(16),
      O => \result_G2[13]_i_2_n_0\
    );
\result_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G2_reg[15]\,
      I3 => Q(13),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(12),
      O => \result_G2[13]_i_3_n_0\
    );
\result_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[14]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[14]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(13),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(12),
      O => \result_G2[14]_i_2_n_0\
    );
\result_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G2_reg[15]\,
      I3 => Q(9),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(8),
      O => \result_G2[14]_i_3_n_0\
    );
\result_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[15]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[15]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(9),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(8),
      O => \result_G2[15]_i_2_n_0\
    );
\result_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G2_reg[15]\,
      I3 => Q(5),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(4),
      O => \result_G2[15]_i_3_n_0\
    );
\result_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G2_reg[15]\,
      I3 => Q(1),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(0),
      O => \result_G2[15]_i_4_n_0\
    );
\result_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[1]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[1]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(65),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(64),
      O => \result_G2[1]_i_2_n_0\
    );
\result_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G2_reg[15]\,
      I3 => Q(61),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(60),
      O => \result_G2[1]_i_3_n_0\
    );
\result_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[2]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[2]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(61),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(60),
      O => \result_G2[2]_i_2_n_0\
    );
\result_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G2_reg[15]\,
      I3 => Q(57),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(56),
      O => \result_G2[2]_i_3_n_0\
    );
\result_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[3]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[3]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(57),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(56),
      O => \result_G2[3]_i_2_n_0\
    );
\result_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G2_reg[15]\,
      I3 => Q(53),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(52),
      O => \result_G2[3]_i_3_n_0\
    );
\result_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[4]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[4]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(53),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(52),
      O => \result_G2[4]_i_2_n_0\
    );
\result_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G2_reg[15]\,
      I3 => Q(49),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(48),
      O => \result_G2[4]_i_3_n_0\
    );
\result_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[5]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[5]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(49),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(48),
      O => \result_G2[5]_i_2_n_0\
    );
\result_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G2_reg[15]\,
      I3 => Q(45),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(44),
      O => \result_G2[5]_i_3_n_0\
    );
\result_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[6]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[6]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(45),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(44),
      O => \result_G2[6]_i_2_n_0\
    );
\result_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G2_reg[15]\,
      I3 => Q(41),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(40),
      O => \result_G2[6]_i_3_n_0\
    );
\result_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[7]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[7]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(41),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(40),
      O => \result_G2[7]_i_2_n_0\
    );
\result_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G2_reg[15]\,
      I3 => Q(37),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(36),
      O => \result_G2[7]_i_3_n_0\
    );
\result_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[8]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[8]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(37),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(36),
      O => \result_G2[8]_i_2_n_0\
    );
\result_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G2_reg[15]\,
      I3 => Q(33),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(32),
      O => \result_G2[8]_i_3_n_0\
    );
\result_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[9]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[9]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(33),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(32),
      O => \result_G2[9]_i_2_n_0\
    );
\result_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G2_reg[15]\,
      I3 => Q(29),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(28),
      O => \result_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  signal \result_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[0]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[0]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(68),
      O => \result_H1[0]_i_2_n_0\
    );
\result_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(64),
      O => \result_H1[0]_i_3_n_0\
    );
\result_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[10]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[10]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(28),
      O => \result_H1[10]_i_2_n_0\
    );
\result_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(24),
      O => \result_H1[10]_i_3_n_0\
    );
\result_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[11]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[11]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(24),
      O => \result_H1[11]_i_2_n_0\
    );
\result_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(20),
      O => \result_H1[11]_i_3_n_0\
    );
\result_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[12]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[12]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(20),
      O => \result_H1[12]_i_2_n_0\
    );
\result_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(16),
      O => \result_H1[12]_i_3_n_0\
    );
\result_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[13]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[13]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(16),
      O => \result_H1[13]_i_2_n_0\
    );
\result_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(12),
      O => \result_H1[13]_i_3_n_0\
    );
\result_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[14]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[14]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(12),
      O => \result_H1[14]_i_2_n_0\
    );
\result_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(8),
      O => \result_H1[14]_i_3_n_0\
    );
\result_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[15]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[15]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(8),
      O => \result_H1[15]_i_2_n_0\
    );
\result_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(4),
      O => \result_H1[15]_i_3_n_0\
    );
\result_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(0),
      O => \result_H1[15]_i_4_n_0\
    );
\result_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[1]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[1]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(64),
      O => \result_H1[1]_i_2_n_0\
    );
\result_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(60),
      O => \result_H1[1]_i_3_n_0\
    );
\result_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[2]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[2]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(60),
      O => \result_H1[2]_i_2_n_0\
    );
\result_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(56),
      O => \result_H1[2]_i_3_n_0\
    );
\result_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[3]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[3]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(56),
      O => \result_H1[3]_i_2_n_0\
    );
\result_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(52),
      O => \result_H1[3]_i_3_n_0\
    );
\result_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[4]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[4]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(52),
      O => \result_H1[4]_i_2_n_0\
    );
\result_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(48),
      O => \result_H1[4]_i_3_n_0\
    );
\result_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[5]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[5]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(48),
      O => \result_H1[5]_i_2_n_0\
    );
\result_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(44),
      O => \result_H1[5]_i_3_n_0\
    );
\result_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[6]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[6]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(44),
      O => \result_H1[6]_i_2_n_0\
    );
\result_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(40),
      O => \result_H1[6]_i_3_n_0\
    );
\result_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[7]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[7]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(40),
      O => \result_H1[7]_i_2_n_0\
    );
\result_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(36),
      O => \result_H1[7]_i_3_n_0\
    );
\result_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[8]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[8]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(36),
      O => \result_H1[8]_i_2_n_0\
    );
\result_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(32),
      O => \result_H1[8]_i_3_n_0\
    );
\result_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[9]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[9]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(32),
      O => \result_H1[9]_i_2_n_0\
    );
\result_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(28),
      O => \result_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_H2_reg[15]\ : in STD_LOGIC;
    \result_H2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  signal \result_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[0]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[0]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(68),
      O => \result_H2[0]_i_2_n_0\
    );
\result_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H2_reg[15]\,
      I3 => Q(65),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(64),
      O => \result_H2[0]_i_3_n_0\
    );
\result_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[10]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[10]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(28),
      O => \result_H2[10]_i_2_n_0\
    );
\result_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H2_reg[15]\,
      I3 => Q(25),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(24),
      O => \result_H2[10]_i_3_n_0\
    );
\result_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[11]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[11]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(24),
      O => \result_H2[11]_i_2_n_0\
    );
\result_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H2_reg[15]\,
      I3 => Q(21),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(20),
      O => \result_H2[11]_i_3_n_0\
    );
\result_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[12]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[12]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(20),
      O => \result_H2[12]_i_2_n_0\
    );
\result_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H2_reg[15]\,
      I3 => Q(17),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(16),
      O => \result_H2[12]_i_3_n_0\
    );
\result_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[13]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[13]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(16),
      O => \result_H2[13]_i_2_n_0\
    );
\result_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H2_reg[15]\,
      I3 => Q(13),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(12),
      O => \result_H2[13]_i_3_n_0\
    );
\result_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[14]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[14]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(12),
      O => \result_H2[14]_i_2_n_0\
    );
\result_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H2_reg[15]\,
      I3 => Q(9),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(8),
      O => \result_H2[14]_i_3_n_0\
    );
\result_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[15]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[15]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(8),
      O => \result_H2[15]_i_2_n_0\
    );
\result_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H2_reg[15]\,
      I3 => Q(5),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(4),
      O => \result_H2[15]_i_3_n_0\
    );
\result_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H2_reg[15]\,
      I3 => Q(1),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(0),
      O => \result_H2[15]_i_4_n_0\
    );
\result_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[1]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[1]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(64),
      O => \result_H2[1]_i_2_n_0\
    );
\result_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H2_reg[15]\,
      I3 => Q(61),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(60),
      O => \result_H2[1]_i_3_n_0\
    );
\result_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[2]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[2]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(60),
      O => \result_H2[2]_i_2_n_0\
    );
\result_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H2_reg[15]\,
      I3 => Q(57),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(56),
      O => \result_H2[2]_i_3_n_0\
    );
\result_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[3]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[3]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(56),
      O => \result_H2[3]_i_2_n_0\
    );
\result_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H2_reg[15]\,
      I3 => Q(53),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(52),
      O => \result_H2[3]_i_3_n_0\
    );
\result_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[4]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[4]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(52),
      O => \result_H2[4]_i_2_n_0\
    );
\result_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H2_reg[15]\,
      I3 => Q(49),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(48),
      O => \result_H2[4]_i_3_n_0\
    );
\result_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[5]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[5]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(48),
      O => \result_H2[5]_i_2_n_0\
    );
\result_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H2_reg[15]\,
      I3 => Q(45),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(44),
      O => \result_H2[5]_i_3_n_0\
    );
\result_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[6]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[6]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(44),
      O => \result_H2[6]_i_2_n_0\
    );
\result_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H2_reg[15]\,
      I3 => Q(41),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(40),
      O => \result_H2[6]_i_3_n_0\
    );
\result_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[7]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[7]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(40),
      O => \result_H2[7]_i_2_n_0\
    );
\result_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H2_reg[15]\,
      I3 => Q(37),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(36),
      O => \result_H2[7]_i_3_n_0\
    );
\result_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[8]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[8]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(36),
      O => \result_H2[8]_i_2_n_0\
    );
\result_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H2_reg[15]\,
      I3 => Q(33),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(32),
      O => \result_H2[8]_i_3_n_0\
    );
\result_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[9]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[9]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(32),
      O => \result_H2[9]_i_2_n_0\
    );
\result_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H2_reg[15]\,
      I3 => Q(29),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(28),
      O => \result_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  signal \result_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_I1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[0]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[0]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[1]_i_3_n_0\,
      O => D(0)
    );
\result_I1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(68),
      O => \result_I1[0]_i_2_n_0\
    );
\result_I1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(64),
      O => \result_I1[0]_i_3_n_0\
    );
\result_I1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[10]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[10]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[11]_i_3_n_0\,
      O => D(10)
    );
\result_I1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(28),
      O => \result_I1[10]_i_2_n_0\
    );
\result_I1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(24),
      O => \result_I1[10]_i_3_n_0\
    );
\result_I1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[11]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[11]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[12]_i_3_n_0\,
      O => D(11)
    );
\result_I1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(24),
      O => \result_I1[11]_i_2_n_0\
    );
\result_I1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(20),
      O => \result_I1[11]_i_3_n_0\
    );
\result_I1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[12]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[12]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[13]_i_3_n_0\,
      O => D(12)
    );
\result_I1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(20),
      O => \result_I1[12]_i_2_n_0\
    );
\result_I1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(16),
      O => \result_I1[12]_i_3_n_0\
    );
\result_I1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[13]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[13]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[14]_i_3_n_0\,
      O => D(13)
    );
\result_I1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(16),
      O => \result_I1[13]_i_2_n_0\
    );
\result_I1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(12),
      O => \result_I1[13]_i_3_n_0\
    );
\result_I1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[14]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[14]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_I1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(12),
      O => \result_I1[14]_i_2_n_0\
    );
\result_I1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(8),
      O => \result_I1[14]_i_3_n_0\
    );
\result_I1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[15]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[15]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_I1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(8),
      O => \result_I1[15]_i_2_n_0\
    );
\result_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(4),
      O => \result_I1[15]_i_3_n_0\
    );
\result_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(0),
      O => \result_I1[15]_i_4_n_0\
    );
\result_I1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[1]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[1]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[2]_i_3_n_0\,
      O => D(1)
    );
\result_I1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(64),
      O => \result_I1[1]_i_2_n_0\
    );
\result_I1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(60),
      O => \result_I1[1]_i_3_n_0\
    );
\result_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[2]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[2]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[3]_i_3_n_0\,
      O => D(2)
    );
\result_I1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(60),
      O => \result_I1[2]_i_2_n_0\
    );
\result_I1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(56),
      O => \result_I1[2]_i_3_n_0\
    );
\result_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[3]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[3]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[4]_i_3_n_0\,
      O => D(3)
    );
\result_I1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(56),
      O => \result_I1[3]_i_2_n_0\
    );
\result_I1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(52),
      O => \result_I1[3]_i_3_n_0\
    );
\result_I1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[4]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[4]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[5]_i_3_n_0\,
      O => D(4)
    );
\result_I1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(52),
      O => \result_I1[4]_i_2_n_0\
    );
\result_I1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(48),
      O => \result_I1[4]_i_3_n_0\
    );
\result_I1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[5]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[5]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[6]_i_3_n_0\,
      O => D(5)
    );
\result_I1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(48),
      O => \result_I1[5]_i_2_n_0\
    );
\result_I1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(44),
      O => \result_I1[5]_i_3_n_0\
    );
\result_I1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[6]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[6]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[7]_i_3_n_0\,
      O => D(6)
    );
\result_I1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(44),
      O => \result_I1[6]_i_2_n_0\
    );
\result_I1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(40),
      O => \result_I1[6]_i_3_n_0\
    );
\result_I1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[7]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[7]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[8]_i_3_n_0\,
      O => D(7)
    );
\result_I1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(40),
      O => \result_I1[7]_i_2_n_0\
    );
\result_I1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(36),
      O => \result_I1[7]_i_3_n_0\
    );
\result_I1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[8]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[8]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[9]_i_3_n_0\,
      O => D(8)
    );
\result_I1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(36),
      O => \result_I1[8]_i_2_n_0\
    );
\result_I1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(32),
      O => \result_I1[8]_i_3_n_0\
    );
\result_I1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[9]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[9]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[10]_i_3_n_0\,
      O => D(9)
    );
\result_I1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(32),
      O => \result_I1[9]_i_2_n_0\
    );
\result_I1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(28),
      O => \result_I1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_I2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_I2_reg[15]\ : in STD_LOGIC;
    \result_I2_reg[15]_0\ : in STD_LOGIC;
    \result_I2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  signal \result_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[0]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[0]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[1]_i_3_n_0\,
      O => D(0)
    );
\result_I2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(69),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(68),
      O => \result_I2[0]_i_2_n_0\
    );
\result_I2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I2_reg[15]\,
      I3 => Q(65),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(64),
      O => \result_I2[0]_i_3_n_0\
    );
\result_I2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[10]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[10]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[11]_i_3_n_0\,
      O => D(10)
    );
\result_I2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(29),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(28),
      O => \result_I2[10]_i_2_n_0\
    );
\result_I2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I2_reg[15]\,
      I3 => Q(25),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(24),
      O => \result_I2[10]_i_3_n_0\
    );
\result_I2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[11]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[11]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[12]_i_3_n_0\,
      O => D(11)
    );
\result_I2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(25),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(24),
      O => \result_I2[11]_i_2_n_0\
    );
\result_I2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I2_reg[15]\,
      I3 => Q(21),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(20),
      O => \result_I2[11]_i_3_n_0\
    );
\result_I2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[12]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[12]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[13]_i_3_n_0\,
      O => D(12)
    );
\result_I2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(21),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(20),
      O => \result_I2[12]_i_2_n_0\
    );
\result_I2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I2_reg[15]\,
      I3 => Q(17),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(16),
      O => \result_I2[12]_i_3_n_0\
    );
\result_I2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[13]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[13]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[14]_i_3_n_0\,
      O => D(13)
    );
\result_I2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(17),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(16),
      O => \result_I2[13]_i_2_n_0\
    );
\result_I2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I2_reg[15]\,
      I3 => Q(13),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(12),
      O => \result_I2[13]_i_3_n_0\
    );
\result_I2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[14]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[14]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_I2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(13),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(12),
      O => \result_I2[14]_i_2_n_0\
    );
\result_I2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I2_reg[15]\,
      I3 => Q(9),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(8),
      O => \result_I2[14]_i_3_n_0\
    );
\result_I2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[15]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[15]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_I2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(9),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(8),
      O => \result_I2[15]_i_2_n_0\
    );
\result_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I2_reg[15]\,
      I3 => Q(5),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(4),
      O => \result_I2[15]_i_3_n_0\
    );
\result_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I2_reg[15]\,
      I3 => Q(1),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(0),
      O => \result_I2[15]_i_4_n_0\
    );
\result_I2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[1]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[1]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[2]_i_3_n_0\,
      O => D(1)
    );
\result_I2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(65),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(64),
      O => \result_I2[1]_i_2_n_0\
    );
\result_I2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I2_reg[15]\,
      I3 => Q(61),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(60),
      O => \result_I2[1]_i_3_n_0\
    );
\result_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[2]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[2]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[3]_i_3_n_0\,
      O => D(2)
    );
\result_I2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(61),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(60),
      O => \result_I2[2]_i_2_n_0\
    );
\result_I2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I2_reg[15]\,
      I3 => Q(57),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(56),
      O => \result_I2[2]_i_3_n_0\
    );
\result_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[3]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[3]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[4]_i_3_n_0\,
      O => D(3)
    );
\result_I2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(57),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(56),
      O => \result_I2[3]_i_2_n_0\
    );
\result_I2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I2_reg[15]\,
      I3 => Q(53),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(52),
      O => \result_I2[3]_i_3_n_0\
    );
\result_I2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[4]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[4]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[5]_i_3_n_0\,
      O => D(4)
    );
\result_I2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(53),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(52),
      O => \result_I2[4]_i_2_n_0\
    );
\result_I2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I2_reg[15]\,
      I3 => Q(49),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(48),
      O => \result_I2[4]_i_3_n_0\
    );
\result_I2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[5]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[5]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[6]_i_3_n_0\,
      O => D(5)
    );
\result_I2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(49),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(48),
      O => \result_I2[5]_i_2_n_0\
    );
\result_I2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I2_reg[15]\,
      I3 => Q(45),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(44),
      O => \result_I2[5]_i_3_n_0\
    );
\result_I2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[6]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[6]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[7]_i_3_n_0\,
      O => D(6)
    );
\result_I2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(45),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(44),
      O => \result_I2[6]_i_2_n_0\
    );
\result_I2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I2_reg[15]\,
      I3 => Q(41),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(40),
      O => \result_I2[6]_i_3_n_0\
    );
\result_I2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[7]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[7]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[8]_i_3_n_0\,
      O => D(7)
    );
\result_I2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(41),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(40),
      O => \result_I2[7]_i_2_n_0\
    );
\result_I2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I2_reg[15]\,
      I3 => Q(37),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(36),
      O => \result_I2[7]_i_3_n_0\
    );
\result_I2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[8]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[8]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[9]_i_3_n_0\,
      O => D(8)
    );
\result_I2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(37),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(36),
      O => \result_I2[8]_i_2_n_0\
    );
\result_I2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I2_reg[15]\,
      I3 => Q(33),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(32),
      O => \result_I2[8]_i_3_n_0\
    );
\result_I2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[9]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[9]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[10]_i_3_n_0\,
      O => D(9)
    );
\result_I2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(33),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(32),
      O => \result_I2[9]_i_2_n_0\
    );
\result_I2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I2_reg[15]\,
      I3 => Q(29),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(28),
      O => \result_I2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_J1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  signal \result_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_J1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[0]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[0]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[1]_i_3_n_0\,
      O => D(0)
    );
\result_J1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(69),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(68),
      O => \result_J1[0]_i_2_n_0\
    );
\result_J1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(64),
      O => \result_J1[0]_i_3_n_0\
    );
\result_J1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[10]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[10]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[11]_i_3_n_0\,
      O => D(10)
    );
\result_J1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(29),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(28),
      O => \result_J1[10]_i_2_n_0\
    );
\result_J1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(24),
      O => \result_J1[10]_i_3_n_0\
    );
\result_J1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[11]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[11]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[12]_i_3_n_0\,
      O => D(11)
    );
\result_J1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(25),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(24),
      O => \result_J1[11]_i_2_n_0\
    );
\result_J1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(20),
      O => \result_J1[11]_i_3_n_0\
    );
\result_J1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[12]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[12]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[13]_i_3_n_0\,
      O => D(12)
    );
\result_J1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(21),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(20),
      O => \result_J1[12]_i_2_n_0\
    );
\result_J1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(16),
      O => \result_J1[12]_i_3_n_0\
    );
\result_J1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[13]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[13]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[14]_i_3_n_0\,
      O => D(13)
    );
\result_J1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(17),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(16),
      O => \result_J1[13]_i_2_n_0\
    );
\result_J1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(12),
      O => \result_J1[13]_i_3_n_0\
    );
\result_J1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[14]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[14]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_J1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(13),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(12),
      O => \result_J1[14]_i_2_n_0\
    );
\result_J1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(8),
      O => \result_J1[14]_i_3_n_0\
    );
\result_J1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[15]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[15]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_J1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(9),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(8),
      O => \result_J1[15]_i_2_n_0\
    );
\result_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(4),
      O => \result_J1[15]_i_3_n_0\
    );
\result_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(0),
      O => \result_J1[15]_i_4_n_0\
    );
\result_J1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[1]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[1]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[2]_i_3_n_0\,
      O => D(1)
    );
\result_J1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(65),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(64),
      O => \result_J1[1]_i_2_n_0\
    );
\result_J1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(60),
      O => \result_J1[1]_i_3_n_0\
    );
\result_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[2]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[2]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[3]_i_3_n_0\,
      O => D(2)
    );
\result_J1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(61),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(60),
      O => \result_J1[2]_i_2_n_0\
    );
\result_J1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(56),
      O => \result_J1[2]_i_3_n_0\
    );
\result_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[3]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[3]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[4]_i_3_n_0\,
      O => D(3)
    );
\result_J1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(57),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(56),
      O => \result_J1[3]_i_2_n_0\
    );
\result_J1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(52),
      O => \result_J1[3]_i_3_n_0\
    );
\result_J1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[4]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[4]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[5]_i_3_n_0\,
      O => D(4)
    );
\result_J1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(53),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(52),
      O => \result_J1[4]_i_2_n_0\
    );
\result_J1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(48),
      O => \result_J1[4]_i_3_n_0\
    );
\result_J1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[5]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[5]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[6]_i_3_n_0\,
      O => D(5)
    );
\result_J1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(49),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(48),
      O => \result_J1[5]_i_2_n_0\
    );
\result_J1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(44),
      O => \result_J1[5]_i_3_n_0\
    );
\result_J1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[6]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[6]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[7]_i_3_n_0\,
      O => D(6)
    );
\result_J1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(45),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(44),
      O => \result_J1[6]_i_2_n_0\
    );
\result_J1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(40),
      O => \result_J1[6]_i_3_n_0\
    );
\result_J1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[7]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[7]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[8]_i_3_n_0\,
      O => D(7)
    );
\result_J1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(41),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(40),
      O => \result_J1[7]_i_2_n_0\
    );
\result_J1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(36),
      O => \result_J1[7]_i_3_n_0\
    );
\result_J1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[8]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[8]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[9]_i_3_n_0\,
      O => D(8)
    );
\result_J1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(37),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(36),
      O => \result_J1[8]_i_2_n_0\
    );
\result_J1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(32),
      O => \result_J1[8]_i_3_n_0\
    );
\result_J1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[9]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[9]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[10]_i_3_n_0\,
      O => D(9)
    );
\result_J1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(33),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(32),
      O => \result_J1[9]_i_2_n_0\
    );
\result_J1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(28),
      O => \result_J1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_A1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_A1_reg[15]\ : in STD_LOGIC;
    \result_DDR_A1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  signal \result_DDR_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[0]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[0]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_A1[0]_i_2_n_0\
    );
\result_DDR_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_A1[0]_i_3_n_0\
    );
\result_DDR_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[10]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[10]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_A1[10]_i_2_n_0\
    );
\result_DDR_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_A1[10]_i_3_n_0\
    );
\result_DDR_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[11]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[11]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_A1[11]_i_2_n_0\
    );
\result_DDR_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_A1[11]_i_3_n_0\
    );
\result_DDR_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[12]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[12]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_A1[12]_i_2_n_0\
    );
\result_DDR_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_A1[12]_i_3_n_0\
    );
\result_DDR_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[13]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[13]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_A1[13]_i_2_n_0\
    );
\result_DDR_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_A1[13]_i_3_n_0\
    );
\result_DDR_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[14]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[14]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_A1[14]_i_2_n_0\
    );
\result_DDR_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_A1[14]_i_3_n_0\
    );
\result_DDR_A1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[15]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[15]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_A1[15]_i_2_n_0\
    );
\result_DDR_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_A1[15]_i_3_n_0\
    );
\result_DDR_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_A1[15]_i_4_n_0\
    );
\result_DDR_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[1]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[1]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_A1[1]_i_2_n_0\
    );
\result_DDR_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_A1[1]_i_3_n_0\
    );
\result_DDR_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[2]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[2]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_A1[2]_i_2_n_0\
    );
\result_DDR_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_A1[2]_i_3_n_0\
    );
\result_DDR_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[3]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[3]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_A1[3]_i_2_n_0\
    );
\result_DDR_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_A1[3]_i_3_n_0\
    );
\result_DDR_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[4]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[4]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_A1[4]_i_2_n_0\
    );
\result_DDR_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_A1[4]_i_3_n_0\
    );
\result_DDR_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[5]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[5]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_A1[5]_i_2_n_0\
    );
\result_DDR_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_A1[5]_i_3_n_0\
    );
\result_DDR_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[6]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[6]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_A1[6]_i_2_n_0\
    );
\result_DDR_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_A1[6]_i_3_n_0\
    );
\result_DDR_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[7]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[7]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_A1[7]_i_2_n_0\
    );
\result_DDR_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_A1[7]_i_3_n_0\
    );
\result_DDR_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[8]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[8]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_A1[8]_i_2_n_0\
    );
\result_DDR_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_A1[8]_i_3_n_0\
    );
\result_DDR_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[9]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[9]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_A1[9]_i_2_n_0\
    );
\result_DDR_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_E2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_E2_reg[15]\ : in STD_LOGIC;
    \result_DDR_E2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  signal \result_DDR_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[0]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[0]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_E2[0]_i_2_n_0\
    );
\result_DDR_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_E2[0]_i_3_n_0\
    );
\result_DDR_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[10]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[10]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_E2[10]_i_2_n_0\
    );
\result_DDR_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_E2[10]_i_3_n_0\
    );
\result_DDR_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[11]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[11]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_E2[11]_i_2_n_0\
    );
\result_DDR_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_E2[11]_i_3_n_0\
    );
\result_DDR_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[12]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[12]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_E2[12]_i_2_n_0\
    );
\result_DDR_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_E2[12]_i_3_n_0\
    );
\result_DDR_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[13]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[13]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_E2[13]_i_2_n_0\
    );
\result_DDR_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_E2[13]_i_3_n_0\
    );
\result_DDR_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[14]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[14]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_E2[14]_i_2_n_0\
    );
\result_DDR_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_E2[14]_i_3_n_0\
    );
\result_DDR_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[15]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[15]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_E2[15]_i_2_n_0\
    );
\result_DDR_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_E2[15]_i_3_n_0\
    );
\result_DDR_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_E2[15]_i_4_n_0\
    );
\result_DDR_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[1]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[1]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_E2[1]_i_2_n_0\
    );
\result_DDR_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_E2[1]_i_3_n_0\
    );
\result_DDR_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[2]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[2]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_E2[2]_i_2_n_0\
    );
\result_DDR_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_E2[2]_i_3_n_0\
    );
\result_DDR_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[3]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[3]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_E2[3]_i_2_n_0\
    );
\result_DDR_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_E2[3]_i_3_n_0\
    );
\result_DDR_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[4]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[4]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_E2[4]_i_2_n_0\
    );
\result_DDR_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_E2[4]_i_3_n_0\
    );
\result_DDR_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[5]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[5]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_E2[5]_i_2_n_0\
    );
\result_DDR_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_E2[5]_i_3_n_0\
    );
\result_DDR_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[6]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[6]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_E2[6]_i_2_n_0\
    );
\result_DDR_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_E2[6]_i_3_n_0\
    );
\result_DDR_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[7]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[7]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_E2[7]_i_2_n_0\
    );
\result_DDR_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_E2[7]_i_3_n_0\
    );
\result_DDR_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[8]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[8]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_E2[8]_i_2_n_0\
    );
\result_DDR_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_E2[8]_i_3_n_0\
    );
\result_DDR_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[9]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[9]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_E2[9]_i_2_n_0\
    );
\result_DDR_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_F1_reg[15]\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  signal \result_DDR_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[0]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[0]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_F1[0]_i_2_n_0\
    );
\result_DDR_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_F1[0]_i_3_n_0\
    );
\result_DDR_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[10]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[10]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_F1[10]_i_2_n_0\
    );
\result_DDR_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_F1[10]_i_3_n_0\
    );
\result_DDR_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[11]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[11]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_F1[11]_i_2_n_0\
    );
\result_DDR_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_F1[11]_i_3_n_0\
    );
\result_DDR_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[12]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[12]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_F1[12]_i_2_n_0\
    );
\result_DDR_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_F1[12]_i_3_n_0\
    );
\result_DDR_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[13]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[13]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_F1[13]_i_2_n_0\
    );
\result_DDR_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_F1[13]_i_3_n_0\
    );
\result_DDR_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[14]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[14]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_F1[14]_i_2_n_0\
    );
\result_DDR_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_F1[14]_i_3_n_0\
    );
\result_DDR_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[15]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[15]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_F1[15]_i_2_n_0\
    );
\result_DDR_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_F1[15]_i_3_n_0\
    );
\result_DDR_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_F1[15]_i_4_n_0\
    );
\result_DDR_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[1]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[1]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_F1[1]_i_2_n_0\
    );
\result_DDR_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_F1[1]_i_3_n_0\
    );
\result_DDR_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[2]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[2]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_F1[2]_i_2_n_0\
    );
\result_DDR_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_F1[2]_i_3_n_0\
    );
\result_DDR_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[3]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[3]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_F1[3]_i_2_n_0\
    );
\result_DDR_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_F1[3]_i_3_n_0\
    );
\result_DDR_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[4]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[4]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_F1[4]_i_2_n_0\
    );
\result_DDR_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_F1[4]_i_3_n_0\
    );
\result_DDR_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[5]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[5]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_F1[5]_i_2_n_0\
    );
\result_DDR_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_F1[5]_i_3_n_0\
    );
\result_DDR_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[6]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[6]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_F1[6]_i_2_n_0\
    );
\result_DDR_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_F1[6]_i_3_n_0\
    );
\result_DDR_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[7]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[7]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_F1[7]_i_2_n_0\
    );
\result_DDR_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_F1[7]_i_3_n_0\
    );
\result_DDR_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[8]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[8]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_F1[8]_i_2_n_0\
    );
\result_DDR_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_F1[8]_i_3_n_0\
    );
\result_DDR_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[9]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[9]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_F1[9]_i_2_n_0\
    );
\result_DDR_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_F2_reg[15]\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  signal \result_DDR_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[0]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[0]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_F2[0]_i_2_n_0\
    );
\result_DDR_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_F2[0]_i_3_n_0\
    );
\result_DDR_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[10]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[10]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_F2[10]_i_2_n_0\
    );
\result_DDR_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_F2[10]_i_3_n_0\
    );
\result_DDR_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[11]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[11]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_F2[11]_i_2_n_0\
    );
\result_DDR_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_F2[11]_i_3_n_0\
    );
\result_DDR_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[12]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[12]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_F2[12]_i_2_n_0\
    );
\result_DDR_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_F2[12]_i_3_n_0\
    );
\result_DDR_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[13]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[13]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_F2[13]_i_2_n_0\
    );
\result_DDR_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_F2[13]_i_3_n_0\
    );
\result_DDR_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[14]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[14]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_F2[14]_i_2_n_0\
    );
\result_DDR_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_F2[14]_i_3_n_0\
    );
\result_DDR_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[15]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[15]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_F2[15]_i_2_n_0\
    );
\result_DDR_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_F2[15]_i_3_n_0\
    );
\result_DDR_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_F2[15]_i_4_n_0\
    );
\result_DDR_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[1]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[1]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_F2[1]_i_2_n_0\
    );
\result_DDR_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_F2[1]_i_3_n_0\
    );
\result_DDR_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[2]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[2]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_F2[2]_i_2_n_0\
    );
\result_DDR_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_F2[2]_i_3_n_0\
    );
\result_DDR_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[3]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[3]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_F2[3]_i_2_n_0\
    );
\result_DDR_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_F2[3]_i_3_n_0\
    );
\result_DDR_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[4]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[4]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_F2[4]_i_2_n_0\
    );
\result_DDR_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_F2[4]_i_3_n_0\
    );
\result_DDR_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[5]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[5]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_F2[5]_i_2_n_0\
    );
\result_DDR_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_F2[5]_i_3_n_0\
    );
\result_DDR_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[6]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[6]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_F2[6]_i_2_n_0\
    );
\result_DDR_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_F2[6]_i_3_n_0\
    );
\result_DDR_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[7]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[7]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_F2[7]_i_2_n_0\
    );
\result_DDR_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_F2[7]_i_3_n_0\
    );
\result_DDR_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[8]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[8]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_F2[8]_i_2_n_0\
    );
\result_DDR_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_F2[8]_i_3_n_0\
    );
\result_DDR_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[9]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[9]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_F2[9]_i_2_n_0\
    );
\result_DDR_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_G1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_G1_reg[15]\ : in STD_LOGIC;
    \result_DDR_G1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  signal \result_DDR_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[0]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[0]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_G1[0]_i_2_n_0\
    );
\result_DDR_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_G1[0]_i_3_n_0\
    );
\result_DDR_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[10]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[10]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_G1[10]_i_2_n_0\
    );
\result_DDR_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_G1[10]_i_3_n_0\
    );
\result_DDR_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[11]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[11]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_G1[11]_i_2_n_0\
    );
\result_DDR_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_G1[11]_i_3_n_0\
    );
\result_DDR_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[12]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[12]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_G1[12]_i_2_n_0\
    );
\result_DDR_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_G1[12]_i_3_n_0\
    );
\result_DDR_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[13]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[13]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_G1[13]_i_2_n_0\
    );
\result_DDR_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_G1[13]_i_3_n_0\
    );
\result_DDR_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[14]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[14]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_G1[14]_i_2_n_0\
    );
\result_DDR_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_G1[14]_i_3_n_0\
    );
\result_DDR_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[15]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[15]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_G1[15]_i_2_n_0\
    );
\result_DDR_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_G1[15]_i_3_n_0\
    );
\result_DDR_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_G1[15]_i_4_n_0\
    );
\result_DDR_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[1]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[1]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_G1[1]_i_2_n_0\
    );
\result_DDR_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_G1[1]_i_3_n_0\
    );
\result_DDR_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[2]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[2]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_G1[2]_i_2_n_0\
    );
\result_DDR_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_G1[2]_i_3_n_0\
    );
\result_DDR_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[3]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[3]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_G1[3]_i_2_n_0\
    );
\result_DDR_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_G1[3]_i_3_n_0\
    );
\result_DDR_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[4]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[4]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_G1[4]_i_2_n_0\
    );
\result_DDR_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_G1[4]_i_3_n_0\
    );
\result_DDR_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[5]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[5]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_G1[5]_i_2_n_0\
    );
\result_DDR_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_G1[5]_i_3_n_0\
    );
\result_DDR_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[6]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[6]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_G1[6]_i_2_n_0\
    );
\result_DDR_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_G1[6]_i_3_n_0\
    );
\result_DDR_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[7]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[7]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_G1[7]_i_2_n_0\
    );
\result_DDR_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_G1[7]_i_3_n_0\
    );
\result_DDR_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[8]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[8]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_G1[8]_i_2_n_0\
    );
\result_DDR_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_G1[8]_i_3_n_0\
    );
\result_DDR_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[9]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[9]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_G1[9]_i_2_n_0\
    );
\result_DDR_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_G2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_G2_reg[15]\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  signal \result_DDR_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[0]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[0]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_G2[0]_i_2_n_0\
    );
\result_DDR_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_G2[0]_i_3_n_0\
    );
\result_DDR_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[10]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[10]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_G2[10]_i_2_n_0\
    );
\result_DDR_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_G2[10]_i_3_n_0\
    );
\result_DDR_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[11]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[11]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_G2[11]_i_2_n_0\
    );
\result_DDR_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_G2[11]_i_3_n_0\
    );
\result_DDR_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[12]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[12]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_G2[12]_i_2_n_0\
    );
\result_DDR_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_G2[12]_i_3_n_0\
    );
\result_DDR_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[13]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[13]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_G2[13]_i_2_n_0\
    );
\result_DDR_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_G2[13]_i_3_n_0\
    );
\result_DDR_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[14]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[14]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_G2[14]_i_2_n_0\
    );
\result_DDR_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_G2[14]_i_3_n_0\
    );
\result_DDR_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[15]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[15]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_G2[15]_i_2_n_0\
    );
\result_DDR_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_G2[15]_i_3_n_0\
    );
\result_DDR_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_G2[15]_i_4_n_0\
    );
\result_DDR_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[1]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[1]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_G2[1]_i_2_n_0\
    );
\result_DDR_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_G2[1]_i_3_n_0\
    );
\result_DDR_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[2]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[2]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_G2[2]_i_2_n_0\
    );
\result_DDR_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_G2[2]_i_3_n_0\
    );
\result_DDR_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[3]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[3]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_G2[3]_i_2_n_0\
    );
\result_DDR_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_G2[3]_i_3_n_0\
    );
\result_DDR_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[4]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[4]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_G2[4]_i_2_n_0\
    );
\result_DDR_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_G2[4]_i_3_n_0\
    );
\result_DDR_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[5]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[5]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_G2[5]_i_2_n_0\
    );
\result_DDR_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_G2[5]_i_3_n_0\
    );
\result_DDR_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[6]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[6]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_G2[6]_i_2_n_0\
    );
\result_DDR_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_G2[6]_i_3_n_0\
    );
\result_DDR_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[7]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[7]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_G2[7]_i_2_n_0\
    );
\result_DDR_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_G2[7]_i_3_n_0\
    );
\result_DDR_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[8]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[8]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_G2[8]_i_2_n_0\
    );
\result_DDR_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_G2[8]_i_3_n_0\
    );
\result_DDR_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[9]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[9]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_G2[9]_i_2_n_0\
    );
\result_DDR_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_H1_reg[15]\ : in STD_LOGIC;
    \result_DDR_H1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  signal \result_DDR_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[0]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[0]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_H1[0]_i_2_n_0\
    );
\result_DDR_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_H1[0]_i_3_n_0\
    );
\result_DDR_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[10]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[10]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_H1[10]_i_2_n_0\
    );
\result_DDR_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_H1[10]_i_3_n_0\
    );
\result_DDR_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[11]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[11]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_H1[11]_i_2_n_0\
    );
\result_DDR_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_H1[11]_i_3_n_0\
    );
\result_DDR_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[12]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[12]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_H1[12]_i_2_n_0\
    );
\result_DDR_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_H1[12]_i_3_n_0\
    );
\result_DDR_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[13]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[13]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_H1[13]_i_2_n_0\
    );
\result_DDR_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_H1[13]_i_3_n_0\
    );
\result_DDR_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[14]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[14]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_H1[14]_i_2_n_0\
    );
\result_DDR_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_H1[14]_i_3_n_0\
    );
\result_DDR_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[15]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[15]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_H1[15]_i_2_n_0\
    );
\result_DDR_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_H1[15]_i_3_n_0\
    );
\result_DDR_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_H1[15]_i_4_n_0\
    );
\result_DDR_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[1]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[1]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_H1[1]_i_2_n_0\
    );
\result_DDR_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_H1[1]_i_3_n_0\
    );
\result_DDR_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[2]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[2]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_H1[2]_i_2_n_0\
    );
\result_DDR_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_H1[2]_i_3_n_0\
    );
\result_DDR_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[3]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[3]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_H1[3]_i_2_n_0\
    );
\result_DDR_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_H1[3]_i_3_n_0\
    );
\result_DDR_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[4]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[4]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_H1[4]_i_2_n_0\
    );
\result_DDR_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_H1[4]_i_3_n_0\
    );
\result_DDR_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[5]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[5]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_H1[5]_i_2_n_0\
    );
\result_DDR_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_H1[5]_i_3_n_0\
    );
\result_DDR_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[6]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[6]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_H1[6]_i_2_n_0\
    );
\result_DDR_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_H1[6]_i_3_n_0\
    );
\result_DDR_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[7]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[7]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_H1[7]_i_2_n_0\
    );
\result_DDR_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_H1[7]_i_3_n_0\
    );
\result_DDR_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[8]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[8]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_H1[8]_i_2_n_0\
    );
\result_DDR_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_H1[8]_i_3_n_0\
    );
\result_DDR_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[9]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[9]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_H1[9]_i_2_n_0\
    );
\result_DDR_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_H2_reg[15]\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  signal \result_DDR_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[0]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[0]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_H2[0]_i_2_n_0\
    );
\result_DDR_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_H2[0]_i_3_n_0\
    );
\result_DDR_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[10]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[10]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_H2[10]_i_2_n_0\
    );
\result_DDR_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_H2[10]_i_3_n_0\
    );
\result_DDR_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[11]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[11]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_H2[11]_i_2_n_0\
    );
\result_DDR_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_H2[11]_i_3_n_0\
    );
\result_DDR_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[12]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[12]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_H2[12]_i_2_n_0\
    );
\result_DDR_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_H2[12]_i_3_n_0\
    );
\result_DDR_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[13]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[13]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_H2[13]_i_2_n_0\
    );
\result_DDR_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_H2[13]_i_3_n_0\
    );
\result_DDR_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[14]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[14]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_H2[14]_i_2_n_0\
    );
\result_DDR_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_H2[14]_i_3_n_0\
    );
\result_DDR_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[15]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[15]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_H2[15]_i_2_n_0\
    );
\result_DDR_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_H2[15]_i_3_n_0\
    );
\result_DDR_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_H2[15]_i_4_n_0\
    );
\result_DDR_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[1]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[1]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_H2[1]_i_2_n_0\
    );
\result_DDR_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_H2[1]_i_3_n_0\
    );
\result_DDR_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[2]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[2]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_H2[2]_i_2_n_0\
    );
\result_DDR_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_H2[2]_i_3_n_0\
    );
\result_DDR_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[3]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[3]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_H2[3]_i_2_n_0\
    );
\result_DDR_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_H2[3]_i_3_n_0\
    );
\result_DDR_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[4]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[4]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_H2[4]_i_2_n_0\
    );
\result_DDR_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_H2[4]_i_3_n_0\
    );
\result_DDR_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[5]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[5]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_H2[5]_i_2_n_0\
    );
\result_DDR_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_H2[5]_i_3_n_0\
    );
\result_DDR_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[6]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[6]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_H2[6]_i_2_n_0\
    );
\result_DDR_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_H2[6]_i_3_n_0\
    );
\result_DDR_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[7]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[7]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_H2[7]_i_2_n_0\
    );
\result_DDR_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_H2[7]_i_3_n_0\
    );
\result_DDR_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[8]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[8]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_H2[8]_i_2_n_0\
    );
\result_DDR_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_H2[8]_i_3_n_0\
    );
\result_DDR_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[9]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[9]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_H2[9]_i_2_n_0\
    );
\result_DDR_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_I1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_I1_reg[15]\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  signal \result_DDR_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_I1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[0]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[0]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_I1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_I1[0]_i_2_n_0\
    );
\result_DDR_I1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_I1[0]_i_3_n_0\
    );
\result_DDR_I1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[10]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[10]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_I1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_I1[10]_i_2_n_0\
    );
\result_DDR_I1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_I1[10]_i_3_n_0\
    );
\result_DDR_I1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[11]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[11]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_I1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_I1[11]_i_2_n_0\
    );
\result_DDR_I1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_I1[11]_i_3_n_0\
    );
\result_DDR_I1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[12]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[12]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_I1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_I1[12]_i_2_n_0\
    );
\result_DDR_I1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_I1[12]_i_3_n_0\
    );
\result_DDR_I1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[13]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[13]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_I1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_I1[13]_i_2_n_0\
    );
\result_DDR_I1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_I1[13]_i_3_n_0\
    );
\result_DDR_I1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[14]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[14]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_I1[14]_i_2_n_0\
    );
\result_DDR_I1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_I1[14]_i_3_n_0\
    );
\result_DDR_I1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[15]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[15]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_I1[15]_i_2_n_0\
    );
\result_DDR_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_I1[15]_i_3_n_0\
    );
\result_DDR_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_I1[15]_i_4_n_0\
    );
\result_DDR_I1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[1]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[1]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_I1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_I1[1]_i_2_n_0\
    );
\result_DDR_I1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_I1[1]_i_3_n_0\
    );
\result_DDR_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[2]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[2]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_I1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_I1[2]_i_2_n_0\
    );
\result_DDR_I1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_I1[2]_i_3_n_0\
    );
\result_DDR_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[3]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[3]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_I1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_I1[3]_i_2_n_0\
    );
\result_DDR_I1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_I1[3]_i_3_n_0\
    );
\result_DDR_I1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[4]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[4]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_I1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_I1[4]_i_2_n_0\
    );
\result_DDR_I1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_I1[4]_i_3_n_0\
    );
\result_DDR_I1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[5]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[5]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_I1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_I1[5]_i_2_n_0\
    );
\result_DDR_I1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_I1[5]_i_3_n_0\
    );
\result_DDR_I1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[6]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[6]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_I1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_I1[6]_i_2_n_0\
    );
\result_DDR_I1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_I1[6]_i_3_n_0\
    );
\result_DDR_I1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[7]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[7]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_I1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_I1[7]_i_2_n_0\
    );
\result_DDR_I1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_I1[7]_i_3_n_0\
    );
\result_DDR_I1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[8]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[8]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_I1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_I1[8]_i_2_n_0\
    );
\result_DDR_I1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_I1[8]_i_3_n_0\
    );
\result_DDR_I1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[9]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[9]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_I1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_I1[9]_i_2_n_0\
    );
\result_DDR_I1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_I1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_I2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_I2_reg[15]\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  signal \result_DDR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[0]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[0]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_I2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_I2[0]_i_2_n_0\
    );
\result_DDR_I2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_I2[0]_i_3_n_0\
    );
\result_DDR_I2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[10]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[10]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_I2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_I2[10]_i_2_n_0\
    );
\result_DDR_I2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_I2[10]_i_3_n_0\
    );
\result_DDR_I2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[11]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[11]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_I2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_I2[11]_i_2_n_0\
    );
\result_DDR_I2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_I2[11]_i_3_n_0\
    );
\result_DDR_I2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[12]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[12]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_I2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_I2[12]_i_2_n_0\
    );
\result_DDR_I2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_I2[12]_i_3_n_0\
    );
\result_DDR_I2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[13]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[13]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_I2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_I2[13]_i_2_n_0\
    );
\result_DDR_I2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_I2[13]_i_3_n_0\
    );
\result_DDR_I2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[14]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[14]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_I2[14]_i_2_n_0\
    );
\result_DDR_I2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_I2[14]_i_3_n_0\
    );
\result_DDR_I2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[15]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[15]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_I2[15]_i_2_n_0\
    );
\result_DDR_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_I2[15]_i_3_n_0\
    );
\result_DDR_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_I2[15]_i_4_n_0\
    );
\result_DDR_I2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[1]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[1]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_I2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_I2[1]_i_2_n_0\
    );
\result_DDR_I2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_I2[1]_i_3_n_0\
    );
\result_DDR_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[2]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[2]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_I2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_I2[2]_i_2_n_0\
    );
\result_DDR_I2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_I2[2]_i_3_n_0\
    );
\result_DDR_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[3]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[3]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_I2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_I2[3]_i_2_n_0\
    );
\result_DDR_I2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_I2[3]_i_3_n_0\
    );
\result_DDR_I2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[4]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[4]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_I2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_I2[4]_i_2_n_0\
    );
\result_DDR_I2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_I2[4]_i_3_n_0\
    );
\result_DDR_I2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[5]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[5]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_I2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_I2[5]_i_2_n_0\
    );
\result_DDR_I2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_I2[5]_i_3_n_0\
    );
\result_DDR_I2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[6]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[6]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_I2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_I2[6]_i_2_n_0\
    );
\result_DDR_I2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_I2[6]_i_3_n_0\
    );
\result_DDR_I2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[7]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[7]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_I2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_I2[7]_i_2_n_0\
    );
\result_DDR_I2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_I2[7]_i_3_n_0\
    );
\result_DDR_I2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[8]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[8]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_I2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_I2[8]_i_2_n_0\
    );
\result_DDR_I2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_I2[8]_i_3_n_0\
    );
\result_DDR_I2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[9]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[9]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_I2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_I2[9]_i_2_n_0\
    );
\result_DDR_I2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_I2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_J1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_J1_reg[15]\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  signal \result_DDR_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_J1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[0]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[0]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_J1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_J1[0]_i_2_n_0\
    );
\result_DDR_J1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_J1[0]_i_3_n_0\
    );
\result_DDR_J1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[10]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[10]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_J1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_J1[10]_i_2_n_0\
    );
\result_DDR_J1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_J1[10]_i_3_n_0\
    );
\result_DDR_J1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[11]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[11]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_J1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_J1[11]_i_2_n_0\
    );
\result_DDR_J1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_J1[11]_i_3_n_0\
    );
\result_DDR_J1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[12]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[12]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_J1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_J1[12]_i_2_n_0\
    );
\result_DDR_J1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_J1[12]_i_3_n_0\
    );
\result_DDR_J1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[13]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[13]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_J1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_J1[13]_i_2_n_0\
    );
\result_DDR_J1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_J1[13]_i_3_n_0\
    );
\result_DDR_J1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[14]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[14]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_J1[14]_i_2_n_0\
    );
\result_DDR_J1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_J1[14]_i_3_n_0\
    );
\result_DDR_J1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[15]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[15]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_J1[15]_i_2_n_0\
    );
\result_DDR_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_J1[15]_i_3_n_0\
    );
\result_DDR_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_J1[15]_i_4_n_0\
    );
\result_DDR_J1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[1]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[1]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_J1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_J1[1]_i_2_n_0\
    );
\result_DDR_J1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_J1[1]_i_3_n_0\
    );
\result_DDR_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[2]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[2]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_J1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_J1[2]_i_2_n_0\
    );
\result_DDR_J1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_J1[2]_i_3_n_0\
    );
\result_DDR_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[3]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[3]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_J1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_J1[3]_i_2_n_0\
    );
\result_DDR_J1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_J1[3]_i_3_n_0\
    );
\result_DDR_J1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[4]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[4]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_J1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_J1[4]_i_2_n_0\
    );
\result_DDR_J1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_J1[4]_i_3_n_0\
    );
\result_DDR_J1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[5]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[5]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_J1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_J1[5]_i_2_n_0\
    );
\result_DDR_J1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_J1[5]_i_3_n_0\
    );
\result_DDR_J1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[6]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[6]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_J1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_J1[6]_i_2_n_0\
    );
\result_DDR_J1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_J1[6]_i_3_n_0\
    );
\result_DDR_J1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[7]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[7]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_J1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_J1[7]_i_2_n_0\
    );
\result_DDR_J1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_J1[7]_i_3_n_0\
    );
\result_DDR_J1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[8]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[8]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_J1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_J1[8]_i_2_n_0\
    );
\result_DDR_J1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_J1[8]_i_3_n_0\
    );
\result_DDR_J1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[9]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[9]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_J1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_J1[9]_i_2_n_0\
    );
\result_DDR_J1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_J1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_A2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_A2_reg[15]\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  signal \result_DDR_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[0]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[0]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_A2[0]_i_2_n_0\
    );
\result_DDR_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_A2[0]_i_3_n_0\
    );
\result_DDR_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[10]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[10]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_A2[10]_i_2_n_0\
    );
\result_DDR_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_A2[10]_i_3_n_0\
    );
\result_DDR_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[11]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[11]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_A2[11]_i_2_n_0\
    );
\result_DDR_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_A2[11]_i_3_n_0\
    );
\result_DDR_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[12]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[12]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_A2[12]_i_2_n_0\
    );
\result_DDR_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_A2[12]_i_3_n_0\
    );
\result_DDR_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[13]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[13]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_A2[13]_i_2_n_0\
    );
\result_DDR_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_A2[13]_i_3_n_0\
    );
\result_DDR_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[14]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[14]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_A2[14]_i_2_n_0\
    );
\result_DDR_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_A2[14]_i_3_n_0\
    );
\result_DDR_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[15]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[15]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_A2[15]_i_2_n_0\
    );
\result_DDR_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_A2[15]_i_3_n_0\
    );
\result_DDR_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_A2[15]_i_4_n_0\
    );
\result_DDR_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[1]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[1]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_A2[1]_i_2_n_0\
    );
\result_DDR_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_A2[1]_i_3_n_0\
    );
\result_DDR_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[2]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[2]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_A2[2]_i_2_n_0\
    );
\result_DDR_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_A2[2]_i_3_n_0\
    );
\result_DDR_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[3]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[3]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_A2[3]_i_2_n_0\
    );
\result_DDR_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_A2[3]_i_3_n_0\
    );
\result_DDR_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[4]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[4]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_A2[4]_i_2_n_0\
    );
\result_DDR_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_A2[4]_i_3_n_0\
    );
\result_DDR_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[5]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[5]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_A2[5]_i_2_n_0\
    );
\result_DDR_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_A2[5]_i_3_n_0\
    );
\result_DDR_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[6]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[6]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_A2[6]_i_2_n_0\
    );
\result_DDR_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_A2[6]_i_3_n_0\
    );
\result_DDR_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[7]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[7]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_A2[7]_i_2_n_0\
    );
\result_DDR_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_A2[7]_i_3_n_0\
    );
\result_DDR_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[8]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[8]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_A2[8]_i_2_n_0\
    );
\result_DDR_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_A2[8]_i_3_n_0\
    );
\result_DDR_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[9]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[9]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_A2[9]_i_2_n_0\
    );
\result_DDR_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_J2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_J2_reg[15]\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  signal \result_DDR_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_J2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[0]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[0]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_J2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_J2[0]_i_2_n_0\
    );
\result_DDR_J2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_J2[0]_i_3_n_0\
    );
\result_DDR_J2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[10]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[10]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_J2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_J2[10]_i_2_n_0\
    );
\result_DDR_J2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_J2[10]_i_3_n_0\
    );
\result_DDR_J2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[11]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[11]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_J2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_J2[11]_i_2_n_0\
    );
\result_DDR_J2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_J2[11]_i_3_n_0\
    );
\result_DDR_J2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[12]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[12]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_J2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_J2[12]_i_2_n_0\
    );
\result_DDR_J2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_J2[12]_i_3_n_0\
    );
\result_DDR_J2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[13]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[13]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_J2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_J2[13]_i_2_n_0\
    );
\result_DDR_J2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_J2[13]_i_3_n_0\
    );
\result_DDR_J2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[14]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[14]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_J2[14]_i_2_n_0\
    );
\result_DDR_J2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_J2[14]_i_3_n_0\
    );
\result_DDR_J2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[15]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[15]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_J2[15]_i_2_n_0\
    );
\result_DDR_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_J2[15]_i_3_n_0\
    );
\result_DDR_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_J2[15]_i_4_n_0\
    );
\result_DDR_J2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[1]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[1]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_J2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_J2[1]_i_2_n_0\
    );
\result_DDR_J2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_J2[1]_i_3_n_0\
    );
\result_DDR_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[2]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[2]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_J2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_J2[2]_i_2_n_0\
    );
\result_DDR_J2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_J2[2]_i_3_n_0\
    );
\result_DDR_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[3]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[3]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_J2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_J2[3]_i_2_n_0\
    );
\result_DDR_J2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_J2[3]_i_3_n_0\
    );
\result_DDR_J2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[4]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[4]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_J2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_J2[4]_i_2_n_0\
    );
\result_DDR_J2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_J2[4]_i_3_n_0\
    );
\result_DDR_J2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[5]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[5]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_J2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_J2[5]_i_2_n_0\
    );
\result_DDR_J2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_J2[5]_i_3_n_0\
    );
\result_DDR_J2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[6]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[6]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_J2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_J2[6]_i_2_n_0\
    );
\result_DDR_J2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_J2[6]_i_3_n_0\
    );
\result_DDR_J2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[7]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[7]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_J2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_J2[7]_i_2_n_0\
    );
\result_DDR_J2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_J2[7]_i_3_n_0\
    );
\result_DDR_J2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[8]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[8]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_J2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_J2[8]_i_2_n_0\
    );
\result_DDR_J2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_J2[8]_i_3_n_0\
    );
\result_DDR_J2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[9]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[9]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_J2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_J2[9]_i_2_n_0\
    );
\result_DDR_J2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_J2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_K1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_K1_reg[15]\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  signal \result_DDR_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_K1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[0]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[0]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_K1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_K1[0]_i_2_n_0\
    );
\result_DDR_K1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_K1[0]_i_3_n_0\
    );
\result_DDR_K1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[10]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[10]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_K1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_K1[10]_i_2_n_0\
    );
\result_DDR_K1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_K1[10]_i_3_n_0\
    );
\result_DDR_K1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[11]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[11]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_K1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_K1[11]_i_2_n_0\
    );
\result_DDR_K1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_K1[11]_i_3_n_0\
    );
\result_DDR_K1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[12]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[12]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_K1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_K1[12]_i_2_n_0\
    );
\result_DDR_K1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_K1[12]_i_3_n_0\
    );
\result_DDR_K1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[13]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[13]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_K1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_K1[13]_i_2_n_0\
    );
\result_DDR_K1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_K1[13]_i_3_n_0\
    );
\result_DDR_K1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[14]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[14]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_K1[14]_i_2_n_0\
    );
\result_DDR_K1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_K1[14]_i_3_n_0\
    );
\result_DDR_K1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[15]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[15]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_K1[15]_i_2_n_0\
    );
\result_DDR_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_K1[15]_i_3_n_0\
    );
\result_DDR_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_K1[15]_i_4_n_0\
    );
\result_DDR_K1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[1]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[1]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_K1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_K1[1]_i_2_n_0\
    );
\result_DDR_K1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_K1[1]_i_3_n_0\
    );
\result_DDR_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[2]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[2]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_K1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_K1[2]_i_2_n_0\
    );
\result_DDR_K1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_K1[2]_i_3_n_0\
    );
\result_DDR_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[3]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[3]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_K1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_K1[3]_i_2_n_0\
    );
\result_DDR_K1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_K1[3]_i_3_n_0\
    );
\result_DDR_K1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[4]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[4]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_K1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_K1[4]_i_2_n_0\
    );
\result_DDR_K1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_K1[4]_i_3_n_0\
    );
\result_DDR_K1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[5]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[5]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_K1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_K1[5]_i_2_n_0\
    );
\result_DDR_K1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_K1[5]_i_3_n_0\
    );
\result_DDR_K1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[6]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[6]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_K1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_K1[6]_i_2_n_0\
    );
\result_DDR_K1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_K1[6]_i_3_n_0\
    );
\result_DDR_K1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[7]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[7]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_K1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_K1[7]_i_2_n_0\
    );
\result_DDR_K1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_K1[7]_i_3_n_0\
    );
\result_DDR_K1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[8]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[8]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_K1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_K1[8]_i_2_n_0\
    );
\result_DDR_K1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_K1[8]_i_3_n_0\
    );
\result_DDR_K1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[9]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[9]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_K1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_K1[9]_i_2_n_0\
    );
\result_DDR_K1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_K1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_K2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_K2_reg[15]\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  signal \result_DDR_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_K2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[0]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[0]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_K2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_K2[0]_i_2_n_0\
    );
\result_DDR_K2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_K2[0]_i_3_n_0\
    );
\result_DDR_K2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[10]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[10]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_K2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_K2[10]_i_2_n_0\
    );
\result_DDR_K2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_K2[10]_i_3_n_0\
    );
\result_DDR_K2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[11]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[11]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_K2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_K2[11]_i_2_n_0\
    );
\result_DDR_K2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_K2[11]_i_3_n_0\
    );
\result_DDR_K2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[12]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[12]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_K2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_K2[12]_i_2_n_0\
    );
\result_DDR_K2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_K2[12]_i_3_n_0\
    );
\result_DDR_K2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[13]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[13]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_K2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_K2[13]_i_2_n_0\
    );
\result_DDR_K2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_K2[13]_i_3_n_0\
    );
\result_DDR_K2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[14]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[14]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_K2[14]_i_2_n_0\
    );
\result_DDR_K2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_K2[14]_i_3_n_0\
    );
\result_DDR_K2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[15]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[15]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_K2[15]_i_2_n_0\
    );
\result_DDR_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_K2[15]_i_3_n_0\
    );
\result_DDR_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_K2[15]_i_4_n_0\
    );
\result_DDR_K2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[1]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[1]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_K2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_K2[1]_i_2_n_0\
    );
\result_DDR_K2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_K2[1]_i_3_n_0\
    );
\result_DDR_K2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[2]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[2]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_K2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_K2[2]_i_2_n_0\
    );
\result_DDR_K2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_K2[2]_i_3_n_0\
    );
\result_DDR_K2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[3]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[3]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_K2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_K2[3]_i_2_n_0\
    );
\result_DDR_K2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_K2[3]_i_3_n_0\
    );
\result_DDR_K2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[4]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[4]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_K2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_K2[4]_i_2_n_0\
    );
\result_DDR_K2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_K2[4]_i_3_n_0\
    );
\result_DDR_K2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[5]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[5]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_K2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_K2[5]_i_2_n_0\
    );
\result_DDR_K2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_K2[5]_i_3_n_0\
    );
\result_DDR_K2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[6]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[6]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_K2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_K2[6]_i_2_n_0\
    );
\result_DDR_K2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_K2[6]_i_3_n_0\
    );
\result_DDR_K2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[7]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[7]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_K2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_K2[7]_i_2_n_0\
    );
\result_DDR_K2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_K2[7]_i_3_n_0\
    );
\result_DDR_K2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[8]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[8]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_K2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_K2[8]_i_2_n_0\
    );
\result_DDR_K2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_K2[8]_i_3_n_0\
    );
\result_DDR_K2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[9]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[9]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_K2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_K2[9]_i_2_n_0\
    );
\result_DDR_K2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_K2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_L1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_L1_reg[15]\ : in STD_LOGIC;
    \result_DDR_L1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  signal \result_DDR_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_L1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[0]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[0]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_L1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_L1[0]_i_2_n_0\
    );
\result_DDR_L1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_L1[0]_i_3_n_0\
    );
\result_DDR_L1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[10]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[10]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_L1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_L1[10]_i_2_n_0\
    );
\result_DDR_L1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_L1[10]_i_3_n_0\
    );
\result_DDR_L1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[11]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[11]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_L1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_L1[11]_i_2_n_0\
    );
\result_DDR_L1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_L1[11]_i_3_n_0\
    );
\result_DDR_L1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[12]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[12]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_L1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_L1[12]_i_2_n_0\
    );
\result_DDR_L1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_L1[12]_i_3_n_0\
    );
\result_DDR_L1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[13]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[13]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_L1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_L1[13]_i_2_n_0\
    );
\result_DDR_L1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_L1[13]_i_3_n_0\
    );
\result_DDR_L1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[14]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[14]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_L1[14]_i_2_n_0\
    );
\result_DDR_L1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_L1[14]_i_3_n_0\
    );
\result_DDR_L1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[15]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[15]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_L1[15]_i_2_n_0\
    );
\result_DDR_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_L1[15]_i_3_n_0\
    );
\result_DDR_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_L1[15]_i_4_n_0\
    );
\result_DDR_L1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[1]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[1]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_L1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_L1[1]_i_2_n_0\
    );
\result_DDR_L1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_L1[1]_i_3_n_0\
    );
\result_DDR_L1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[2]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[2]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_L1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_L1[2]_i_2_n_0\
    );
\result_DDR_L1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_L1[2]_i_3_n_0\
    );
\result_DDR_L1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[3]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[3]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_L1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_L1[3]_i_2_n_0\
    );
\result_DDR_L1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_L1[3]_i_3_n_0\
    );
\result_DDR_L1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[4]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[4]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_L1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_L1[4]_i_2_n_0\
    );
\result_DDR_L1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_L1[4]_i_3_n_0\
    );
\result_DDR_L1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[5]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[5]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_L1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_L1[5]_i_2_n_0\
    );
\result_DDR_L1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_L1[5]_i_3_n_0\
    );
\result_DDR_L1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[6]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[6]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_L1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_L1[6]_i_2_n_0\
    );
\result_DDR_L1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_L1[6]_i_3_n_0\
    );
\result_DDR_L1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[7]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[7]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_L1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_L1[7]_i_2_n_0\
    );
\result_DDR_L1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_L1[7]_i_3_n_0\
    );
\result_DDR_L1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[8]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[8]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_L1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_L1[8]_i_2_n_0\
    );
\result_DDR_L1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_L1[8]_i_3_n_0\
    );
\result_DDR_L1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[9]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[9]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_L1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_L1[9]_i_2_n_0\
    );
\result_DDR_L1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_L1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_L2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_L2_reg[15]\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  signal \result_DDR_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_L2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[0]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[0]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_L2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_L2[0]_i_2_n_0\
    );
\result_DDR_L2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_L2[0]_i_3_n_0\
    );
\result_DDR_L2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[10]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[10]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_L2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_L2[10]_i_2_n_0\
    );
\result_DDR_L2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_L2[10]_i_3_n_0\
    );
\result_DDR_L2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[11]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[11]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_L2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_L2[11]_i_2_n_0\
    );
\result_DDR_L2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_L2[11]_i_3_n_0\
    );
\result_DDR_L2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[12]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[12]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_L2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_L2[12]_i_2_n_0\
    );
\result_DDR_L2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_L2[12]_i_3_n_0\
    );
\result_DDR_L2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[13]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[13]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_L2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_L2[13]_i_2_n_0\
    );
\result_DDR_L2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_L2[13]_i_3_n_0\
    );
\result_DDR_L2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[14]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[14]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_L2[14]_i_2_n_0\
    );
\result_DDR_L2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_L2[14]_i_3_n_0\
    );
\result_DDR_L2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[15]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[15]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_L2[15]_i_2_n_0\
    );
\result_DDR_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_L2[15]_i_3_n_0\
    );
\result_DDR_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_L2[15]_i_4_n_0\
    );
\result_DDR_L2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[1]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[1]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_L2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_L2[1]_i_2_n_0\
    );
\result_DDR_L2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_L2[1]_i_3_n_0\
    );
\result_DDR_L2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[2]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[2]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_L2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_L2[2]_i_2_n_0\
    );
\result_DDR_L2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_L2[2]_i_3_n_0\
    );
\result_DDR_L2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[3]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[3]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_L2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_L2[3]_i_2_n_0\
    );
\result_DDR_L2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_L2[3]_i_3_n_0\
    );
\result_DDR_L2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[4]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[4]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_L2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_L2[4]_i_2_n_0\
    );
\result_DDR_L2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_L2[4]_i_3_n_0\
    );
\result_DDR_L2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[5]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[5]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_L2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_L2[5]_i_2_n_0\
    );
\result_DDR_L2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_L2[5]_i_3_n_0\
    );
\result_DDR_L2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[6]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[6]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_L2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_L2[6]_i_2_n_0\
    );
\result_DDR_L2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_L2[6]_i_3_n_0\
    );
\result_DDR_L2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[7]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[7]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_L2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_L2[7]_i_2_n_0\
    );
\result_DDR_L2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_L2[7]_i_3_n_0\
    );
\result_DDR_L2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[8]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[8]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_L2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_L2[8]_i_2_n_0\
    );
\result_DDR_L2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_L2[8]_i_3_n_0\
    );
\result_DDR_L2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[9]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[9]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_L2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_L2[9]_i_2_n_0\
    );
\result_DDR_L2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_L2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_M1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_M1_reg[15]\ : in STD_LOGIC;
    \result_DDR_M1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  signal \result_DDR_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_M1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[0]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[0]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_M1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_M1[0]_i_2_n_0\
    );
\result_DDR_M1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_M1[0]_i_3_n_0\
    );
\result_DDR_M1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[10]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[10]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_M1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_M1[10]_i_2_n_0\
    );
\result_DDR_M1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_M1[10]_i_3_n_0\
    );
\result_DDR_M1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[11]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[11]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_M1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_M1[11]_i_2_n_0\
    );
\result_DDR_M1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_M1[11]_i_3_n_0\
    );
\result_DDR_M1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[12]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[12]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_M1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_M1[12]_i_2_n_0\
    );
\result_DDR_M1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_M1[12]_i_3_n_0\
    );
\result_DDR_M1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[13]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[13]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_M1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_M1[13]_i_2_n_0\
    );
\result_DDR_M1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_M1[13]_i_3_n_0\
    );
\result_DDR_M1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[14]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[14]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_M1[14]_i_2_n_0\
    );
\result_DDR_M1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_M1[14]_i_3_n_0\
    );
\result_DDR_M1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[15]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[15]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_M1[15]_i_2_n_0\
    );
\result_DDR_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_M1[15]_i_3_n_0\
    );
\result_DDR_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_M1[15]_i_4_n_0\
    );
\result_DDR_M1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[1]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[1]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_M1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_M1[1]_i_2_n_0\
    );
\result_DDR_M1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_M1[1]_i_3_n_0\
    );
\result_DDR_M1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[2]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[2]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_M1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_M1[2]_i_2_n_0\
    );
\result_DDR_M1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_M1[2]_i_3_n_0\
    );
\result_DDR_M1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[3]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[3]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_M1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_M1[3]_i_2_n_0\
    );
\result_DDR_M1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_M1[3]_i_3_n_0\
    );
\result_DDR_M1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[4]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[4]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_M1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_M1[4]_i_2_n_0\
    );
\result_DDR_M1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_M1[4]_i_3_n_0\
    );
\result_DDR_M1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[5]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[5]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_M1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_M1[5]_i_2_n_0\
    );
\result_DDR_M1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_M1[5]_i_3_n_0\
    );
\result_DDR_M1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[6]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[6]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_M1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_M1[6]_i_2_n_0\
    );
\result_DDR_M1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_M1[6]_i_3_n_0\
    );
\result_DDR_M1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[7]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[7]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_M1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_M1[7]_i_2_n_0\
    );
\result_DDR_M1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_M1[7]_i_3_n_0\
    );
\result_DDR_M1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[8]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[8]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_M1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_M1[8]_i_2_n_0\
    );
\result_DDR_M1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_M1[8]_i_3_n_0\
    );
\result_DDR_M1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[9]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[9]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_M1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_M1[9]_i_2_n_0\
    );
\result_DDR_M1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_M1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_M2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_M2_reg[15]\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  signal \result_DDR_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_M2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[0]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[0]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_M2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_M2[0]_i_2_n_0\
    );
\result_DDR_M2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_M2[0]_i_3_n_0\
    );
\result_DDR_M2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[10]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[10]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_M2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_M2[10]_i_2_n_0\
    );
\result_DDR_M2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_M2[10]_i_3_n_0\
    );
\result_DDR_M2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[11]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[11]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_M2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_M2[11]_i_2_n_0\
    );
\result_DDR_M2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_M2[11]_i_3_n_0\
    );
\result_DDR_M2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[12]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[12]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_M2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_M2[12]_i_2_n_0\
    );
\result_DDR_M2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_M2[12]_i_3_n_0\
    );
\result_DDR_M2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[13]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[13]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_M2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_M2[13]_i_2_n_0\
    );
\result_DDR_M2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_M2[13]_i_3_n_0\
    );
\result_DDR_M2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[14]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[14]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_M2[14]_i_2_n_0\
    );
\result_DDR_M2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_M2[14]_i_3_n_0\
    );
\result_DDR_M2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[15]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[15]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_M2[15]_i_2_n_0\
    );
\result_DDR_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_M2[15]_i_3_n_0\
    );
\result_DDR_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_M2[15]_i_4_n_0\
    );
\result_DDR_M2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[1]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[1]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_M2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_M2[1]_i_2_n_0\
    );
\result_DDR_M2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_M2[1]_i_3_n_0\
    );
\result_DDR_M2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[2]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[2]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_M2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_M2[2]_i_2_n_0\
    );
\result_DDR_M2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_M2[2]_i_3_n_0\
    );
\result_DDR_M2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[3]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[3]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_M2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_M2[3]_i_2_n_0\
    );
\result_DDR_M2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_M2[3]_i_3_n_0\
    );
\result_DDR_M2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[4]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[4]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_M2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_M2[4]_i_2_n_0\
    );
\result_DDR_M2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_M2[4]_i_3_n_0\
    );
\result_DDR_M2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[5]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[5]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_M2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_M2[5]_i_2_n_0\
    );
\result_DDR_M2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_M2[5]_i_3_n_0\
    );
\result_DDR_M2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[6]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[6]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_M2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_M2[6]_i_2_n_0\
    );
\result_DDR_M2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_M2[6]_i_3_n_0\
    );
\result_DDR_M2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[7]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[7]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_M2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_M2[7]_i_2_n_0\
    );
\result_DDR_M2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_M2[7]_i_3_n_0\
    );
\result_DDR_M2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[8]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[8]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_M2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_M2[8]_i_2_n_0\
    );
\result_DDR_M2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_M2[8]_i_3_n_0\
    );
\result_DDR_M2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[9]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[9]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_M2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_M2[9]_i_2_n_0\
    );
\result_DDR_M2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_M2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_N1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_N1_reg[15]\ : in STD_LOGIC;
    \result_DDR_N1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  signal \result_DDR_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_N1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[0]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[0]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_N1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_N1[0]_i_2_n_0\
    );
\result_DDR_N1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_N1[0]_i_3_n_0\
    );
\result_DDR_N1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[10]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[10]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_N1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_N1[10]_i_2_n_0\
    );
\result_DDR_N1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_N1[10]_i_3_n_0\
    );
\result_DDR_N1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[11]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[11]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_N1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_N1[11]_i_2_n_0\
    );
\result_DDR_N1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_N1[11]_i_3_n_0\
    );
\result_DDR_N1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[12]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[12]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_N1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_N1[12]_i_2_n_0\
    );
\result_DDR_N1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_N1[12]_i_3_n_0\
    );
\result_DDR_N1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[13]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[13]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_N1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_N1[13]_i_2_n_0\
    );
\result_DDR_N1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_N1[13]_i_3_n_0\
    );
\result_DDR_N1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[14]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[14]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_N1[14]_i_2_n_0\
    );
\result_DDR_N1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_N1[14]_i_3_n_0\
    );
\result_DDR_N1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[15]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[15]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_N1[15]_i_2_n_0\
    );
\result_DDR_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_N1[15]_i_3_n_0\
    );
\result_DDR_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_N1[15]_i_4_n_0\
    );
\result_DDR_N1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[1]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[1]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_N1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_N1[1]_i_2_n_0\
    );
\result_DDR_N1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_N1[1]_i_3_n_0\
    );
\result_DDR_N1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[2]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[2]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_N1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_N1[2]_i_2_n_0\
    );
\result_DDR_N1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_N1[2]_i_3_n_0\
    );
\result_DDR_N1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[3]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[3]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_N1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_N1[3]_i_2_n_0\
    );
\result_DDR_N1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_N1[3]_i_3_n_0\
    );
\result_DDR_N1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[4]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[4]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_N1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_N1[4]_i_2_n_0\
    );
\result_DDR_N1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_N1[4]_i_3_n_0\
    );
\result_DDR_N1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[5]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[5]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_N1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_N1[5]_i_2_n_0\
    );
\result_DDR_N1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_N1[5]_i_3_n_0\
    );
\result_DDR_N1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[6]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[6]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_N1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_N1[6]_i_2_n_0\
    );
\result_DDR_N1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_N1[6]_i_3_n_0\
    );
\result_DDR_N1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[7]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[7]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_N1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_N1[7]_i_2_n_0\
    );
\result_DDR_N1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_N1[7]_i_3_n_0\
    );
\result_DDR_N1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[8]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[8]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_N1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_N1[8]_i_2_n_0\
    );
\result_DDR_N1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_N1[8]_i_3_n_0\
    );
\result_DDR_N1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[9]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[9]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_N1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_N1[9]_i_2_n_0\
    );
\result_DDR_N1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_N1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_N2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_N2_reg[15]\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  signal \result_DDR_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_N2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[0]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[0]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_N2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_N2[0]_i_2_n_0\
    );
\result_DDR_N2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_N2[0]_i_3_n_0\
    );
\result_DDR_N2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[10]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[10]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_N2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_N2[10]_i_2_n_0\
    );
\result_DDR_N2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_N2[10]_i_3_n_0\
    );
\result_DDR_N2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[11]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[11]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_N2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_N2[11]_i_2_n_0\
    );
\result_DDR_N2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_N2[11]_i_3_n_0\
    );
\result_DDR_N2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[12]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[12]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_N2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_N2[12]_i_2_n_0\
    );
\result_DDR_N2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_N2[12]_i_3_n_0\
    );
\result_DDR_N2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[13]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[13]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_N2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_N2[13]_i_2_n_0\
    );
\result_DDR_N2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_N2[13]_i_3_n_0\
    );
\result_DDR_N2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[14]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[14]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_N2[14]_i_2_n_0\
    );
\result_DDR_N2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_N2[14]_i_3_n_0\
    );
\result_DDR_N2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[15]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[15]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_N2[15]_i_2_n_0\
    );
\result_DDR_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_N2[15]_i_3_n_0\
    );
\result_DDR_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_N2[15]_i_4_n_0\
    );
\result_DDR_N2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[1]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[1]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_N2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_N2[1]_i_2_n_0\
    );
\result_DDR_N2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_N2[1]_i_3_n_0\
    );
\result_DDR_N2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[2]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[2]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_N2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_N2[2]_i_2_n_0\
    );
\result_DDR_N2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_N2[2]_i_3_n_0\
    );
\result_DDR_N2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[3]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[3]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_N2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_N2[3]_i_2_n_0\
    );
\result_DDR_N2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_N2[3]_i_3_n_0\
    );
\result_DDR_N2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[4]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[4]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_N2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_N2[4]_i_2_n_0\
    );
\result_DDR_N2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_N2[4]_i_3_n_0\
    );
\result_DDR_N2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[5]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[5]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_N2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_N2[5]_i_2_n_0\
    );
\result_DDR_N2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_N2[5]_i_3_n_0\
    );
\result_DDR_N2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[6]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[6]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_N2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_N2[6]_i_2_n_0\
    );
\result_DDR_N2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_N2[6]_i_3_n_0\
    );
\result_DDR_N2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[7]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[7]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_N2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_N2[7]_i_2_n_0\
    );
\result_DDR_N2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_N2[7]_i_3_n_0\
    );
\result_DDR_N2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[8]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[8]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_N2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_N2[8]_i_2_n_0\
    );
\result_DDR_N2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_N2[8]_i_3_n_0\
    );
\result_DDR_N2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[9]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[9]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_N2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_N2[9]_i_2_n_0\
    );
\result_DDR_N2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_N2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_O1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_O1_reg[15]\ : in STD_LOGIC;
    \result_DDR_O1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  signal \result_DDR_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_O1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[0]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[0]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_O1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_O1[0]_i_2_n_0\
    );
\result_DDR_O1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_O1[0]_i_3_n_0\
    );
\result_DDR_O1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[10]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[10]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_O1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_O1[10]_i_2_n_0\
    );
\result_DDR_O1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_O1[10]_i_3_n_0\
    );
\result_DDR_O1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[11]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[11]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_O1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_O1[11]_i_2_n_0\
    );
\result_DDR_O1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_O1[11]_i_3_n_0\
    );
\result_DDR_O1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[12]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[12]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_O1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_O1[12]_i_2_n_0\
    );
\result_DDR_O1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_O1[12]_i_3_n_0\
    );
\result_DDR_O1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[13]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[13]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_O1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_O1[13]_i_2_n_0\
    );
\result_DDR_O1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_O1[13]_i_3_n_0\
    );
\result_DDR_O1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[14]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[14]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_O1[14]_i_2_n_0\
    );
\result_DDR_O1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_O1[14]_i_3_n_0\
    );
\result_DDR_O1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[15]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[15]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_O1[15]_i_2_n_0\
    );
\result_DDR_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_O1[15]_i_3_n_0\
    );
\result_DDR_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_O1[15]_i_4_n_0\
    );
\result_DDR_O1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[1]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[1]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_O1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_O1[1]_i_2_n_0\
    );
\result_DDR_O1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_O1[1]_i_3_n_0\
    );
\result_DDR_O1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[2]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[2]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_O1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_O1[2]_i_2_n_0\
    );
\result_DDR_O1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_O1[2]_i_3_n_0\
    );
\result_DDR_O1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[3]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[3]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_O1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_O1[3]_i_2_n_0\
    );
\result_DDR_O1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_O1[3]_i_3_n_0\
    );
\result_DDR_O1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[4]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[4]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_O1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_O1[4]_i_2_n_0\
    );
\result_DDR_O1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_O1[4]_i_3_n_0\
    );
\result_DDR_O1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[5]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[5]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_O1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_O1[5]_i_2_n_0\
    );
\result_DDR_O1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_O1[5]_i_3_n_0\
    );
\result_DDR_O1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[6]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[6]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_O1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_O1[6]_i_2_n_0\
    );
\result_DDR_O1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_O1[6]_i_3_n_0\
    );
\result_DDR_O1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[7]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[7]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_O1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_O1[7]_i_2_n_0\
    );
\result_DDR_O1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_O1[7]_i_3_n_0\
    );
\result_DDR_O1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[8]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[8]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_O1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_O1[8]_i_2_n_0\
    );
\result_DDR_O1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_O1[8]_i_3_n_0\
    );
\result_DDR_O1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[9]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[9]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_O1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_O1[9]_i_2_n_0\
    );
\result_DDR_O1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_O1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_B1_reg[15]\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  signal \result_DDR_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[0]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[0]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_B1[0]_i_2_n_0\
    );
\result_DDR_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_B1[0]_i_3_n_0\
    );
\result_DDR_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[10]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[10]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_B1[10]_i_2_n_0\
    );
\result_DDR_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_B1[10]_i_3_n_0\
    );
\result_DDR_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[11]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[11]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_B1[11]_i_2_n_0\
    );
\result_DDR_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_B1[11]_i_3_n_0\
    );
\result_DDR_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[12]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[12]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_B1[12]_i_2_n_0\
    );
\result_DDR_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_B1[12]_i_3_n_0\
    );
\result_DDR_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[13]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[13]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_B1[13]_i_2_n_0\
    );
\result_DDR_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_B1[13]_i_3_n_0\
    );
\result_DDR_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[14]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[14]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_B1[14]_i_2_n_0\
    );
\result_DDR_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_B1[14]_i_3_n_0\
    );
\result_DDR_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[15]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[15]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_B1[15]_i_2_n_0\
    );
\result_DDR_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_B1[15]_i_3_n_0\
    );
\result_DDR_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_B1[15]_i_4_n_0\
    );
\result_DDR_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[1]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[1]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_B1[1]_i_2_n_0\
    );
\result_DDR_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_B1[1]_i_3_n_0\
    );
\result_DDR_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[2]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[2]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_B1[2]_i_2_n_0\
    );
\result_DDR_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_B1[2]_i_3_n_0\
    );
\result_DDR_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[3]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[3]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_B1[3]_i_2_n_0\
    );
\result_DDR_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_B1[3]_i_3_n_0\
    );
\result_DDR_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[4]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[4]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_B1[4]_i_2_n_0\
    );
\result_DDR_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_B1[4]_i_3_n_0\
    );
\result_DDR_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[5]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[5]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_B1[5]_i_2_n_0\
    );
\result_DDR_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_B1[5]_i_3_n_0\
    );
\result_DDR_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[6]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[6]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_B1[6]_i_2_n_0\
    );
\result_DDR_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_B1[6]_i_3_n_0\
    );
\result_DDR_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[7]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[7]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_B1[7]_i_2_n_0\
    );
\result_DDR_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_B1[7]_i_3_n_0\
    );
\result_DDR_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[8]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[8]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_B1[8]_i_2_n_0\
    );
\result_DDR_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_B1[8]_i_3_n_0\
    );
\result_DDR_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[9]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[9]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_B1[9]_i_2_n_0\
    );
\result_DDR_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_O2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_O2_reg[15]\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  signal \result_DDR_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_O2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[0]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[0]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_O2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_O2[0]_i_2_n_0\
    );
\result_DDR_O2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_O2[0]_i_3_n_0\
    );
\result_DDR_O2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[10]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[10]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_O2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_O2[10]_i_2_n_0\
    );
\result_DDR_O2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_O2[10]_i_3_n_0\
    );
\result_DDR_O2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[11]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[11]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_O2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_O2[11]_i_2_n_0\
    );
\result_DDR_O2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_O2[11]_i_3_n_0\
    );
\result_DDR_O2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[12]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[12]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_O2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_O2[12]_i_2_n_0\
    );
\result_DDR_O2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_O2[12]_i_3_n_0\
    );
\result_DDR_O2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[13]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[13]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_O2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_O2[13]_i_2_n_0\
    );
\result_DDR_O2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_O2[13]_i_3_n_0\
    );
\result_DDR_O2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[14]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[14]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_O2[14]_i_2_n_0\
    );
\result_DDR_O2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_O2[14]_i_3_n_0\
    );
\result_DDR_O2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[15]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[15]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_O2[15]_i_2_n_0\
    );
\result_DDR_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_O2[15]_i_3_n_0\
    );
\result_DDR_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_O2[15]_i_4_n_0\
    );
\result_DDR_O2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[1]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[1]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_O2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_O2[1]_i_2_n_0\
    );
\result_DDR_O2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_O2[1]_i_3_n_0\
    );
\result_DDR_O2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[2]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[2]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_O2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_O2[2]_i_2_n_0\
    );
\result_DDR_O2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_O2[2]_i_3_n_0\
    );
\result_DDR_O2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[3]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[3]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_O2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_O2[3]_i_2_n_0\
    );
\result_DDR_O2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_O2[3]_i_3_n_0\
    );
\result_DDR_O2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[4]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[4]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_O2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_O2[4]_i_2_n_0\
    );
\result_DDR_O2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_O2[4]_i_3_n_0\
    );
\result_DDR_O2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[5]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[5]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_O2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_O2[5]_i_2_n_0\
    );
\result_DDR_O2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_O2[5]_i_3_n_0\
    );
\result_DDR_O2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[6]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[6]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_O2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_O2[6]_i_2_n_0\
    );
\result_DDR_O2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_O2[6]_i_3_n_0\
    );
\result_DDR_O2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[7]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[7]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_O2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_O2[7]_i_2_n_0\
    );
\result_DDR_O2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_O2[7]_i_3_n_0\
    );
\result_DDR_O2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[8]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[8]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_O2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_O2[8]_i_2_n_0\
    );
\result_DDR_O2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_O2[8]_i_3_n_0\
    );
\result_DDR_O2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[9]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[9]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_O2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_O2[9]_i_2_n_0\
    );
\result_DDR_O2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_O2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_P1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_P1_reg[15]\ : in STD_LOGIC;
    \result_DDR_P1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  signal \result_DDR_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_P1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[0]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[0]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_P1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_P1[0]_i_2_n_0\
    );
\result_DDR_P1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_P1[0]_i_3_n_0\
    );
\result_DDR_P1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[10]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[10]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_P1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_P1[10]_i_2_n_0\
    );
\result_DDR_P1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_P1[10]_i_3_n_0\
    );
\result_DDR_P1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[11]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[11]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_P1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_P1[11]_i_2_n_0\
    );
\result_DDR_P1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_P1[11]_i_3_n_0\
    );
\result_DDR_P1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[12]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[12]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_P1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_P1[12]_i_2_n_0\
    );
\result_DDR_P1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_P1[12]_i_3_n_0\
    );
\result_DDR_P1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[13]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[13]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_P1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_P1[13]_i_2_n_0\
    );
\result_DDR_P1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_P1[13]_i_3_n_0\
    );
\result_DDR_P1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[14]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[14]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_P1[14]_i_2_n_0\
    );
\result_DDR_P1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_P1[14]_i_3_n_0\
    );
\result_DDR_P1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[15]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[15]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_P1[15]_i_2_n_0\
    );
\result_DDR_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_P1[15]_i_3_n_0\
    );
\result_DDR_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_P1[15]_i_4_n_0\
    );
\result_DDR_P1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[1]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[1]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_P1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_P1[1]_i_2_n_0\
    );
\result_DDR_P1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_P1[1]_i_3_n_0\
    );
\result_DDR_P1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[2]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[2]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_P1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_P1[2]_i_2_n_0\
    );
\result_DDR_P1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_P1[2]_i_3_n_0\
    );
\result_DDR_P1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[3]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[3]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_P1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_P1[3]_i_2_n_0\
    );
\result_DDR_P1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_P1[3]_i_3_n_0\
    );
\result_DDR_P1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[4]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[4]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_P1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_P1[4]_i_2_n_0\
    );
\result_DDR_P1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_P1[4]_i_3_n_0\
    );
\result_DDR_P1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[5]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[5]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_P1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_P1[5]_i_2_n_0\
    );
\result_DDR_P1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_P1[5]_i_3_n_0\
    );
\result_DDR_P1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[6]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[6]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_P1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_P1[6]_i_2_n_0\
    );
\result_DDR_P1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_P1[6]_i_3_n_0\
    );
\result_DDR_P1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[7]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[7]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_P1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_P1[7]_i_2_n_0\
    );
\result_DDR_P1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_P1[7]_i_3_n_0\
    );
\result_DDR_P1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[8]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[8]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_P1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_P1[8]_i_2_n_0\
    );
\result_DDR_P1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_P1[8]_i_3_n_0\
    );
\result_DDR_P1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[9]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[9]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_P1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_P1[9]_i_2_n_0\
    );
\result_DDR_P1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_P1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_P2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_P2_reg[15]\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  signal \result_DDR_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_P2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[0]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[0]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_P2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_P2[0]_i_2_n_0\
    );
\result_DDR_P2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_P2[0]_i_3_n_0\
    );
\result_DDR_P2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[10]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[10]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_P2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_P2[10]_i_2_n_0\
    );
\result_DDR_P2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_P2[10]_i_3_n_0\
    );
\result_DDR_P2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[11]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[11]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_P2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_P2[11]_i_2_n_0\
    );
\result_DDR_P2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_P2[11]_i_3_n_0\
    );
\result_DDR_P2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[12]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[12]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_P2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_P2[12]_i_2_n_0\
    );
\result_DDR_P2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_P2[12]_i_3_n_0\
    );
\result_DDR_P2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[13]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[13]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_P2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_P2[13]_i_2_n_0\
    );
\result_DDR_P2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_P2[13]_i_3_n_0\
    );
\result_DDR_P2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[14]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[14]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_P2[14]_i_2_n_0\
    );
\result_DDR_P2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_P2[14]_i_3_n_0\
    );
\result_DDR_P2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[15]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[15]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_P2[15]_i_2_n_0\
    );
\result_DDR_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_P2[15]_i_3_n_0\
    );
\result_DDR_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_P2[15]_i_4_n_0\
    );
\result_DDR_P2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[1]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[1]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_P2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_P2[1]_i_2_n_0\
    );
\result_DDR_P2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_P2[1]_i_3_n_0\
    );
\result_DDR_P2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[2]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[2]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_P2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_P2[2]_i_2_n_0\
    );
\result_DDR_P2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_P2[2]_i_3_n_0\
    );
\result_DDR_P2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[3]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[3]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_P2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_P2[3]_i_2_n_0\
    );
\result_DDR_P2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_P2[3]_i_3_n_0\
    );
\result_DDR_P2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[4]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[4]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_P2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_P2[4]_i_2_n_0\
    );
\result_DDR_P2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_P2[4]_i_3_n_0\
    );
\result_DDR_P2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[5]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[5]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_P2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_P2[5]_i_2_n_0\
    );
\result_DDR_P2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_P2[5]_i_3_n_0\
    );
\result_DDR_P2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[6]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[6]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_P2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_P2[6]_i_2_n_0\
    );
\result_DDR_P2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_P2[6]_i_3_n_0\
    );
\result_DDR_P2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[7]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[7]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_P2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_P2[7]_i_2_n_0\
    );
\result_DDR_P2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_P2[7]_i_3_n_0\
    );
\result_DDR_P2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[8]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[8]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_P2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_P2[8]_i_2_n_0\
    );
\result_DDR_P2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_P2[8]_i_3_n_0\
    );
\result_DDR_P2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[9]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[9]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_P2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_P2[9]_i_2_n_0\
    );
\result_DDR_P2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_P2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_B2_reg[15]\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  signal \result_DDR_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[0]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[0]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_B2[0]_i_2_n_0\
    );
\result_DDR_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_B2[0]_i_3_n_0\
    );
\result_DDR_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[10]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[10]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_B2[10]_i_2_n_0\
    );
\result_DDR_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_B2[10]_i_3_n_0\
    );
\result_DDR_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[11]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[11]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_B2[11]_i_2_n_0\
    );
\result_DDR_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_B2[11]_i_3_n_0\
    );
\result_DDR_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[12]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[12]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_B2[12]_i_2_n_0\
    );
\result_DDR_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_B2[12]_i_3_n_0\
    );
\result_DDR_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[13]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[13]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_B2[13]_i_2_n_0\
    );
\result_DDR_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_B2[13]_i_3_n_0\
    );
\result_DDR_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[14]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[14]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_B2[14]_i_2_n_0\
    );
\result_DDR_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_B2[14]_i_3_n_0\
    );
\result_DDR_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[15]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[15]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_B2[15]_i_2_n_0\
    );
\result_DDR_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_B2[15]_i_3_n_0\
    );
\result_DDR_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_B2[15]_i_4_n_0\
    );
\result_DDR_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[1]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[1]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_B2[1]_i_2_n_0\
    );
\result_DDR_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_B2[1]_i_3_n_0\
    );
\result_DDR_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[2]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[2]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_B2[2]_i_2_n_0\
    );
\result_DDR_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_B2[2]_i_3_n_0\
    );
\result_DDR_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[3]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[3]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_B2[3]_i_2_n_0\
    );
\result_DDR_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_B2[3]_i_3_n_0\
    );
\result_DDR_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[4]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[4]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_B2[4]_i_2_n_0\
    );
\result_DDR_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_B2[4]_i_3_n_0\
    );
\result_DDR_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[5]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[5]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_B2[5]_i_2_n_0\
    );
\result_DDR_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_B2[5]_i_3_n_0\
    );
\result_DDR_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[6]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[6]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_B2[6]_i_2_n_0\
    );
\result_DDR_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_B2[6]_i_3_n_0\
    );
\result_DDR_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[7]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[7]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_B2[7]_i_2_n_0\
    );
\result_DDR_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_B2[7]_i_3_n_0\
    );
\result_DDR_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[8]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[8]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_B2[8]_i_2_n_0\
    );
\result_DDR_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_B2[8]_i_3_n_0\
    );
\result_DDR_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[9]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[9]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_B2[9]_i_2_n_0\
    );
\result_DDR_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_C1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_C1_reg[15]\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  signal \result_DDR_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[0]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[0]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_C1[0]_i_2_n_0\
    );
\result_DDR_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_C1[0]_i_3_n_0\
    );
\result_DDR_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[10]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[10]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_C1[10]_i_2_n_0\
    );
\result_DDR_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_C1[10]_i_3_n_0\
    );
\result_DDR_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[11]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[11]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_C1[11]_i_2_n_0\
    );
\result_DDR_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_C1[11]_i_3_n_0\
    );
\result_DDR_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[12]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[12]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_C1[12]_i_2_n_0\
    );
\result_DDR_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_C1[12]_i_3_n_0\
    );
\result_DDR_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[13]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[13]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_C1[13]_i_2_n_0\
    );
\result_DDR_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_C1[13]_i_3_n_0\
    );
\result_DDR_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[14]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[14]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_C1[14]_i_2_n_0\
    );
\result_DDR_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_C1[14]_i_3_n_0\
    );
\result_DDR_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[15]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[15]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_C1[15]_i_2_n_0\
    );
\result_DDR_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_C1[15]_i_3_n_0\
    );
\result_DDR_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_C1[15]_i_4_n_0\
    );
\result_DDR_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[1]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[1]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_C1[1]_i_2_n_0\
    );
\result_DDR_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_C1[1]_i_3_n_0\
    );
\result_DDR_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[2]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[2]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_C1[2]_i_2_n_0\
    );
\result_DDR_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_C1[2]_i_3_n_0\
    );
\result_DDR_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[3]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[3]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_C1[3]_i_2_n_0\
    );
\result_DDR_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_C1[3]_i_3_n_0\
    );
\result_DDR_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[4]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[4]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_C1[4]_i_2_n_0\
    );
\result_DDR_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_C1[4]_i_3_n_0\
    );
\result_DDR_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[5]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[5]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_C1[5]_i_2_n_0\
    );
\result_DDR_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_C1[5]_i_3_n_0\
    );
\result_DDR_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[6]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[6]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_C1[6]_i_2_n_0\
    );
\result_DDR_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_C1[6]_i_3_n_0\
    );
\result_DDR_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[7]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[7]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_C1[7]_i_2_n_0\
    );
\result_DDR_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_C1[7]_i_3_n_0\
    );
\result_DDR_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[8]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[8]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_C1[8]_i_2_n_0\
    );
\result_DDR_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_C1[8]_i_3_n_0\
    );
\result_DDR_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[9]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[9]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_C1[9]_i_2_n_0\
    );
\result_DDR_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_C2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_C2_reg[15]\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  signal \result_DDR_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[0]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[0]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_C2[0]_i_2_n_0\
    );
\result_DDR_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_C2[0]_i_3_n_0\
    );
\result_DDR_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[10]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[10]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_C2[10]_i_2_n_0\
    );
\result_DDR_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_C2[10]_i_3_n_0\
    );
\result_DDR_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[11]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[11]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_C2[11]_i_2_n_0\
    );
\result_DDR_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_C2[11]_i_3_n_0\
    );
\result_DDR_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[12]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[12]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_C2[12]_i_2_n_0\
    );
\result_DDR_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_C2[12]_i_3_n_0\
    );
\result_DDR_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[13]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[13]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_C2[13]_i_2_n_0\
    );
\result_DDR_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_C2[13]_i_3_n_0\
    );
\result_DDR_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[14]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[14]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_C2[14]_i_2_n_0\
    );
\result_DDR_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_C2[14]_i_3_n_0\
    );
\result_DDR_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[15]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[15]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_C2[15]_i_2_n_0\
    );
\result_DDR_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_C2[15]_i_3_n_0\
    );
\result_DDR_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_C2[15]_i_4_n_0\
    );
\result_DDR_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[1]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[1]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_C2[1]_i_2_n_0\
    );
\result_DDR_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_C2[1]_i_3_n_0\
    );
\result_DDR_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[2]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[2]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_C2[2]_i_2_n_0\
    );
\result_DDR_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_C2[2]_i_3_n_0\
    );
\result_DDR_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[3]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[3]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_C2[3]_i_2_n_0\
    );
\result_DDR_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_C2[3]_i_3_n_0\
    );
\result_DDR_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[4]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[4]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_C2[4]_i_2_n_0\
    );
\result_DDR_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_C2[4]_i_3_n_0\
    );
\result_DDR_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[5]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[5]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_C2[5]_i_2_n_0\
    );
\result_DDR_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_C2[5]_i_3_n_0\
    );
\result_DDR_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[6]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[6]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_C2[6]_i_2_n_0\
    );
\result_DDR_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_C2[6]_i_3_n_0\
    );
\result_DDR_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[7]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[7]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_C2[7]_i_2_n_0\
    );
\result_DDR_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_C2[7]_i_3_n_0\
    );
\result_DDR_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[8]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[8]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_C2[8]_i_2_n_0\
    );
\result_DDR_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_C2[8]_i_3_n_0\
    );
\result_DDR_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[9]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[9]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_C2[9]_i_2_n_0\
    );
\result_DDR_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_D1_reg[15]\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  signal \result_DDR_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[0]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[0]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_D1[0]_i_2_n_0\
    );
\result_DDR_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_D1[0]_i_3_n_0\
    );
\result_DDR_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[10]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[10]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_D1[10]_i_2_n_0\
    );
\result_DDR_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_D1[10]_i_3_n_0\
    );
\result_DDR_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[11]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[11]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_D1[11]_i_2_n_0\
    );
\result_DDR_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_D1[11]_i_3_n_0\
    );
\result_DDR_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[12]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[12]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_D1[12]_i_2_n_0\
    );
\result_DDR_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_D1[12]_i_3_n_0\
    );
\result_DDR_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[13]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[13]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_D1[13]_i_2_n_0\
    );
\result_DDR_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_D1[13]_i_3_n_0\
    );
\result_DDR_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[14]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[14]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_D1[14]_i_2_n_0\
    );
\result_DDR_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_D1[14]_i_3_n_0\
    );
\result_DDR_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[15]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[15]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_D1[15]_i_2_n_0\
    );
\result_DDR_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_D1[15]_i_3_n_0\
    );
\result_DDR_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_D1[15]_i_4_n_0\
    );
\result_DDR_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[1]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[1]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_D1[1]_i_2_n_0\
    );
\result_DDR_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_D1[1]_i_3_n_0\
    );
\result_DDR_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[2]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[2]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_D1[2]_i_2_n_0\
    );
\result_DDR_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_D1[2]_i_3_n_0\
    );
\result_DDR_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[3]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[3]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_D1[3]_i_2_n_0\
    );
\result_DDR_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_D1[3]_i_3_n_0\
    );
\result_DDR_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[4]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[4]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_D1[4]_i_2_n_0\
    );
\result_DDR_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_D1[4]_i_3_n_0\
    );
\result_DDR_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[5]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[5]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_D1[5]_i_2_n_0\
    );
\result_DDR_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_D1[5]_i_3_n_0\
    );
\result_DDR_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[6]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[6]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_D1[6]_i_2_n_0\
    );
\result_DDR_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_D1[6]_i_3_n_0\
    );
\result_DDR_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[7]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[7]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_D1[7]_i_2_n_0\
    );
\result_DDR_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_D1[7]_i_3_n_0\
    );
\result_DDR_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[8]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[8]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_D1[8]_i_2_n_0\
    );
\result_DDR_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_D1[8]_i_3_n_0\
    );
\result_DDR_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[9]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[9]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_D1[9]_i_2_n_0\
    );
\result_DDR_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_D2_reg[15]\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  signal \result_DDR_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[0]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[0]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_D2[0]_i_2_n_0\
    );
\result_DDR_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_D2[0]_i_3_n_0\
    );
\result_DDR_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[10]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[10]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_D2[10]_i_2_n_0\
    );
\result_DDR_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_D2[10]_i_3_n_0\
    );
\result_DDR_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[11]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[11]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_D2[11]_i_2_n_0\
    );
\result_DDR_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_D2[11]_i_3_n_0\
    );
\result_DDR_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[12]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[12]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_D2[12]_i_2_n_0\
    );
\result_DDR_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_D2[12]_i_3_n_0\
    );
\result_DDR_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[13]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[13]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_D2[13]_i_2_n_0\
    );
\result_DDR_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_D2[13]_i_3_n_0\
    );
\result_DDR_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[14]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[14]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_D2[14]_i_2_n_0\
    );
\result_DDR_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_D2[14]_i_3_n_0\
    );
\result_DDR_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[15]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[15]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_D2[15]_i_2_n_0\
    );
\result_DDR_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_D2[15]_i_3_n_0\
    );
\result_DDR_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_D2[15]_i_4_n_0\
    );
\result_DDR_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[1]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[1]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_D2[1]_i_2_n_0\
    );
\result_DDR_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_D2[1]_i_3_n_0\
    );
\result_DDR_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[2]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[2]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_D2[2]_i_2_n_0\
    );
\result_DDR_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_D2[2]_i_3_n_0\
    );
\result_DDR_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[3]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[3]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_D2[3]_i_2_n_0\
    );
\result_DDR_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_D2[3]_i_3_n_0\
    );
\result_DDR_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[4]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[4]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_D2[4]_i_2_n_0\
    );
\result_DDR_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_D2[4]_i_3_n_0\
    );
\result_DDR_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[5]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[5]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_D2[5]_i_2_n_0\
    );
\result_DDR_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_D2[5]_i_3_n_0\
    );
\result_DDR_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[6]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[6]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_D2[6]_i_2_n_0\
    );
\result_DDR_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_D2[6]_i_3_n_0\
    );
\result_DDR_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[7]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[7]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_D2[7]_i_2_n_0\
    );
\result_DDR_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_D2[7]_i_3_n_0\
    );
\result_DDR_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[8]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[8]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_D2[8]_i_2_n_0\
    );
\result_DDR_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_D2[8]_i_3_n_0\
    );
\result_DDR_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[9]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[9]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_D2[9]_i_2_n_0\
    );
\result_DDR_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_E1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_E1_reg[15]\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  signal \result_DDR_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[0]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[0]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_E1[0]_i_2_n_0\
    );
\result_DDR_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_E1[0]_i_3_n_0\
    );
\result_DDR_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[10]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[10]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_E1[10]_i_2_n_0\
    );
\result_DDR_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_E1[10]_i_3_n_0\
    );
\result_DDR_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[11]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[11]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_E1[11]_i_2_n_0\
    );
\result_DDR_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_E1[11]_i_3_n_0\
    );
\result_DDR_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[12]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[12]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_E1[12]_i_2_n_0\
    );
\result_DDR_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_E1[12]_i_3_n_0\
    );
\result_DDR_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[13]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[13]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_E1[13]_i_2_n_0\
    );
\result_DDR_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_E1[13]_i_3_n_0\
    );
\result_DDR_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[14]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[14]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_E1[14]_i_2_n_0\
    );
\result_DDR_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_E1[14]_i_3_n_0\
    );
\result_DDR_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[15]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[15]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_E1[15]_i_2_n_0\
    );
\result_DDR_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_E1[15]_i_3_n_0\
    );
\result_DDR_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_E1[15]_i_4_n_0\
    );
\result_DDR_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[1]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[1]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_E1[1]_i_2_n_0\
    );
\result_DDR_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_E1[1]_i_3_n_0\
    );
\result_DDR_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[2]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[2]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_E1[2]_i_2_n_0\
    );
\result_DDR_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_E1[2]_i_3_n_0\
    );
\result_DDR_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[3]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[3]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_E1[3]_i_2_n_0\
    );
\result_DDR_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_E1[3]_i_3_n_0\
    );
\result_DDR_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[4]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[4]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_E1[4]_i_2_n_0\
    );
\result_DDR_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_E1[4]_i_3_n_0\
    );
\result_DDR_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[5]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[5]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_E1[5]_i_2_n_0\
    );
\result_DDR_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_E1[5]_i_3_n_0\
    );
\result_DDR_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[6]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[6]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_E1[6]_i_2_n_0\
    );
\result_DDR_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_E1[6]_i_3_n_0\
    );
\result_DDR_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[7]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[7]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_E1[7]_i_2_n_0\
    );
\result_DDR_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_E1[7]_i_3_n_0\
    );
\result_DDR_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[8]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[8]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_E1[8]_i_2_n_0\
    );
\result_DDR_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_E1[8]_i_3_n_0\
    );
\result_DDR_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[9]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[9]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_E1[9]_i_2_n_0\
    );
\result_DDR_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "SINGLE";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_single;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30416)
`protect data_block
v+pl9lQG/L/Q60Bmq8zRB8Y6Op8etOd4y+VyFjrhki+GAp49MWlVrvxpCF4h41EvID19TIv+4w70
3L3bZJfingmVegm23ATF/aCRZZA1Z6wJwv11T3y/jKxA6bxhjnQQ30QYWA8LZGA4Gk5Fn89jrl7a
MqqiUerOZh3n8qDHoohd7Le9z0mNesZA+wlkUnrNPh5TfE8q0749vi2PFT9RX8YQEOKNxCRuSOcp
00o++IG8m5eJV6tBXWZVfc/i8ofSuW0eilbWVBGrg6N1V31BlvZEQrSxGaM2f/M3+udtFPMt3nhx
fRWqVj27e8K9A3jleqD5ARCkvW0VH4MuxSz8v6sfvqpoc20YpzJTuCY+zHJZo6pg1okzpSoi5qg1
KhjTJTo0C9XQfTE48EQ55vsz2HK8pPgEyFUXI8FfgUwSlM7JxURo8mma96ptoKt3+8QaXuFlENT1
uueUrniXDH5rgPiv1kwZnqsUEM/wdwWgmr60rYMVLugB6+Q9SC+OGB7BBuWM2lINSRP7CmM8d8Wz
YhjsLXDjD11jTxq/XG7XuSUiFnToYFYYatHqgZC9nxIJAUkDKNWp/NudXGQAlmLSkjuL/cU7Oh4Z
6QYoMIGSmzA3Ioenr3nYsn36+dXlSssmVaPSAeMT/5n/IlmL7bKUdFeTETcKxzV4qTTjbjkMiYKe
1tZ40WMDFGDejl20nRAWV5wOIr+X/3M0lEh7BeV/hMBIRz54dfe7udw2DDeAujkLgccc1lw8caxt
g4jI3RfspIPcpG9I/F2UIX2Isw0XzoBdICkf0dm6TOrCmd6hGgzUxadgHy//iFYIafrVF/MH2Qla
x7SincVCnndznsGWxdJw2TJgIGOBvYGWm66u/mPr1xCEqsCfFtAj/l6zeJXRsPALFxtCFfzOgg/j
0RJ5WQ/YneS4jSuLFmqp0yM0OQ7pZhmnfnFHDnp1SM9RdLwr7jaaHOHxr+4cxN6MQEfIJbEjsb4r
DVeXi3tCOqgHY5+/cafgO1j3Y+OzfBnadzpERmeHnok3cdFGhNChgbfDUqDQDBgzISEUUN7ptwQZ
guF77Hs6LM6rDykm4DcfQuaoqdJbmzKyfbYmmSOXz8pT8owGiGZrYMVx/DBGH9+EVhwCdzJ/ZIYB
80VF68YRE7qvHX26Ze6MiWG5VEt6XBsxPmJ9O4BlB4GbPPM6UKAXUvNOGF0j+UVPlsQ3fGzQyxGf
q78uexDPe9Y7e6w3iFDdNvpGMa59Nx260Xt5r3+r/d065wO5LtyXcSImriqTnXcHJBfz5BAUsZOU
V0+UqrNrZ7iJdQNzacTE7Au1Ud3UoJxhvmM7OX3jUDb+gwuwwEThS28Nnj/zGivLrJoGF0+rMvcC
v8/iNYJkD0e0b4damKZrOLK20pLVRBbv+81ttj2s6SnA4A/UGtIdOg7Vv3CAovN15J8AYWgaC6LA
9tx0pMhr/6bZxyh9avRPPuSCoa0x9KZGRq6Nl5jxoSJAS6J8nfQejBVrkNb7fhYASH6iE3+6HryZ
0lFkP/ARfZC0Uu3yjrxlfGF41MSUX0KIGICMSdS5LXHGGvirDvLXR5JAX+rJzC93BZDCH4ilZrnj
6MyNn0mr5hHOegY8F7sn8LuOVwf6ZBAjHE+k5sTeCXEHstUZRDM3W4PnYl0HcmCizDlEJwc4sBeX
sd0G5vb8LXA7JtbjBh1R+WHqSGRYZiku2HI2CKvJMcrSeICdiMqSXoRvl2EMCmQKYVfphnH8Q/Ty
LGc3vZsnTeXysQXpIJ17sOVnNxz1Xqzb0zghJocrI0cI6/+fEtrKxXd2fTfqT/8BB3otMy76zyiC
jhwWAyhibUz2doEpxAlaLomCv3Fr4LTyu/+e0jSdsH6pl462491UNzkYKlUTbNjtEHHKtk7vfqq1
tgaeKx5qH2fr+oURh/MiOMqDDKlkxGM1x7/dhA4U/3DJ5YBe6KaEdHIuh+7nEtMPszrck0ov8L41
PuzGohwQqFrXaosJeErES++WNTpg64ZQNGK/SgL+RKmaz5paoMVBukirid/b9fnJmMEsHKuDrHSA
L0cQB/XG6I9R8qgX6vw+Rd8IuZMHwvEyxkaAGYwea+MKt4rek5K1IOw0cUjQiSwjiPQgsgSS53dx
I16fYjRQNlBmbslY7lKOLBwW4GNDPqMb3+nCKtaCxIs5K5S/c0rvXZ6Wu2MdH/nQvI2M4J7QH++F
LJrWKzpqLhWkoDS0DKGNIczkz5z12RgsMCz2wYlVI3f+LIJVz0utINhuSwJw2RNJjkYMzGRx0QSw
Tmx64azfyCZXsWFf5VIstXZLDzZYngXO9bFmRTrhriWGWkZHaCjmj89WPAcEXMQSwppnUm9p7q7E
vycGTnQZm7wpSpO4pamehq4HluRePX+BXH7eV8RR2n/wc72zyXv7Wp0XSfbzCWmuJ6YpS77B5ETJ
IPtlWT3xOlcx5HtqQ2gjRPl4xb0m0FOLMeiAxwZ+of8rKYVNdjbZGpFj1Ad1xmRlYqMBfDNINFLq
iiWHNXcMn6Lcpg4f2ydUtgZf8AhS3Y5sZu2ukLv97FPSIe6kLqfZu92UxwoHCgoilDr4+cxTNSIB
Te9ogOgjoGQgGMKiqqnvUXatCl3aU4gem579HhH3N5DwD01czx4DgtXdEksjSHxOOZYoZ2L1M5La
5MSkgU4ZUfgo7Q/sXJ9LomFKTtxh1V8ZJTvvEfbJoFBTeDjfWjMGQOrjVNGWnusoFSJNrwN3csco
4moCPcch8TGWmPW5rfbIuEKSFxdiOhWgCS2pdiOz87xCuaWJRJ3ldQ1Ol76ZT5nDP1EfHUMg0oUe
e3KgnJmCr2Ul5feYOY7PLkrJaT6bxKnrb7PXiJqV8t/wWIx/36NNK4dzR4k3KcYCZOopCjCMbEn9
TC6oytv4S1E6cKR+JYLNptdTwNiGU35bU36ZbnjPGDDDsP4Xm8WIWAysfgxm+8xLezF/hi5ie9DI
P9EQGR+gdDhWkwW+2H3Iaa248RUEgDIUjeHWOGeMiHFrRy2Pd0nFibHv2RsduC6lVjGiJnNBygAy
ov29ZnmYWY1AhGVsvELKCivHbSsMEgzFjN/EFjltpb0spkTZkcMbJfT4FsYj44XyyV1kqsyOCz5r
o4yl4IgvxOIC6uNSqUkaTy0RM+bLQkWM8qgkoCxAEy/FsxY9G/x8wagV6zuFXkTRQMF65sr+lvdv
qEsFzVKhh5X1dv1aBJLQ9QRK/N8uZ9BJENWuDMyo2ogjjmxAHlRkHQ/4nMkWfMasqW/IyJqYL6mA
dd9GTb3VHXGaOc8pFMuqUuETlU+o2i53vxKR7cfFaro7bjOAmMLvh5iRxRB48pnQhdNfqjFXoWYv
mz1CuEhz2yfrztHlHdSD1ZWNQc0eqENsFNN7E0ne5Y3+es5GasYdTd9P3B9eKVA4mAb4CQX81Q+x
+g5C9KCluMg05nxv2fqpeSRcx6N9wxcRwGhxh4KnuheaXM7kyDQ27ep4ZF8OpbDD3KC1GMrreny5
Vl+u0I6bkayyAEu/jWGNsOCbSwwN8cG1GBoAR5WrxDxRWgtkBV7sYOVbavmhfEebZcnMhKqdOEg/
KvbbN0hqvr3LdEInI2FFOstXwVryFB1VILFJxnJ6y85HdXjasPbJAvLStyvmCQ7cpf5SAzHtoJDL
/4YEVcAiA3j0sNTs0YRN/L/kBPPJkOydYkPgLQZsa0psCK/ZnrLQvmj92Wr1lTOpjxLTxC42wzdQ
jH6gm1d7QLX+/IOOOJyQ/vmBl5k9V+x2tpm96iAv3DusskafPWSxsO212AxtpRqgUWbNLu/RpP/T
v1QTM73TtdoNRNRbuMKjcvQr6Aes52pOkFqe9Hj3/+QS2rGbKU01PH7jHZ12zpqNKDfHdQjEeT7o
g6td2aPZy1qz1uPKuiCGTQt5Q9Vo+AQznPPpbv6buG141VziVhhUigb4ae701QHm20mcpqbxshGK
EPxZsBw9FgDpxlDhbftzamO/x35Pirrkmm4OKlk7eZaJRHwNJ0HIIUYdx7miafH9aeupP7G36Ic1
ISyJfmycDWppvk5yw3nJjxT09D+3lQrF9S8XPCl0F17wGW+WFJMcSTDyt4FpJioUc0YXQmJzFgk5
4pAB/SeoZL/6EVmBernHd02nEuKEAjD3+7sEUAQCVPmx8NPRdxfxJb4dfBVdRBioKftXLbm0hJ7H
2klVwobZfSNL6iZv1P8Z0mS4NNiPztn05smd8V7iIhxr4bJ2MeRDwLxsJ0FV1noaIjvU+b3W01sH
DvR3jPkySwbx9/9u7etsXdrM8Gxpk21vAeTlZCGwg6Wnl+5LS8SoKAXDuUpedEOpE1ThqvYmhwP9
Pi8f9pnvn6NX1qv5Y4GDA4/oXxhJooqVDwjBRbqvosBEl2ZMCjhwbrTFT00qjuLrzkwlhnlyw2qk
Woxeqz18wmaUd4OTFE0caQ3Ct/K0H1QcojE68OxZ+arcqaGHXER1Yrvgel8C1WxOId/I9aIiWoPw
tH/IFb1CBWPOn88V/hEX4MNblrRxQx/cantEts4Ykr8EaThDz6ZoRFMdzH47ooPgP4hOCVM7XUFO
uPLFAQbAWWJXjsQcrt0/SwXvgExzdkpiw+UlUBAbwjNqkd8z45uOnizolkJRRxJU11wVL2RPQ1k3
uqun/NEVCdgussfKUDZyfV+S4thUgm/AwOqAkniuBl8EgeTit89JHJ9TKq7T922DJrB7CQDX8J/q
/euL+muMCgVuiJpLz7mQpQgq4RPqJVxwE+krwfiLco+35gR1qCg2yv3CjkSSLbJ3TGbZs/u2sqT9
UOziaJKyRGurY120NQ9LNR5e2Th2YdV92uh0Tt2QWtw9cKlGMBO7Ieq9EW8cbUOyf5mlhcBV10n5
uUmGlvsVkxgYnT6+f0Lrtd9VpQfFXQw6Gkjzf9EX6NhjPO1SxsCMWdSqdguJqPJfrHKditNyLu1B
IgVznu7svD6erHFfcBZndC0I0icdy92JpyIZeXmGYdVII6wcGifbyBExw2bvR3BBGS1/k8LHLR0h
wF5VP0ux2+1zgQvD22zr9DDJg71etUE72ECTrwjRgp6y46PvSh9LVLzmjs+snwn0Xe0HFIkUCqvu
bAQI3+VoFJxuoUeFwEPYTYuGyz7NFVrNu+j3dAOQwZZQP0iKuLBA0dJ3nlVFOGteyDXPMcnyYCoy
VdDLpEnAMPhhecdCkb6ilDjVYKe1w31/6mnY0ohXnw0moRCzp5/9Npqb7JEqRNopmJwm0UUiqbW9
Pc/A4Fz0GlUYWjDhlIZFDjiJ8icVt/uKia1vxpC7Xx0xvBLx5YdVBxHHHQ8AQuPO0eRjlpUVsA/5
AoNu1yF4xptvff/gW78m87bU057LIe1L+z3Px4SoLO8wfR8VXmFbTkvIgdDIpDWx13eKhGqyAzu+
uJ7Zdasb8pSTNd7uNRrMibWKXXag7H8KVxFfrdwEgBKqYS8b9zen74Y384qwUs4XnmWVgntxekdY
keiOcG2CIpF9KVoJ39rfIeSCFV/1+H5hkkyiYVOtRiBhjrzghWHr903WfmMjBGcth4q5kSoRo9iB
RLBUzB7oSb7jooWk2nL1zGuxS69NTsKjb7MsRiH7n/S45Fhfzd3EpbweGZjR4dJNHAjSnw+utZDN
rcVKs9HulfnMF4b7tnguiQNmztY9xoUhXAGANGhXBL5GmVeYu8UqMbMY2ulr/qbiD2iZNFbOX1zp
Ke2SKSTlxSMwY+LvLs/7z9bvRBjlshNDPnXZqlEygNydE8qzfWHwzPq4CudQ7IT9hShrxvm+CYAz
zaUG0febxAyVTRQWUL7mpduZyzNjGzyD8RFA7L2Mv6aXQmVzjV5sD/ht7sTkvoWI0tiRCz8L0fSe
LHQFP1oVRwBxSKvmFyrdqoMI8cocNsCcqZMPw+YmlICjhcfWGD5j296FK3zP3PMkz/G+JcjDTXdU
Fhktjxxe/+v7oI2joWETqkFOyx/9+pDIK6SyMurta0opd3J0JBG3yjrP8xi4Lt1XdzzlGNHHOf6M
Ly5VL7R1RbMcGCNvsKtf6IRFf5/Emt//xHOfM4JWCIOS8OQKuEMaRwoQvhTWPTjUpT2qAmt3Ua1N
eyZWD9zTtftAW0CTeXx2DKaAohhi9kTuJGuyTLbIrOOzWhTRuCUUNszJbKVkOnk1KhDBDx7OVM+d
7mibtNEklWBWur4kE9qJJQaj95dhXxEZVN16e46zJSQt+MZHQLx/jUHYTbICAveHgiokv9LOjfaX
dlpnPOzlZkszzUAGAgOMa+V4EOoJ86N82yViIxFO8+z6J0YqcpAVuLEiQMwk/rLmo3rxFLbzelH+
yzDevR+bLgMup2RBi2BoMFoQY648GCTESyaTsxLJiG+4BFUvs8/4pWaiiMFibkRbDi2MUPOvxy/w
wgfVFG3ni4uFNeBLe4IzzS2+Lf4xZScETIiNxZvk/qS5T0/4tuWL/NkLGax7THqgvRccZPRKAHXb
GvRQpNShFssCEcGH7/cKv/0Jy/aNGQmBS8iNibaH+40NevUITAmFrsZwnjupyYdWDHfiz++bBEUl
fvQH5a64UrP/kQpHlmsMGVRi6MOb87Tme92vcJqESgXu3wqHUV9IZXm34F+U8UXZVTEnkrBlfcu6
ao/Ek9Hea/peZo+YY2gm9Vxk8MrhAW3I3x9iSy3qD5Htf7l2+P4Gw5cEWpG8D4dcY5tIQZqL0xFK
6I6m2r19wPxD3iQiHzjHHQ+g6n+1ugegQKBtNZzKROoWjwK1LJ29pdBkY9B62a2+O21FrPBb5SRD
gbZE9sAv6Hzz5jHqrBxD+Jbjhma0l1gi9uEo+aSvUFcKJIi3w1gqZQdfWgh3TLlQHII4q1u/RiPJ
h39vOgClM9EH0mVa4TXjF8BWVsk8o8U2dX5ICqU56GsY+R3yJ8qIfmtHEBFNdZvY3E/7kUauKM0N
mG8/5UQ5Ia+HbK8VlOVBdabu9aK9SvIgRK3W+2BFFmABK6Uz8Xopk11ERmSk8jLEV5M3LlNaXUHQ
ub6xn9K/a4EAF+9sUrW5KorfYE4QORkvmMoAx8Vle4KydxHk3EyOiYUJVQYjuD++hOFZ8Y6AeifJ
hIsDrWGNUD5SW2N+2wdt1L5wlasqiT0aks89mitHfn9/K1fM/j8fE5q7SWpvYZnLpr4qgM81Z67m
0H5Yn+Pj4ftK/SMnFR9yrwk1YA26BnFsOxtnbnA0VV7cNlQJKobk9qpJR+OeGl7TRi0gdsc8ba7e
mxuZFNvfepeZZtaPRb7UAfcS6bemY/CBFYL21DgLwC6iCrwV3sdD3RlhFmxTmmhNbK/SbKcWHDnV
7iHv7/isDNxvSphVtXPQq4+g180vN/aa7v1VPpMZ3qN53CA+ycYvVxd5YXbyv7UnvHd/LPeb7Y1R
r/7ovooJZE2WTPj3DtmnnNrGZKtllS3pYBfsWjQc4/O2TtrZHFovpVEzktlFhqccQ1ZDDyhtaRGQ
L+lX2LigWZkVHC2rZ6hcDaZ9TZECkUvPTdL9jruu5ZNAhOYLbcZw4OGaXrmXK0pP4niKVq92uj/s
hkPIqu7j8D99GYHGLeEy9hl85IFqKQ74YPV7Le73twk83OhBsbC86I3iqmBag4VaFF4HVgMnH8OK
+undh9anoVyNZ5aJa5NELdJe8U6mkIwvwW1IFeaEKTx4j8uTETacSjxRTogzbX1O9uxYcyP+Etp8
gbPsUigwPxRwYpYjMK6VutRQotGv8DpblUpMnb2h1Rekl60N73bOQct15OPBz2XoSGnwsrUzPXXN
s5sfFQ6d21L4yuTOGQSBmY3Vhx4yNX5wDltkQFhAPrp4ddzC9AV7Jiu31cdgs6PeyRmcw9N2dxFn
D+GibirRCbSHyBfdG3Jq+mWF7B+hvluExPVS2k7hp8be1UoFOmI0gVH9HjkLiy4zAfUdKRPQHYD3
1tB8Q5k9gYz+rjdMBV5+1UWXz/EJ8uwT/ZRjIWYtYx8Id4Kq01gij2uK6Y4JiQ6iOCJLcnbiguTx
Cop3f+nXWwPmMc4tcib7Mfnk1ctGMFDlu8+mF3jgzRqHjv9T0k4UZu0ulFQLc2X4sDw2G6Sml7ks
I4tuUwoxJGie1rsp0NmB9wb/yd7lrpmIg/SZk7RypaOr60i8aO5AdcUv7hV3RMoo/WovQ840xKJq
DUTAKJWVRF8s2irqVREaq8puchCVD1ZIg+qNis9QfjGaEZcD7WNcoVObsNFMfX+udZXrvUHSb6zU
9DKqPCcsRQAEfrxb3Cu7or48LInC5JeXqH+QJeYUxQQ59IYIRjrEhfgAv5yinTMNzUttMJ+UxmeS
ib0CbdH4r3YkiD/rN84BhCWiLquzXSEE0+xdxLA1s73bHIJTP143Kr1BUNhZaJb44JqiVWpCwQUE
NcoK/xHqea7iqbjJPNL6ZYOjJUKxNa4q9JQB91/1vKCUNXqE599BUmcc2Gchaspoa9eguIRBW15N
Fxkq6pGgLww0xQWS++nuWxLzRTgwULN0n3u5169MP9eOTrv2HQwZm7EMAqcDitN7paSniwIQvTz2
6cAzXN+ekXgsAKs3bZRLXgSQrprGSaDUxG4L3mnJfhdsYVrbgSfJgkKHEI6HBCGFbyh+k5xHm7+Q
8NWzbOXryrf0rbz2ZdhWhLGQ+PvXea1UY/dlk0k79jc5H5itUCo9euiCPGkLjBJ8LcmDfrwU/cWb
Upo8erfPgml62Vxhp45PdnxG6aSk0jIA30lQg6rgsTCDg74kpc5pm1jGKlbkrGLmyyWg7viaqew0
zlfTfNP0R0nRRubx92k2e+qA42oEmiEyGVN33BaGs80X/MYXUfOnfqVy+tWv0QpeCtRJ9qUgYA6/
BNt+GGRqmkOnXn7dEutdruyVvebaBPTJYcdBeWYKZ8D7KeaSlaUZAB9AcPzuWqnNkjad1TvPMDq7
RDQSPmV4oUJQDC+uCXYQ3uxuyXyEc83mQo2QlWS0ZQd2hc8qEWtlFHbu6eaTGG5ZUzomETixnuO5
WZZSEm85j+YRSYZvHtxTpgY/Lw6imvJK+22HkBfJ6JGHMDiJvFrrDJPNeWV/o8SmOg+oFBjA7gy1
P3uB5C+tglrbBaLwtr/kqCFeTDPaRQ8kdhX/u+opUwjygZTjNTPGPxwkDqLbm17DKXPSMzbxZb5O
hzgOk3QxK7PDHmSgui/d9YPiHt/d4+8xNTmdCvdtdK0htJEKSQmqSujFULZCcMC0y3sdSHu69OSP
HYkfMCt6SDtk725s59XqYpnz4lf8243W4QBaocAy8/9a0c6obqdxXqarICW2wxfkJgY9JSOqcJwx
xAEgVsygTqQ+eK5xJfwcDUhKdPDOVm0Wp90jDryyhrr2St8SoQm6nJ4BzNvob7u+0YKUF1ttBqaI
4hxfoX7wJv5MI76I2G3XTRgs617odE1/2hjxlgL5hlCb7sJ7Tx28h+tpcBpCaN0BgigVTtQUqe8d
U/hmEB3qwn6ZjB5oV4iSVvlrjRqzGlnhTGUVN3abGIYlPMZHuIUw2WN87viXdEnPfpJ8ArLffBTR
fpoMU8RhbHrItus9OXv3+XDN3klvAFwOFBWUjVT1v5W4yIAiwcGsLTJeIVQyOry3DMY+by1dXVWq
yYQtzSF1ikxLpRKKRVESVnecj6pcMf+0XcK5jxQv7M73aRWdYvyd3aqgIeldKomLtP+L+qiEwZ55
oEQWnkBze0OXwm4cbWESHp48vrA/u1ykWl4Ymzz69worgVm2XlGYzbSjJJ3O6sQi7R0pN85JVS5s
8Z3OXDsPfxWGZaVkTy4QOQaIiRJJQcHuYQCkK7dokJqYWe5e5Q0OwR6LzHP7Kf/Xlb5r8mm1d4cB
VfGQInCd/i6xtmFm8NnPCFZ+Ms2NdZTT2041ZAWCfj9g2/hwHF6t/btEpfwMKsBFkN85FYcUtw+0
Vs+9c4g6AO1fi+0g9bnUiCsWPa03LCeM4rjvlbmb5ZNlg8mYTJgvboJ39zS8cQKYqAyb8wNXvXDz
aYHrXtmqs9OxU/sfMN2CCPbU1hpe0hDwQhlxRq/Cf2zyvh6NDRyD+UjaI/ioKW6FWkM/4Xh2hRd1
ULPwgr4Rc0k4bV8mq1K4whOfmrlpI2RDtF+gVlQLHiB/0myrwdwSNIzLKTQDiOvHrYAqa4L0CWxI
i+edhc4bIrlqp9zSmsiCmxfMWM7l6rmn6OeSGkEZgOCxN/CI3HaxzKdnKuJD+u2vO8rwJL8VFedQ
33FEug7ZEr2lukLIRFfRZ+0yeOcTEGERrMul89pkdwZrXFPMVbrD7YNDs4sTO5jb7iauC7SmN7lm
9YuyqqWFerqOylKXyvICAlU1Hu2OrWdVp6pV/SsOKMm+9zTefe0OOUKrYtN/6NOpbMbbtMPvndZJ
FpWBExfEQils2S5jsd1zsMwfMWvyNXDR3C87fDOhvTV72F5uRTy+r4BT9ni+b/KVojkYCmIhph8X
SJS4LxAJWqpPP4f3Tfl8Lxq/pWYjHQHIw6qRYx/c6MpCDjaC2elm/RpxkGyHQm91ywGWB9qfjIwW
ACOVxgTB9awdBzBC3FgV3PY4Cu93O/L8hO0XzrdiI/XE9i2FbCpI75+ooAOaC0XShJali3nFu+XW
FjEX8WZfx3FYALB/LKI+BovGzWYYLE29+Ek+CvA6YgQTLZ+VjRGweJlAB6R3rJWZangSFOhtH8j5
vmsuWZdwA2kVmRjPJh8GrgzCmc58Aw5NlFsG+BYcZh4aCoNoD+V2P71fu0ynSWD1mRwIfQI5dtBR
D48zVSovtCWklV9AyUvk5AZRyuCC7BbqO0eJIMHE9CXCbWqFpI/zwbLWlfEPyzkv2KQAI6cwlruN
3NxLU41usbbawmVBhQ/Phrd0LEJp2w23d48QzQOnrhIyi/jX+k+JkHc1cXcPpO+5WKMQsoTYRWYz
EHIAH+cc/iCPAdxp1NIfLtII4NJxWuRtZDeSOm2PKc2qIiQpcXHiXJD8eV+obsE1UQAAwRLAB2jB
r/APtSYMee4GIVTP06YllKGaASILfQRGLd6ztj5q2jybKswBGLfCvRXVlJUpCiThbMv8lzc5Y/+p
ROn5p/9w3KdzTVwhppvsKl85XnPQXiPxk94jhtiwMB+itjc5wIStPOXwMSJQ5vzAaEk1BSSG9ila
3zetq4soZLOyWyLjURzyKEVQF2ju80qJRLvFV/8Ad2xAGCfSV8FDKdL6KbhEL/BLDkGesKVy17DD
euf7lNlBHsovQjCt1tjoR3rke1h+lShhbxVibNVfuGgP+gUkLlgDtDfcpPdXkU6zyLBGL2KI61Ih
hcDN4uL5Oprgz5j8BWeIEkm4eHuMcj2dpoGSUNn1fzCHomHGgNO7uIMQMvkjc/Z1xO+UkM1KFfMa
DlmeDpIgdngwPa46czxc2pQ189A30IK1j1Z/tuPl0wpFzACS7BtG/17tZy8WDQzAba4XxJFIKyQe
VCrG2fgZTv0gg820SH6H6C7qATPymjCX7Hxxpok+SLFJWksNXfA4okMuVg1/FPJpnLlCYwivq7Vn
zb+UkH+xCYIpPRRD1NqX2aLcd8HavxwpbF7KhEuCze15haf3VlZaw/Y2yFY86uDN47wm8jxZhQ6Z
0I4VvLBL7ToJpXgIstU4+bB02WK6QpkU/7w4bkm6aQbOfVlPSZ0rHOEtBwD0EI5mRNQJz7NJwIdq
SCME4CN3raVmPWUujNsaQynYB4OJ98QeAzRW6EDZL8i4NFGwYJyB54YQQHTbY1fZYUopy9GWNmvg
AV1olhSeNdPPNa91mWcuaNH5uBO50VAk93uterXM1XlPjrwdJy5TqZ/zMpSXte8b5wUpTc7sx9Ht
uT5VGO+RIUo+CfLYwLNCGjCLPUOwuubG+wiv/Omjrt2lpyk0JTfQOmyAbr9PCGKbi01S2ymMmwrA
avIvifDISYHMUU50Szy0GGLXZjs9EKZynsUMZsQmONNQ/ptLa2pUUzmJu6rlp8GoKdikACgd3RCg
5oNs6TsXzqBbwXAB6IUeHarnGhl14smBLkO1vQ3G1cbEI8tFlzBJgcRiu/3/4rW+94yVvztXW5t4
r07lsWoKUB1UEogCeRoNgukv3Rk4CHfoCJQfqFh8vSQYAD/PMOlztTJfZrnn62fzZ4bhAJANCMRU
zQLHyMKkgTR20yWTcpaH5h5LbveF+wwYdEEbFGLMKZgz+YuhsU/isoCoSMlS5awjObGKDrWMXNx0
COKH81rRR1Gy898iFXaO/hW3XjzCzXVCD4s6Yg56qY54bSV9Ans8Blji/Ac54TDEVgh16duisZ0b
zQdP10Kfl55pyefv9vHqfcv80p0BGgM4by2f35xao9iG8H+S7TZxaBRphnEAKDBQUa4ZTZ7kXdh5
5yNB2CL7iBk/eQsoIB5/9wX4buXqL+h8I6V5BAqZwpjO/UM27HqHVcyYWUH1Oly0k953BFWdmg8Z
0l86Ngf1JemF0FA3hczY9bm57hUMAo/UgN7YIOlG27abPQNWhtLYHdXnDIFLtSlOGqZ+WYcBT4UU
1LYiDyNRjK2mjsj+JmYPbu5AneYswJZ/rPa/HJNeto2JivNiIs35gIy+hExTPtg57k1aRhdTrV0+
pai1A4CJF0xWBf5+B8fcVuG9xqHiO+c3UrzFSkIjHjdpMOj3h2+p/0Mp8zbFBiugh1TFNRVVjg4T
1zmf2xcDncwB8vyusTN1e9k1NwVq17zN7hk4ITKVcB7TIVCteeZygJhfx8poisn84I5AqenaqDSM
DfxvCCs8CylFkPn76ozDkiHopfPb1nUFW1fDg4VQszZpIYJPFPx9VvgXDWWpCkQ32JwzD5Wcc/kn
lBxgAMCGloVnoJy6IaViVmtltajKHF+c+5M9EBxVROInrcN/09oTe76wHQi9DfMmQuwutCTzO7h3
wlCyWKNyBhxozeMQDdMNZNVzxydVT+uHrYMKsRxWpjMMSTO0L1jeyz5hvLhYJ+qb7qLu9ObVM6+Q
r0Vo/JNDWMGF8b09VBnEjI2GvaUE6TJnZ70oV0TSnHo11oDBxC0e3+KOIf8GGOn/w7h3CftWQU39
kKhQcfZxZ52X0QqZD64pVmFmfsLTgYGj1LTwhPu5jkMmTQ120AjK/MqEi4fRvod0Z2LrIxSFAVxX
KxNlmaSbTuF9ZOW+stNfOtb9eEmstuBHaiHZ4Wy/C3+KMEsy83mgBXkA34nhEYuGRaXYjEuVOn0G
Mcl2RZGHYihN3a2bAlFM/NWmaWalgSN2bM63DQVDuQop/EmJXNCAhiKPWHLiPLs3V1HpuViE6Nhl
WtO8AMeDpSV0x1OLmjhrXJOM/xVDGNANPsv+BmPmnxl69QFsxtXgzavBaPNJVjlDZhKHMicLtB4V
7i64aSVnCOAcqmUHwZv4BfkfPy8uYLkol/v+w2hdx5C7QEFPDSRjymhq5y4yVwgyKGz5X7Fn17jo
PQbniov4Q170SFjMOgYeZxJpfOi2gMznYLGhek+oawmnzQr4n7DFhyPDpHotDrQVh075nSfs7JQP
hepE9sEwNVgLW3xvg6GvQM+C6Ww9UOYmYVhP6gjCWoWlrOUmJ88J9L4CK1unTi9ewnYxXnzuxt89
ZO6TnZEaqNm/vrT9DOxu/aQm3K0efpppuuK1yaP+kd2vQZKt6+T9aXCVk1YfmYirRxkkiVT4dPj+
ogbl7sRR2XTp75PL/AvSjMLJRoafnFdr7EUs1e8S7i2X2vQyHHY1n0bfodN6dQnxvEYED95Dtf4U
ODwWlviGZbYfRP3ReFbSbQNUz4/IfsOvATqpDmfJa4AajOj9loZ8tKmAS74RbF0H1+PtFXgh2vWR
13R7fXdW4zqUzXsLpG3OVSxppugXkYkktsdNJ6P+Mx6lTMP5XjnnlUVoSXtHfyzcyQZ+S6ZaSDwr
/Md4+CUORU/A5pKhKU2aPuTgdhl8Nj7inzQ11vJejtzpfnWkVaYjsoNIxQMCLcsOov0WbrVeeDm3
fqx/iNt2y7waazUbRvzk6dizHXkktCu+JJvzwo33TmgHiruQXHK+vWPFWNyG/ZKYn/sMtMnbFx22
DMFZO9GwpfMVC8xj6oCDlIrpKdS/TlKJNTqvd/ZFdOB7XwA9h/JEasuWM+wIW9tgfSUyfpCGQvgy
+L/YPyQKelmr5HbGw0gNDX8rJoJT3oWppmHrnxHlIZ6KGsaAW8zlLuvg/do5pwplpC7lMa60sl9p
fV0UDzZ94X7BeERTBXYBmBPGXsQQYTJ3o9Sgchb8Vn19VWHI4vEpnEvnZYPpJAWSYI1kZHIALr86
I3f3OvQRj9Ab+mbeeWkfIplhXgpkkLA05LpJkSpvqnPfK7Nz3S/CZDKbdP4AUvWzmC/u/2f8nytK
G4TV2BkPxXWRczZuVSHyfDUOTAUi/BdsvuNrBC5ohNjdtdoyzP2Bq/Y2bqG6HRTbqePds0HO5Jc5
LbdKIYjNPW1AiKdXmPfTx+dwXYIvFy/Xbb1NQSK4vQk7OtK8aFnfFLaGBO93kSDKcah8/SvyST3+
EO0rdGoXM36Ej7QDjsZf/EXpmhU9vLgSQrUz80c0b6yawhvam9daPqPwVtYxsnduFtBzfITZmsmG
H6x33Chkz6yJ4jHzaAEfwa1PlGJJ/w9rA+VK0OVJZctLONVC0uKrR0lecqc3QqTm4UFVgxVKt+Zz
oH7n7Tms/bUByturRxzypZgd7P+haHpAbjXJb/GiUQunX+LNDmNOFVxi2r6SCeJCyB7l9ZbeBGvX
1EUkGYMgbSnl4laEMDGRUTyQX2eZG5lYEg5VZIyC4RMCd6FYxHqssRfKZ/1dBFEOFQBn+t9rlNw9
nFXNy/oLKT2XkcjoZP0/QGwVmhLhuCwWHXrHuKdZjudSq1TvKPSj/K2sz/XKlgyhNj6ARXWJDwhN
d9UpKNcA7FgqxaVMICWIbpZEQparxG7uQxqNHC6JIBZUHKkQPMF1v7z1ZimVt5ekrKGYkrg+rA3a
r0xM0Glwo7GAEUfgLHIl7BMHqKY2f141Edof91zSdui95Cs92ejLDSWvHojJloqKUvDIKIbjj7St
ptIKpPZR7zgcsrPJ/UA2bZR3wOcd4rMA4e/24cW+/PK4NXU0Qa4Q6MkfjekXlFU+3tqox/UGYnlE
zmlD8NjyqurS0MQXSV9n4aRUx/lpFZnLS6bpJUeR0c2OMnq1J3s02v0/6KHsvKt3DB2MHZeXk6ME
qUT07YOWt/EevKKqS5KFf2GlYxm4yVURkbLcjDC5u0SiHO40MKDBqjPRZ9hQn6rB2+CVUPNt29nB
yj4IlAoqI5V7Agj8gYs+BqAEceJLkqlAQcRUpRJXIBysNoIeAUy0pNxgKNKxjSReHd3Zd7g262OU
xuTx59t0hHHF7foF57iy6fCutH4uy5wL24jcUH77ZGMraqXrNEtYlxZ+d0uIocTxRpdIk54jL2x3
XUGs6YTq3nGK435giLThynpXlr9zV3jDeTVigtly2wKSVTiSqEthRwVVSal7OCzxdOrORrRX2itG
FRmr/dDRCpV+Rrha0L8S/mCjY/F1e2YTPtjnUFO8hbki/901PzqnQeBaKgS+awtzH++ETLWuSl8G
hRB6n0MAYF0IhRBWuPTeuAKdR20aMdvJxzP+8dTa96tqJPd0kSIm6w35wxT+uFFa3BkWWX9qvfx0
8+aGLInL2n+CKx5MxTPr5lfNPIkMoin3ddNLWer8JA+VhriZGQoFvmY8YDQ5H3KrS7xR7hF3SFun
fJgnIIfiinA3VorhRaO+LbVwaVE2s5CP0eg/cVhRt4890zSE9kPb1Qp0cIjM/mmGnfFum3qi9C+8
YxJXJEMkYwk38rVl8J5L/Sf59FS8yPXY7t84Zfp5/vJYyd6Ut47f4zuccLcSYpOR3TFYiwCev9B8
mLbYku1RdTKsH2iny5TXGlqrrLurxw4LOvSb2bnJVShe7g/JAIB59Pny38g3jUkdqfEsuJqhB3HY
UcItY4Zwo+2ZTwpXo9AjJIpym5VdUFxzOh88UJHtDQ/u2Ye4Ubg5fK2zAhIvtwJnseJwU9Kk8xKn
ycApc1VBNp6OSDnU5dIWz2VNfgBRb6EJO2iwbcdssvkHBS4TnMf2dsptu+LAyXgpxFoDXZB5rD86
qYU9p6/mkuXr9nWMgs1tBkDtIpFJrKOT2gws6KFQegHOu2bE4OQsLT3dhD5+MVK3hdEOWRYyLEPQ
IIaUGNz1wZblWdHchfYyhFbfWfhRH/ieYmuCQlrwaW/PWsY3mNYhFCjwnAImj0mQu1k0IqEnv3jn
NPpdjXlD0EPsN3boGCj5EHWTc5KSqhy2sqfHaUMWiSIZSGwEWJ68l3snokK+/8EZuYvTTSnitNPh
jkdvFUaH78gVVi1vBTwwquS8IgZ3U93vgmm1N6XWdOyReyyeL9gO/C0mYy+A2Q1t6EzKegK7eeS7
GZJj+rtWvwlzd5NNbIG5h474Qt6rMmvQkPR2k4Sw/IJ5B0R7wpObNNB4uDsqPvrjZo7TvZeRWPcz
qUkP9jnM5c09DcmvVeqF6fUvpvi/8mCKia9iVzVivElrjtZeTbkKZSfi0jaO80PR1afVdfwn7xA0
nJhXihfneX8mXhSbR8f2vrFDUd3nI46zf0Kn/9Te+tTZrEOXzh5YXrXZD1NiWAjs1XGE7sJCrHAB
NJB4cXpGXc5XZChDu4PgKWpciaLlPpwFB0IcDOpEopyxHQs4jhG6t7otaiNs6fRr+JVJo1S5VU29
95VvzPijuTyrVD8MdjqTn2w+z3/7lAC1ndWotRk3BqUbO/zsajLdFl6LsEmUXvseSfZrMz/X6tHY
ACeZDDO5BEdeE+7Xf75e9ZkRp5YbPPbd9Wot2/ve145upmuYD9nL1GZsW2hPNcwd+vfZaTR4OQxA
0GDocEZJPGE0fRDy16srNzQspGQt2kOMUyCWkDKygaV40/NUtEHdiaxc0qj9tH4ACskYb0poOvY1
IlPlYtmFe7VV4Y02nNBqZoHRDx1ZDd+musqRH5lvVHBZMH99dcEZGJ7gIcchRNu9TfRgM72s/ENa
TAyFmPm/Unhf2UlCisBBA2X8/ueFd5y1kmZrLgs1+jv3/knavc31o8jKG3Sscvu9vKkG2RvrH0sC
pvUmhDb2a+m+dAcjxzxH0/xU8Y0iKLYjvI1sKVGmGSKjc/RBiq7Ho9sYLE8hC3Dcbnz1FmZfVjUI
pueOmi2tvNP44RT4xs7u2K7XusrkrE8ttIAwz05otUZjz+ynsu2JKL5z6nEHZkf1mV8muK1PNv38
Wb/Tu2ljqrHsKJZwutWxVhJlrT3iiDGV8Gq24WltgFDcAp5q9tp/1M8jIVZLGRp/sS/AvSjdlgTu
kvHWz1M+qNL9Dd7b2yZZYzCgwoIIFImUxdj6v0M5BUd+q7lf3RSpaWAeCdje5YfbC0thw0llC343
ytXrYpsuUAdrfA0gcH6cl2788lpBn8J1WSxRVniLYbovqjtl4XXb19IxPsDr+KoXz/8huWNFKWCl
FmN1JR7L+pY6IDtWyw1EXdciuYHgvrRrhuTByRcgM1eGUdZVxS1TOIO34Q/cMPK1ER7RPPLyhmgn
jKPuu7jotpJJKlGiOKCnRYdv9YLRHlrePOwpfhn9MV5feFCvSZDsa/pcovlUwQyqCZFLvGGPKCtK
hZzouc8jv1vv+22Uk64tnX9+bLmf/P1MaUlGgvNI0zS8lgivDiBMFevzp1vtSN+VB76fSeZdvmvf
v/ruzsI1p31XEmJZ9w7nCvpbBNIm7VaHXDL0dvKV2LKiQoCRgooygi3NrYWL94S9MAoclmrkmtOn
vHzmkGA18FXjb9tNb2xQik1QaExwaAYY333YajEIAKtkt5vNtx/2xhAMXisNOtrlTR94ROOCRjZL
ZRurYhXYeum9nEIOPYiG90U7ob3+S6xDBoVCXJkP8t76aI2dO+2ZCK0LD8aiEOz1LllEqe5lbczs
0PWNCIkBFBYZjqQv6fsxCNYlx08irt2V0fnimpcnClrIVDb9LwAeborePHCvsdM31tEtfVHk/+Nh
RyxUie6peODI6ybOQyNtkcai+OdHlzlwTYm8jBFf7A5xLDkvoqKJsDQgCPU5cvBAYwP+UQOhiUTk
5hyWpoKcvE4j7CpoikVGA4vqP51dYnPFnIoyHRMhR5GnvnEqd5vkqLkj4oVnGCxVTvJvk+AIRnzl
AlfhPXAfyiPHmumFY2KMl4hd1a2w9jsnA1GyXt5vmNYboznWAe6ucaab8bTbsL5l1KFALSwnypaW
Hh2gRwEd/C/vsTMg8I2mU0IQh/urB7x411aNRcK5BYc/aGj4E5V4tGbYE3fSgP6RXQP7Nc9Y71+U
ItShPB7Ly21Umvg7Zrvk2lror2/FTSfquzNcx4u/pPROdd6d+Q2rSjB2mW1mpsHzC2sE278bl8O6
BlDHry3Moo7urRqcWWr7sZ4bkEVlVLACOSbtSDZvRjl8TgqYr9Z8q8pOaKP5z53JH+tl6BqTwDjH
kA+K4EkED2PKeHhNx4MO2XtIQ7Asjr6d8ZzHvO+z28pkjiOJP+qks5jlkW+bJg2AQ/9ZSW9QQehu
szV7yEnDoJ2Oyyz74fetlSHeNP+ntIFdmI2SuC8j0kQmYmI3fhKKAk15Iyu7odgCx1rHNoAUPByu
p0a3PHoBEc20rFQ/PaW6n0BAGLFy4YRrJHMe9Gd0PDPc87r/mYXxoItHMDQV97Fn2Twzry2dMpmk
DdBmuxe2EwwKRs1bg31hZQCSefSB34v73xHr26qGhKgjDsNHnLsqRk7AMQ4Rzp9iOcXpWFphr+zB
OuLBh6zFgti3Z2oYAMdGis1iSvroExRocm5AUoSSNhMK6gjPsaewz5qH7CZDtguX7GXhVnvhl/0/
RkAd14D9ok1CUZML8/OyhwA0WYmQ3cNoPZdr1NZgxJWZ+QwN0Gazu0OS+ZdK+c2bTmVH7xuuRtpa
uGuKn70hj07J1fPtAw0s8NBB5JFuREODdl/+Gz6Y3jj5Y42vvcf9i6OBAYi93nFu9bckGLrIv58E
Hjr6F+K6wlmXnmRP3IPCP2OrQuWlVhZ1FojlubU7MXz40MRr+R8ukHLrwl8CaWgy0vZhhtg/TYZT
BNvTgCUaCxJjAUS9fV/bxuQkjcBXy1JwsV/EnBGZfPubPoEmaD+L+MMa/jGCOZRgcXyXdewXzaSU
9C7inthUidD8JpVu86wgIhFsd08nKqM8qqiRrXH8ygCkApsHqFdT/2lANqzfOHyv6DNwbGuWmWY/
5+pMhyeCjR9GBnbrUA8gliSodzcYNEwsdT7XcnpnWqbeMmo5zVQ5DQduG9mkGFe/rB4vuMGCmQSY
PAYaVRbUZ82cDlS6p0iTRKGYNj7p19oG4NkBNxw9n5fKwEJKPHOtyBIpo3zKWSgaS2p0JcxICvr/
aVqed2uDpGit8pSUzn8UJoB+vDR6kJksH71paAYe4NWcdce/EXIwkvMI6vLCfcESx+3avOP2x/9m
OvBTihPN9iqOMujQZ4ut1V8DPVnhg2s9N4sPX7+DHUv+SHisIPZjS4hYKJ9jwYJoC3TagSIxG+iE
U3zZrAIZtScCXA+CfWBP9c1fSCXXe8S60Om6FTNJos5md8Dz0YvgbNIEUsKn6JmPWvv38QBtIMdt
lkvUHOycPzAfkbeFernWcEa5LmRpYjxh/PU7e1EMSKl4JmjmpgKu5c6RdGTWGLTscufFum9r/3K3
jMTw2O2VMDATIaYGXZPULKsXqmbSvYfslR53eX7ZdmpaLicjdmCzfBg9aFrTrycIfNaQfH5FazdC
i4AfRwjyp0Ae2Uw1QnpHIYS1xWqft0aOuxehUiNRJsVprJ78KpIYG60O+MbXJY739YyhE4o0ERPc
wBI0RchW8Q+IyaGYllj8x0xEDKbgp/oQOQZNI/S1WyoRWnQwa6Yvm8Uv7JOz+VC5ESrAw/Tf3iUa
WxGak6UU+2kS7ndNGCAMhWy5A5x1fsqNjInD8kM+8B/HtN9QB/PNZPCojbZtWEwQKoEa2IMJbXc4
SxxiGS4sOk9MzAxYyBP8N4QFM1Vb3PWESlWgxDIBF3APb6caYl1ErAtqOcV/JygRZvN9DukzlUSx
YnYqnkJCcenmEH5iOsciDpExwwAp8x+lnKb0Uga2zJOPLq4usaA/2O3la+giMLYFQ8RlQwBoNxKY
G/bU0zNZ2OlchwcfoYHJoJmZnHMjhMBHGWjxbTAigY8iuAuGVdrMU6os2x8kLZOqrOle+eU0ZkAG
N5/R7j9YlGtRIsO30qKQ/z9GzmLwnsX70RcUYMaz72EU1dAq99enCxquSbViRVCWDXYY/Gd5LBw9
bI4GLxmxZ0b4EupWRBTXUuHf1CW1i4GDZS9k93ItNDVOUMPAjtyD74J0dhWVcKMMIOlwoyJBwRe9
154WbQvTDg4/r9X07SAl/kP7+OuuoARZXHSLomCKqvNTijNouwUKAAdSZPLPjvh7B5g8ewixl2iO
VUAlbYPPK2IZMCtWDkr0GQCcltQVEUQZHXlKdiArReKNkB3jn4BIK0v8ZyRmKFAHqL26+AJppXit
Ass37pbbgINfdt1kw5d+bOUtFrTp7JP0qa/ylVm6i2etD1iOk0fu9G9PU8pYShiO+RPjFZTH3rLd
eX6+YEy31QcEnJM2eGjqaBUZiWjnl+XAASmVjsjbbYDWYFcq5/ilpMXHHPSShbrdeM7cvdmpJvsh
596RDrD0VAv/Cxc4D9vi0EWNBeh3Bb62uEfV8GnaWC0RnXUZq4kBHQJVIz+iHWfkvQqnvbTX0s+Y
skqNirF9p0i47kdOvh0jAwjGGpFObMe9GAhHyygnMWwX1+C6ArFuYl82ILgWNYGdLaO+YSIoLAs8
3JS+nwj1vDv0XLDtZsiMNWMRdyru4+p0zdCzi7eMh0yQOOS+Kf6Oj40bDtS7xBEQxBflW0b8vR5j
luX/8vh4KcBAuPyrYzFcyh1hT3bR5dU6swNgSAKiNPGcOPYdP7KJLOIrf/eV7zCTGdilJACJQb87
T8KsPvB2OkOjFCF4iN6W/oB196iYzUFBAfUgf7ipNPcr9y16TFEuQHKLmf9h3TUoZzUuLZBI2dby
Rlgp5y7R/2uQs2DlHmzFECw9Jg0N7LcwcLpPkghYfKTjTmLtBMPqsSGFqf4FHzTMz2CQbw082/80
e8sO2CPPJI79epb0+BL8m7qiTTP1VVzQaTOKC002zXyECo/uKvEpog4DT6y+9hGqwucqM0fquZaA
bBArdUDDTdjXrm009U8U5sSCzsbxv0dOkrRz1QgTQzlsSIf+1nJuA2VgXZAZ2qaACaoqCcX7BXZs
1yKEeA0woHF/lHfeM1U6mzTmCb/6hCBDQOO6zUN0RK5uoutY4QvVym3zo6J+zw3qH94yNJCqKHKE
u/hSuIL/rHeGtP8ZWDjM1tc811ICpzl6suwMPaQT97+l11lEk2OzQEsPnMp/Je7EQOB2IlL02rJU
vFf+e88JywW3h1ospD96gKaBKHnCWdV5Ut0mxwPRyitzMGDSF4rbnp/4ATqoU3eVtKPbu2z+nTrG
DtG5bceWMMcl6C85yUD7usM3Kq+DrjI9gSuppXxs+FDBnx3K4/z5NblLjojcZAAlQhnQtePovhkX
4/rbo6zpK3JCM8tZXwU7h5jWrP1sV3Qv+GusxJDUZEaWHlUiTXKgsDXYTFXzJlIGrLh7dH3KTpUC
u5nmCEaPvaggYY4ZQIyZBLD1N6WsdW6Klml4fbdwf+IRDDp9kz/oSYYiH0j2Eoqt+QNOSXv0ppNJ
PqLLTXlp+hGWtyyjOr01Jiy7maA89aCiPNnpzTUNGzUvYZ3r97HZ7MVmy5hiQB2NU8e6SqN5LY71
3BlfztCKUFF57LJ+tBJbrXyNQuitfO15nuncphQFi+mr10Nz0A0JO3EM6+dyrJv72LxXIUZJsGRO
nXO7JHpH9P1wU/FA3TU4zNHf86GMAbSD6fjDKF7ajWc9BvHtAwossH3ziBysYXux43Z28SU1Lguh
lO7DFBb//kIT5FKynhjy4rWE3tEqxuvpCJrW5ukQ08KXbHT13WC2rhDs8hD2DceldQkUEOo7Tmre
qo+UKl6AENPWeoK7T3hQrh9svDwYVHb6wJ0StddKJuZQZfrAuOgttZk7DGUva6qWCcHbNE6r+rQy
UDzPBx/GWQC+xjvqllOBaOfH+zEzdqgPbi9vOd8myt8/s5PQZ/h/ZAk/0hia94/qX9IDYsRKh2VU
nd6Zc0c4PhGPtrW0WCfUhPBbhxR4sY5q/N5GIbghSoSXDE0qdLp6cDlFcSLXORmzcfR8ULUhXI50
ZUgX7Om9MJGVHA8W204So4YEdJkE7PztYQhi2QSiLGFt/6yur78EOVr+oQae9BFJVACdSCZUpu4S
jmMbIDn7h1Yw6wo4huiFSwkxMalGAaE7d/CqsxWmbh7C+hu1+693kVq0MQIb2AxPccY1uZcDlC4V
fmoR2iIMHWp+vbDaRMFKUzsdi/reoM38214VkVtj6fQ0JVB/2BSvuzDByAdijG/EQPuUcXJN2bGM
cNzuiTS9Zubhka2mpJaMwx4/MTNNhpMaWSSV3/F8vhYiIlDC+5UETIejsUFd5oCM2wRU6pZGt+5k
K1EaK8f++CON/PgeAYdKUuTrF1J6jY/qjvmdaUTxA/Y3Pu70avhAkgAc34lqcpkV5FRV+mSPC//v
2cvA6haXDsV57TSYI/uPzBACxgjdqgfAtLz05ynbLuh2he33M2duTMSFL0uAsU2Y7XRmJxgxYUCc
F5VMwCIBztuLZtNa9L7olM2JuborA6P/xfn/jzB2l3QiTyM57Gc6W1vfl3ujbdgqNY/jfZyi/6X4
n4siq/Ls60GlCVVv3aPSq1mrZFjsO7EKOcQ+BxWztz/QeWQXT8s7IzKQhzvlQ8dsS5QRmzXxTV4I
rE75Fzqm1jI1HXKwZlo/rff4giRSTUWKbX4GxTDsd5dUV3pcZ7vzQRX4tzhJ9OXt1gYhTRVwP6CT
3sbgE78ha0X9AHav/T4OUABALNOkcEGlU79PbPXvMwxl1Z+UpGVtUXUqg7DQ3g8v1CkrBCCAi+t+
5AF/3XBMbJAlRVn1LhJ7t7lDxuBk5uMJXWSffwALYgpRcMEyEcYjeudANJY1kRtVDxtgY4hiat0e
xTF5ka4TxH5XsvMYgo50nHgMDHnppc68eBU/n3RzRRa3vpBHnspvEuc3LmbAWCsgXR08f4ut820e
PGsUMnLATnv5bOKPpIqA/XM69h9CnAFSZ7Ugrh6RdnD5bhqQ6Gc+5r/mRCD/QGNjQt8AYFMcIY/4
RmQHqMhR3XCSdavwVFS6l3HqJSDaHQCP730M0lmdL3RwHKGd6aTtC4IHTkBJ6FnIbGnjeO4jO7b9
iA4IScoc8ZnsgWJZM5FclVG2yJYQwMECIaISnorQew+5GzMwWySQS718UpPhcbAbxeJGnwYKADGQ
e61UGrd6dj05IOoDp9RvY8wyX1tNTDzs4lkvj02FkBFXvvB8Ix0O8Z2WHlLA/A3sbSNBCAn9tVIU
jEF8Y6yn0/aPi1g9p4aRefvAUndMPtxQ2GnPTAn0EqaQUi/BWCPrmgr3ghV9j7xKo+NDD4D/QZSE
Qh7lYWRptoK7cXfDj2zAY9BD8+gsPCxnqxN1qWU1u49sXOsXoZrASBuuMvA6O6+lYAR7IESKHHr1
0x7tbEsnFzwAIww/kGB9Pyf5Z6+lHmy3ZfvSuuej0eD/ATAhDgmj+Tr4lIeIIyfT0zDdgOxpteHf
dyt+3khyWfmJXJXJpzbvj6BweM1RvsjjAehhts/Gm6GUYg5f/f3BQehTzUNsOzNHvrihrbcRYS8/
bUr8XHJshM/U/4LiC4rKpUveiF2emJwZ3YVShULcegsJlPf+JknbEIv8moYJXpfm9J7VZekAd61+
+jTYAI9JNlrFPlZpi3q8c4lMnXKZzPVntiymTbQInoeM6Y8gwIdDnBx++Lg6E5B9fAyfgO/VxP/P
pMFMheZVoXvMH+87i8ib8uIdLUcOR5CKGshcIbxcaT5l4NzsjBswMT44NllQJkyntXhJy6eoyEup
MYqpTt3npQYfeZfaE16c6PBaqBY+kry82F3vv55HpSyiL2OLtLrm/jxRiN99TfacnL/djookzo0E
aiPOwNgpodKbDi0VzAN6NFmOhiZp/euFp62XgXpWtympoMIlcO6jeacGmUxApMYBy+Sw+36CNOG0
saQTvSHI2GD5NZBVMZS2yZutdVt8veiFiJbUe27nW3irffIPlBFljCXGog+XLYiFKkIcJA5WoLzy
szjFz27Pt0n9VzT/zwQrIWSV8t5lKa3OApPnPkND2OxMs/Doko4gzIRhorOhJ55u5swjtDsitTTi
T4Q/qWVGRKfRBEQgMbYue2QSozn0kUWUO/SlmLQa27sKJem4/mei8/q5+r9lHhsK2uXqgVQXYt0n
tGGwT2bq0qSIIQat3Qbetzfdr1TJfZJdZg24LGQhzVsuX6RkFjIBTUqJwL2t6SF7RmtzjTw7kl+O
L3o+ke6fBu7PQeTuzh1foCGukrzrOgxwxNuN+prnIMdKdxwgWpxWWkb1CdDqq3VM0M5GPn+RV7a3
x/loGYOoDFmr4bTFJd0fwRfZD/Soy99C7Xfy0gABPBQ58GSw8OGu+Tuh8kvU9rCSxCeWI/JQtRDR
DjhA7LU5wN9QthDyzA+BUoBVrqvQvDM1/uzzhQzSZ5/z/eZgUZgwUUbHrxC13VYjNmVtr9su5Q63
7JhZd8dDOt/2jzN7VaCAe1fje0dOJGg6UTs6K3XMLiBJLykZZLCR+8K64ffExEY+kC9hjx7H6RTX
ze2RUimWhKX8Lwo6xBtS2WFm6mUCnh9NlVuVNZhW8CwBXIZvH3UEPIIzoEqhrKtqsuIkMfT29ypF
MCe0vGIz+zF8/64tbpXkosiYUi1PvSOmlspDkyLpuis002iYprtXF7qxBq9zCF6e4TOmyfUmcmCa
VXwCEkjq7rMp0Fi1te+ExpsP1TWHxvEtt6HYHocK1tNjwgtBk0Y767iHZrF1fP7RD1OuEMl9JQPs
025vVlSA2WIUZymEAciWlpRFjlt8m52xNAZbpavIsovcVz9u2QmuHtVJN1nR8xYem/Hl5LBP3Uj9
C1b97tAL2t9QCqJxOroZQ6MZ5pmQ9jOQq87/oGKVLAK7Ij9bju2DcngWfeCYO3tQ71m9jXI3eLbi
TfuTkvRGVcUDLPEh5Nh0t5KoZ6dl8U0aNr0mB+ViT1pZX92/CyBQ/zH6EWz8KjOSIZhKdh3r6Qhd
VaeuDUXtUakAtgTxSCDLEs2v+spaHNoKwOB1O3yDSjTxb9mXMHYhH3onXdSWcPfKA4gxLCnVbaaP
AaNsAdsazPGeybvzdXBdVHkSJ/UG+dvGkPIll4tuRgJ7eM+6B5qaUFHqqXiV1wew8WXPEmMvSDA/
kyC5mna7gFCHLPVNEMI8REQo9AGaDEoTex19kzo2FxaCFdi7ahwn9PzcBF//31HNqKp6vxSLlPY2
u494aLDz5TIwtKDX/Ftcp2ouiduQnthzjaRsm69qPv2em587Rrw4YFlIERCKcWz1JZ1Vm/F6ei8e
hykm2AVscoMLHoXUOcgDD9SZQImLTug3ysXUcHC/npFE2oa7bWJxUJV2U2hV7EylPKjSnI2YSzSA
dm4m8nocQdksqYyMG1QWQuBQ7wtRvv1i7iecl9+6H5j1E9QGf6DOGN2bbhGQhjhyTT8qFeqA8sZy
RmEB8AEWsrKxJd4m1srRGrVPtyOq6m1MrS3dcx0CJeiZ1LkVyZAb258oWI3EGopPyGlifkGk5cei
0d/1b3bOurGV+NvoOacwNi8nDTgvV++s/WCKsAMi9Z6Au4CZjOTLET9o2uEpBlumNUTksFYP2PsT
70aX7FyxsfdxV06wNRy3KtYyB2XsM3KlDPkFJKYjfYm5Rn38SSVX/68szKTKfkIgdhwHkRxkjkbv
bxmTja5fRTeWfoDgeUCiB40IZqmt/LwHnqqr4IKIfohDgHdZCtPC/683iErhPvERETa1r4YI7tiU
UogO1MA9Pu8hPYNSdt1hgDAtotqwFsQOamVPaw6IZi8ibpQqUwUT2KoHYk5zSdhAKzIGyQgYa7ug
1EUag3KLizZA3UEpNnLIeAxEju5VJXAieo4iZECHMpgeWqKVkfiI1tgfeTxWNzE5xmfJ07cpxMSX
IQ4FyKoDjZwFzycHnsLZ6bYEeIzjZ1aTAWIr5cvI3HTcRP9wQ4iq6ipTuvLZKaCtVYFfRX/XpOeH
ocTuIiYZtKTxJoFw00KoTVKVjRXOr1J8KODzbTsoxeMCeOIv2Yqt3CabKB3/YKPko2Emi77odKy7
Srd4E1rcwhMhNPGBFOxxgBElzGKJTZIuqeC4elT/NLmPlDPRC+u87gFbJwKrah7PPz5+6hfN1BaR
hYKNBaJNiifl/qQPLC017pA3GMJ9Vv1dtwfbZCCYFKyAJuhzLDysVyY9alJsOArmoBXkekLztXs/
B05QDvsD4TDCypqIj88QifNG8rYdf1KvSPHhx25WhJwjm9X5yoCdRLfVWhcik2Vgf25TME/v4KFK
kRDqdWp5QFYb/aK15s0+/g9f+FkeB30fedn88udp0vHhJpn0ynESK+2dvhlHkSW3g9CKMhyKJsve
w5gYf1J5AUhrAFwxLM7nvFzkHvqUwXiMfmfJcfQcrtKhw01643xPoBptj0EY6jSC//uVx8Hcpzim
9tN8iDoaUO3+cct9P5tNhP87UMuYGT5ka0bu0j46lLYEWgsSjhUoWnGlgcyv44EIYzeXTkibDpt5
2xiJxNHiZOSwaP/4Sihtm1sFYslnR9sP9gqCGxpI9gR+/cjcRtKoi5hlj1kZDT3NXvrotOlSXf5x
Bhz1IVRhBDZnSQK91VovLlifzfXK8uFR+6lLrOwVZZ/JmtxYWY5ZPR5x4FZKSWI8mEh0KcwffxbQ
JUmWtKHjCn/FonogiDUTnYvOxEIX7q6T3s5Z92TXlju38WdygievTn8sCCN1uU1ssfLm2Cc/o+05
nBKVIbV5JCpy3jmpVtkTvRkoaoYSj3bs7D0VwrD9IxOvbYzxlelrhUhbWqFgsuW43zCTMHBnhyv1
FrHVx0V7TCSp60kGpbDuWtQOdCg/NgaQ7P+FHhL3NmhA1W2puNVOiK/EJHvix6wXxegJZ19lmlw9
eD6MSoKsD+pxH9v5aQjy7DKqJxTPxgzIJRXuQ/dZnp4WHss6a2Nk+dQxKIt8BK1wE4LIArTbuIIf
7f22gABoX1bntqPnAYjV9XdSgHrVpiuhPy0WbMks4MF1RP28+sxFuH/HRFX0cN6juG3DL32eXCqO
O05N88cbDSnsYtpMnXxNKn4EvZvMFr0Om1F/VcswrYDxFwDh30Afx3pRIm/A3pgjbh5ZduheCq+F
OjMr3Tje4avhqUVBcQOWI68t42f+jaCflVSljMGe0HNSjOkVzXya8H8wbuiL7IHXwU00lgoyfoId
wSKS8VO2UunazjB3Faq0FhwTTwK2PNqaLx9NjcsuocRGp8dcIE1Fxg4nAMQRykBEmemDvqqy79eI
qZI9tABwhsWxgFW2A1WinCENXLFFv3WUVYvAQ6sbqWHSIaRQJTL+xTFqmX85xPEi8peS7whdaAp7
+kzHUHqcck3Q4Yt+0AUpg5GzcI9pRwv/sa0f27mv5B+c0FrcLD2iC2MhYoyKwA/1FwnkUrBLqhCQ
5v2RGzB2vsL346gVJ95rFc9E2cDf2DvhvWGMz4DFPvZV3+xeeRyptOHMyz/wDorGwJmk9ftU+jI3
gwprOkW1I5I/LnQEnXeBq025W0jEfFGajr5MES6Z4G176h2tKahFHxtEFJloykwasIJQ6CPxm3sd
2+6eNADdwNBCL4LM5XlL4AwM1NvmooQaMuZtSC3ZwaFaJhGD3PbmJzcymzcgzh8a4tLsPvLmuJt8
MFwHJtLe/Az0Xvfyuey3sA9gnZ5++kmkyk6kxOU9lqmEfw02AbXV53GzaYDY659szLu7/jh6K0zU
ues4tlHriXSMiwOB6k79rKIPsFWs/Tkfjv0xVzCE83PgrGZJJu/TZDRUws3UQvoj2u5/0tWVJgYL
R0WufOgdMxCu+xYorNyhyQVhEZXCvdHlvCl3qExQxSI21dTPrPzVE4M2ArWZMOg91Q5zJIcB//55
6ai/yaDa4yTH+/F6Q+pXofkGUCTM4m3JiQz0OQKYSAd+oXR4xXRpMA5ixZTPz2wXMmiAqFalTIAJ
gW1YdY5mJGe28GZB3e5+ilAAkUKcA5MKYfcx3tOGV56x1Ob2irpKAEX1gLnEjKiXz4HCRxdTSZ2o
KIEjtMif4ZW93aqwUgXx8YwBsKJz2HWmvgqgRGOR0mEpizbbict4n7HejVXCnd3xPJKumefAnBj0
14bSkFDdXsEfCniS485FNK91VMZs7fmolfT3Wu8wnaBYQurbYBcGoFP4JW9MdE2+y4C4oYeM3ykY
4UHdQegUD1reKTNiowOk2lWx2bIGpYU+7jsiiqheVBvLL6Y9Jrk/qweqEUlLBCfE4Hbt/d8rTEoF
sXtOwmwqXihFdgdda5erqcD3yGPa8FBtMSx5Sn+mrpn3+gPqpj429hCxGYhdl9dg3gUWNBJNLJuC
MJZ2IREA+Yi3TP64FYplLQ20EajN1UkafERU5HavL4JgBHoZktgqqqicStFw5p0JFZRWkaJbDOmw
5EDr7hgB++VwMzJN7wla0qgqKRTG3Golt9MGb+YzQKAPiA1MUUtsLhaYFlkUADOHrnXjcM+2/rPs
wlk4jfxkk8OLMzAhsyUlkvGn5OQl3LrDPOF88niatOQA7mWn05Y2Ct+mk00D5atpTtkQkTT97IYX
sO1g5oWF7Ou4u7Fylh6Ox/YlXmjEhdVSIa9u+DkF1okxyoMv7/pRf+wXaAtTJYcyUBIr6J4r3Kej
SBXVQZKOYDdPb4UAyd62/+9PW07X5GMu/gJjZwka2UrB55d253u83/IiCv9io7vyev4HNvxz6KYM
oxg8XajpiLteh755Wcqb5RGAV7S1Rld+jBIZw+Nw6d2ZuSwV9zoLkYFKN6hEdp4JPCU43xGDPSlq
YUxYS6I8VSSPaLnJihuVBX92rtoP3Fi7oCbFQY2JwpXAfNmPzsXGWAiW8BYI2WGROklnhBG7knzd
/eFYAN1fvlESU+tKYLEvpY+HNFcyCmAvIMB7J5UEafrV0wcCGAtRaTTP2molyft16meKYZ6zAILQ
bpt/WHGczhNwntbEUeO6CexVh/Or01GgCu4KreTQxAA4M6M4F1FG/f5gtKzmpRdwJezZEHPj+55J
U3RxscMg2PJcPlfN3iJ0tnLVQV2fCaNY4cFRWmN7MfJ3BT58i4KWhlECI4NqNCllsgUChe9yIdL6
W1ghVeMEnPxEpcEMnZTIwVRwQ4s+JjoWuc8hxxgB4XXheDoeFzq4vjqCiqD37yLNjh9aDu0/Rk+D
cWDjtX3hnCuO0lk8oppr92pY4d76seG9eRZhcBqBkjna/fQwBYmqdyO0DHMCXY2VUBrYTFDB91Ew
ciR4aTdzVaIYIakN2eiJ1SkHRxhAjnK3fsy0zW4dkwXZByYF2HQci5bBMIZEYW9n3qUoi+cMHNSl
s4ba42QEms96aZvyZvzCYf+F1RwVGz2WkItcX80unVJ0RKfxlQhqgXNS89Pvztw6eG2jUaTGC9np
4g2R5ZA096kt8Htm4bgxXlUDzIHoxAJrRSzNA+KCLRBvIWr6YBBKysA+bseJ9AP0L5lD44dzkf1E
5C6R/INpnnYLDYrDMUqJ4F+oOgoVP70xwyjXFwBoumVpYDYH3+0KNGEhN2hMv12ZU/VGLIvrINTO
h9wEd7J0UI73qHDHCyeqTtaIEmByiVM3+HMPfiTi50IsfZq1xxdQcgWo3z5oElHQB5DetxVf2jlz
Rsxq+b7ENmZ/3WJERuSTDO5gzaY7PnW2BRNgyQFPTvZZP35canqQSkk6HhB+LMdDqiOWPlTbjSQI
/QrRRFNtUhX/rpNiWTRbRoznKi7UqDHaHZJSf4/i+k7B882h8a4sZ+QVQ0ngsvECFF0M2fhReuYA
AIalMqVa6eUF0SmPkB2pmHuqGzNqidCGDtmA56iOLuadO0EPs9kL/NHNshKIhogrpNuemkihwcHE
wgIAKLlFK5f+2BKiLONYeKJ6PRhF+Akzv2zknFs+vBsk+eqb7zBZGtnexWFu/zwuBi4/tdmJmS07
oCKNEfnhs93edHHc8ezkTAMZIJlkOsiGlneExm0MsPwVFPgFaC7f90liocmmFyBMhP2b/pBE0dVI
JVBjMhnbLG+0UjbMY1+LYPtsGt7e+OAx77C1Lx+NOi+Xfuz8EycbASxkbKVn6zMSkUwNCWeSGxXK
6VX/RNORTuH3IQAmC3eE02nIia9LdUix6D4wEcoaDRE2Bic7LmG6I5rdX/+7RUxgxWOwLGRVjxZL
VCNYkVTREC3tlDzt8n3g4Q9BGPBOzL8GiELdU53WzeAtsf3b5rmnVNkuOUSq2b3ABI6pKCJWx+Ws
uNc2TvACxwVEtf7fcw16EujGKmcdpPOHk2CFu53M/Z/4eEXTAZ+0dXUDpsvFjhWMmtxs5aiinDeo
J0Qxn8diyN/iUASzP9jknG0zAD4X/GsCZCz4h7DwBR8IiDKI80VUnZNVigHLdB0qYfI8T8onsfct
45OUlJ+Ruy89E7zCVE1JpdB6vEBN7U4eNAJIsc42ut4LtvqRwDxmfMEoFVkd55PSfVooVaVFFoVt
GAPTp6rj5IimycmfDIiffCVkYOxlqMYiKD0t4c+IeQmNfJ44dp5Y6zp/p6WjXayCUPQGYjcOthEx
LKZTzSETR6uzDgtQ8xyEHPbfBz4aVJ9Gho9YPL3IkOWD/OlzOU4FLzFuOUgzkFhESR5aTq481JDE
+7lJjOlThJY3dYt6JJK3BzPLyQs8REF19ikT9VgvJvo/zubHR0YfvtRofOSsSUwQ+FyMeKy0/tad
+mCdYE+dxAjxBthAtdHYsXbICkCsGaiqBNq1fXW043hZKQiQTgTGC+6qzvE8Wuoevv0JdtLsiOjK
x33k+GCvDi/sS/sF9j0sdlkv5v9uO/FyIfmqD8SuuauO9X1sUSFEjDt2LH4a0z+SdezA01PbNSRg
bKtFPzEq7piVLbaU+d1Secr1TgG05uQJViTGr2v84tvS6At7HMS0TA08kB6BkqBQUPOJ00As6H3X
0a77Vqc7hnXWeRpliNeUcfhrl5/ua8k+Y7GmxKbEO4dO91XdbAPaseNvcwtnsmi3GnIiNfrlBWZS
Fs5xOE6e8pHmvP5e1BIutWCWYq8JW9sLQRMe9O/ODYZmtViMN40MiPuM1nwHkf75udoMvCJcbScn
v5RK1qhEheNU/Vp1x4kH79UIwlecUVcymBNepPL4Shht5vLW/UQtBYll5cnMmjnewdfFpDmv9/98
zRyZiep+IvN0aFwCmwoWD0h+eN6t/BfeRX3AdrAkYIMVquvIFLsohh5hWEPI9bR4yzfLnsQvA0BW
Mirmg+v6xOYg5sPRusfWGQ9JMnoCeJPvxz8IwQSLPUq8FkUfmOUC5aQKX2Xz3sCA3hWSvPBMrshs
WWgAZPL4722X0+a9CYkH0RbgTvjtsw0KZYuhoMbdxgo1hqZJmELRIlCKBuXj+eTbDD0hpUwsDtNN
P80JSNAMbHxDEKqqyF1x2h7oD9rDMe3GdBxHBQFbT4+MPSM6fo3OOPpEeOK9HdPbZTVLFn+zCHSN
SM8zPxTED9UFLTg6DQgInvXC2jmAwj2zEUKh1bi6aW88KVFxevF/yaA8/EE+dz57ni/HZGSA941w
cSndKjQEc2Vy1SyUFsZSQy85F87Ox/Id+AKIxfcmpk8M+XdDpAz7A1mpW0uSrn0DmPvmrNw6EvR8
IVsFYGlck3vjYTagbIxP86J2P1FEJjvk2axm0UBtZhcn5Xf9oTms/7K2Baf1MrzgvAZQMXQzrv/H
pVs9gLCxYNzEYrIoBrTze+I5n1SS7AklJCNaWVEIregcaAFmYhg7zlewTrG1gRkgQaT1yUj/4AUi
V+HDIKAls6GXi5IK2R1YlQm6zziiyF0oK4MqLpKOf6BXLvAURnduegYy5tQvkiLlE1nPVKxuUmN5
HP/YYw8KRZ+9je9iMSCp+Ko1gvOwsJyoQED5k0sUIoK8GX8ofK5UkLUO/WavamTylstmgnY1t4Dm
zo9XEIwWWIFwWyv5N8E2pxpeDVJbk6q+uetgaass3DHscag9vcNL8QjC/Zi4TCxbebBNKPUliKBP
V8c0rjoOVcQiRjkNntCWlOh0j/gXwghXjjN3+oBwtCQlZY7bB8+ZFQg95fnvrfTBzQ2TZ7nccELw
CpEUUjfCDncdfr03iJfqLVZmJpC0dZRXmXbI8YiOUqb0grv2R1ooCnybWIrfBJLt+YbPBEOH8nAF
BkW2gqX+RxwQjSivK3OxvYoKDk3p7Ea7n/dRBR4kg+Wj/+uUlc4sq1TC+4ynb73v5yUeqj6bIviT
9y4XT0q41LcaIcu9Z3a5wa97GOcNfTAQosWXIRmymhfrLbPVBbmYmNvFk8PTp3zmxstLXpQLLhIj
MV9d5EX479JzrnH9rQzW29PN+WrXjiMjKSKI9PmXF3g1iRdP9illSnrSli1oEi/FpOCAzb0/7hGF
8LNZ595Z5M4Hi8CZmeCzVOewcVTiV5jdQXZ/IdkvCIGWIU7okRgBEYVZlirC7jMF1bOYCH7TobMh
eLma0gkpiuJsXGEev0w4UufmkXDa82h7AdMiATUbwAdA2ea6lXJpB/VMaaYfNmE/iknvG1uYzv8M
BEutpyg5svZCKirXn/LmYFBuiFZwZkVq78Eo33aA/LVl8eInLat3dc2Fa132NitF41fb1DF0LZOS
g8K3mxcD/dpYcod6qf+z/AJRGhNihZvvDLkxaW4KVFgKwfgG4iG6+4APN/Aw7dmRFAfSfI862A55
uzmgoZPS1Ye43KG76oh5iT9STYDNjmOlgQUmIsIsfM6TvgiESpKhkCx6m8WVYYfEHi1pJBpjoC7k
4HkrGG/DgrTP1V0Hw2ogepbEqxPiWDRryVYCHSI+tj8Z+71I3Bkfqy8TlN+oAx/C0LQPBIAzTT7u
FFpVf0DMvgnrhCBZPwixRo0xGcxHvdCPB1ikaw3DaxN8+LLilNgojuMVa2CGsfukiuMbNX3r1PyG
hXZvzwLwSSkhEO/Kc8AZ+mYTKEBbGaP/Ve/cFIgfOOehRJnDdQ+sym3rYJPE+KvE7k8PdHlL/BNx
ZNfQ2yp80iFEEAoVjXyOlDQdFwfkxKr70Nq/gMQCnMgf7T5UyAsL/EGZKTxByBjRNMZrPwqiOeKI
4Af3kFhZju6OCE/R37b30f7j0FGdItZBqIWAyMPHRV25k0mvcQ2bkbSRmjH7pAjLdNRY5NoE7BZd
MpuqjPfYROJZKCp9A4xqtHArcCXB1J3plHljLUTw4RbjVB6qeOTm0EKmgzctNex72CP9B141P6bO
OE/Pv3XlKpNlU/t27gG/UnRVQhqRybE8FGp4x96EM6aSN3s6YnMb9I9TPoDrBnnFd/rPYfY0BW1P
AElL0wyHaDze/4v8asSzQAvTTRmyGuvuoOaYC7LmGrk21v7oZ8o1NsdEeSxid1bWeNAWBhphAgNi
fQqd/J6xZNbIF+XImI+G1OmBXua/No/Q6NRB+coPUl3iYCy/e9yLV4kZSj3DOIt5IhT9oXd1Wx5j
04k7U/PaiK/XoY6s8F2s94DO/uUwoHQG43Ih4woS6+jEPNlG8w6TC39W0tCE1wSxJlgVlwiesarf
pKdn2uIz2nQvDZgE8mKvdClWhmsUluR7gqlg31ECkuO9kfGGTXbbvEHE4a5Kbi0GL6KjymSsY2PO
uaYOTxy61yC3pXBTp52VmlxI0wSYdV8zyeKw1uaq7zUc5JcxncHwhxnv3x27Ad0Tt8P3owHfnDdq
urSDZrAe8wJnh7s0LYpyHEYSZLTF1UzZhTIpsqGOO6bUDqU9o5C18bXzOr0i7ZlmUTz4TYsRmZfE
pHZVecAX7NvkUx1Yl+qrij61+ftO2HXh9dNM7OTzY4gsSe8PA6D/XGKdSGdvQ2fMcY+ClUZIf4uh
Wk1omv50X50m0qRP02TUvPKPpH0EX5H2sk5WUcb7BxZg9j62M6UpvZgJPfcajdg6N/QnQZ1PzlDZ
dSnF4nbYSiFzEqjreyBHKPhqK3qhQfui9MGReJpV7QV4yuk8ylJJ7GHxMZ3UttgVMGsPOWqz+Urg
YaPg50tSEyrv7B76ocykNkG3pg7y9cqNJxqiSjDYdZLz33DVbsT9ZfPP4XifBTdsP+d+Y7CcdIQi
bo8s99/07hlj4nZ+lLkSJXifPI9h2JKDCsJ3laxTNCM0yOHnp46K/7TpLTWD9cb/I7TcoFxq4oTw
phxVHSD+cBDOZGrczLRSKqurnBwbdEtHj6uyriJEal0rAaulfUmNhMFS0pMLMLNJx4m0gihWCTm5
rLW15vl6NtfgsLELMbfWQJ4ETzfJrBzaDpUXXfoMV2DcjwYqjouI6Aey5a72P/DtgADHFRnjWmOD
FXjBYf2oP/Tdh6QnZ8xVerfiJf7YaxRloOGrQFhzY7ELJU68pjiNrLlIi8LDKl3aZxe3I6ogyhhM
UbdegQWEd4+qySF1igMZfehz6gIJR7rSL3y2XzjboeZRaL1M1pVsMYG8QBWAPh7TaY2aUS0HO719
HLe0WRjP7JHsdqHyYWFppStgq9vA/sLzmMbf5zKd+Bf3e/M7LBYtIsNCaO+/aPjlRp74BTZaQIgJ
ZTcCj86FIkIYGxswlel57kHlkCJn420w547vBGCDTs6trpU0TQA9QSYfdjhOBmBQeoEZ+8/eXFeE
D1qZCmuNL3gPTcFCyTcRj7zAX8nrOuc5xczK8FMSEPWZdmxrko6WyxXnrJxiO/bsXkSrRYFurXbW
b/T/BoANl0ylyaXiG3hWNf3byQ4sbDkpEYYKwXsL2OsByAcwcDN422i8xZlQcZbFj9/klbA0/KCU
26yAb9s6+gwZT7hJybOUoYvPuBz8Ui9NUF8C5REz7s0tVTmfiehpMSsBKT/wYM2GF0FgnQ8+ZpEK
8qev9pH06USGFmKKXUQAIlpTd2lC3oVq2H9QSaNNfcgbhpI1kwySBAw0opKVOtwIfJqlWB3OyF5B
MiZ5KCKy9nbGDqDWT996qC5DFXStAl1DCOyknIV3r/+bFbNApiDE8EfRnmboeWAmsdJDysklHBTG
X+aZnYC5S2fwSMg7GHYwW9+jXU8h9zGOFRdujIHoTxM6Nu7LfQ2l0rBR0XxFGH9dvY4oKUo3vk0X
s5wPlfT+o04HxXjLBHPYMCB9QzQLrxt/7G5N+oe+MLztUwUjCazIPHxbSH8bFC3/Q7PSGrrbhGs1
co+cgrFtUNIf7rGfrt9oG8uRf11HkZLo+HCVyehJ815AL1RJmLVDCiPOhQr2e9ATncpg3JHALYv3
kZkiMgRGKi+5Jx2iXplC0utoSP8fiu9HDKjdaSBSUZeZLlWL115RFY5tdEyc8mXw5St7kDlIOlYh
t398F+pk7GYcEhysjRHR5BNwOmjq2ty6d3W/1vjyD4RvUJA38yfhnuVj6+g+LjJ5zk0hFqeDq3q7
YmeM0a+FtUO+MNlMu0dBNL6EBd8N5CUObH6ZZCLU4J3kLJ3bAv9PQ+2+W2Wb6nkBM7nH6yh1uYUn
khLMGdb8T88xDPt3iD4DwPU3ArfU9/UKaYLrXFicAZ/PhlrzM4DaJFpUvRFCEDzBlCAklphbgmi6
eFUUL8tsfyl/dDU0an4+tSKusG5yVNWhWEFHX0pzLT/0xII4L8+36UrfVSM5XraakrQWPcG4kBgt
6JiuaizrjuPcKfoW7cw+nNLdztkzPt4N2LXMPZS0hV/B9jaLbH5kkJU3z37jRTyaMjyjUI2H/3Pz
cekW+kOJawwfWQ3eIVbm6522bA6WEf1bjPbxBNVE3lY5QGJFQA50L+NBJWXkjD1HcLxEDg8TwYfg
6UW7A8OH6T/cP5kIybrg4JmL6iFibWWlU/G19pO3jM0pcKrkYK1OHC9E5PdcmhIBZ4sy2XAUE2n8
AnWfUUz6WdoJjaEFmpZ85fYREqo3pLXJSUqWKocroS7sOtucT3+MnaBzVWtSG2sJ5vFKxGaTbeoa
PtIHOYVDJvHPlzYK1CrHQ55TCBgly3KT/jcK84Jf0Cu7IJ7O9gLq8qrYv26LxYW8iEkWQblQtFSh
xm27FclCbEDu/tJHEseSIL7Z63NALkUidcO1yJeFa9/sqsE6msMTIBGNYfs6mPkdSyz+2cr64X3M
yq0eiq72oX3Dzmx9g04sM0bOlcEqEa/1Ag3BlE9w84ObLm9KuaVbQ+aMevx0p7A1d9xvnAGhs3Y3
+j83qoADPr2BFK4akyCH7p+OTOBWGdRNfvDTKw7MJQqszjnF5b0HGhPGoXepxbf6A1bpdab4TyIJ
B3z1QKFbZh05Eyo0TTTugBHAg/yj3elZHyl1vXjlp8bGlxwlxDBHxVQ/esiRLahTFglkFzHasFWN
yhsa16hIfpdWPmQrNVkCaOb6Uy+Au8JAjQ1P30HZJsv6oq6a7Vp6UK9eq81x6sLFOuSTMv2ATVQs
CeEbG69NO9L9vUlwCihdllKCFQamm91e9chWXw3xveU+FB+dPD8ypn196kECjPe3CxRTyU6w+7gi
s6NQQwxXUxuO9xQvCoBmJEJNAy2aTR3vjS/wpkCPkmedYQOGYRbos2Sug/L1/G2e5IVQYfYWIYbh
4EpCmda4W9N8JsNKmR3NFlVibOPWTsIi21rlS3gvQY9YWHyM1FccJWJma7ySna38jE3micmAj8x8
whPcKgrc3To1SB9fV2o6l9pKElBDuYeQJbwpB2GOTGEN9o+TjS4amUIEUASTyqZgC2ahN+f2w0M8
uXfKnNzjlPQtPWjCVTBlXfYMigScCp/v6fWPk0zjzeAGiOGC7fHaNioxUuPr04cQpsmEYrggtQUm
HN5cP0n/i60oOo2bl6VRC2y1T6wDj4YqBsO7AsmxflGUv9W093DOI6G3P818woKiekdoEbpfE+F7
pGSEQ8eijgorgAr29CpqWxZ63OfCaozhdDcMAf1HTXQCO7vT0WvPKPoQnVADbgLU5dv0veqw+0HC
DrGV+HmbTMEyp5abZoJeqbjJwa7m3mfrDav2w5za7D8ULXV7+Ov2qZaDTqMPZ3FalAuA3qE3weqD
AVmupvJCXl91tg0lPM1bllyToWdkYFrUvWtg3QHrwmXdXo4Q1a7W0vSoMQ6QWRYuqaWJupaX553u
o+dhqjckNS1LkO+5Cxv1qkckKj4fPuQFf5bKSutMtFOPQva2A4MUl9Cqh+PoCLpKakSaUiNo4m9c
CzCH7xDYLZY7hW0tPYGUj7nmZeckg8ryUcLJAesXN+2AYdOb9IV8p8LgORmUtzs280fuwv003h/o
FWZcPW5NAa3so74BZSHnV0KCIiaeI2h3RLv5YR9QnerCcBMfbM2e8WumjN6wblcDuOCm7QaJRKx4
83E0mWbt2ooA9TDhJZoaCJO54AmCHrdsxBjPrq9f+ymboh8ENya1WM+3yrmCtz8R7pjDxXvzlexi
Ys5EAjMBe+wt7C36j49bD4m25NjTUoaGYQFmqCnX09KClTxnJv/b5ARmBFr+OkP65yW+mDXNU4W8
2uxRdshoAePo8I6eZwi9tMEtXPY2IZDJO2jgO8qKJwjW0sHj1R0bFNtt9BZP/oU7Lay3bjFLtHR5
JeSSXBZToE3CRU6KwTVy3dykeZzuqyZMQkVrA6m00sMBboHIP6vrbH4K6ZPGq0aSK55/F1S3yux8
kH7MuSvPRpg7mjZs1yky2U3X1WPx+o5Rg2RvW2KrAktjkzV2Lv1UG0iWmPTjNnc/gYvOhkP9okpg
qzHwJC6kinbtet92d6SpCV6jE8yxlrzjJ1UTxhtR1VdqLVa/HRWCdDij3ohN9qwLTeFuPNU9aRZL
1/LmG9aak0ebHnfFi/nsYB4dBkzZqd3M6djGI6/uoIz+Ghs/kWhXzP2DN2Tvq5MTc8qzJTANvgiK
xUuTMlFDEACICIbcFu07V7PY69B3G+9PURzOQ5fheLVow47kKjTvnYKtjYMrdN1MDKVGGWll2GRS
FPuRZSiet5RQ7xS4XmDj3cYsoP+vD06c+e0SmQ6o/uu3QNq+vvti4qw2DX5t8AlbruuDvjNkzk35
7/fqVi0GJXz6pwHD4/aT7xIj5PArBydkan5adO3N1dgrHzdqUR/sa7DM0PleHRaZwBTKp1OjSj8N
rcwMQS5XrtUizUxFaOneGloUWsRfmDpA4vmwQPj0e6F6ff2NYq2EJDOiOj/AR13Wts4XwA6Qdck5
Si5MSkOcN7s6I3DIX6//iAuck+Fy9rZ/vNbj2HPXTCxW9AFshWnFHHvwCxGBrg6Q/8CQ/6CkX7EG
pCJ1CJDW6mfZt/pfzmCplaZqHkUKDV2buw7ixDeMQjOVYUf0J8rTdGyuJGCiXJu34Rwozhodxz61
ftaQMICOiB0qfmaFvUkrVE/GW+GLUElFIBksw0Lnv4IUguT7mM0nmz4xMoZ8lF4YVlWdQCxULAj8
PzNLiYCfncgCUi13JSqtXQybjEysRILDszhx8IkbyflS2eTMDOXo9Wpz0yXFYt+ruLp0mwdmlSQw
JWi1Q+EQoA+1LolsJJhc9DpRK9evaao5zMXFw4VnucL4MNMlwd1nv9wIck8t+OSBRhvCaqiMsgq0
+4ZJG18pkHgDImUCzpzTJsubkFx06Sxra6PCZM7UxInIY3yEdu4ySV9M9lkjjm7TJ5tosmD0Bts8
+2+NB4fpprzeSOjphsagY5A69GQAobnFlLOh5w/STJYLZvdXY2aMnjzzz0hecYY+uBtlo5w52lQa
RZoR2hSufSIUaXjt7JbGkd73d/CtHnf8hxtcm95aBKmuXKvsOyh5arDQjPTf/S+wmpdOMLSaXTXD
gwsdcVhiXqAoo25E1DJaIpUMeWJSvdE5I5aq6gSLJa1dbMyt/oWiva4WIBoibUYVaJx9jf1bsDH6
u6eDYui1InMCxDDblMkrOb8mkapQB10PvjpDUEHUzkZ6hPxDSwKqL35JJvuKSP0nYGywLqiQav9T
X7+tTr39jl86O+ZgBcV/Mc2fNMUTJT22yH9wC60PRzjboTquMkSOjxBUj05ZkpEii5VgShRx0DzS
M1M9IHp+AS4D3O4PRdilC7xy1aLqdBKafNsCwRYltz9zenrvs6JqX4SpD7ShMkipHOmg7UTKabvk
HaKwqOPFg/LWjHhmGgp/F+PFPF3odn6YXRv3Sz9EOyXUhS4yQ9fZU7AOyFpZbqzoxEA6DF+1Tb8y
Qu7OoIHuxrFq8g5Kl0nFFfqlEOqr2Nmd2Se/L/IAXVp/ScPsELCqq74CC1Qqc4ITK2W0s64eQnc8
/INEMWF5LHpHIKfyd+zKSr4Dsn6CzBMTSCHu/K5bdF9F5YHoDmu/IybzYEIC/rJeTjaKaJV0X8Ug
srQ+cbLVhiqL+fOTUo4Vjg6A3yT+u0d48+QAreZKJfzGWVQsQicfBlayoc2/wj1epVC88LLIwwmZ
Ub62gM+BkU5PCQnq+Hr19ynSD1ptjmZHg5grhocGCZx5pCLxzm4Gm0eivkLfV9Jze2EsgEc+pD9L
mAYwo3HF04ynvdUpryjVuj7s1c0MpPk0WF2eAfy5OhjPzUHScmmrD/LA75UGooc/tiDvPykyI7do
RW06DtZ+MrtAt0v9SWGQjWXH7iMrTV7doCS9BW6AZOnyWV0L2n0teBFuAdmDLodrSm57fpfxVuFG
enF6Jyjkup4o61auTfjEzfBgFHagiJUOKYHoAWpsdW3uSxdmCdyDtpual77LsdF920Mmt2YZrWoV
1O5/v1U1aQzMZelo84YF+qIhc0TMaBHKQSeE45aBlweJ4nlM7Y03+eemt8SCBwVjSBGHcX8LNQzq
DoztOCIvFuM1nWc8LTxRLrp7cchogwmxLsM7ZC+gwuOqsiOiqTmpIV/dZ8rxTNyFq1OExlPcxMBT
Piws+AXxr4aMF6XMdMUANKFuBDIZIR/Cox0pSze7F9m305Y7WES0l8vhIWxGuiEaakGQOvQXnsYH
SNEeNrsViyiKZunLh3pK+u/3TusyY2YOV5sugoVqM/QkMkT26fMzum6o8odwfMJO431/kzHj/glv
XkYrQqbEYHMpGMl9+j0oDlb/MFUlw8J5etk2iTdu+3bWCsJCaHcG+EpJc+io+r3XZ7ik6anQ6+mo
rMz7NJjX3BE53a5//+FGlfnlgLEUUk1he639vurZWwMZ6WbX8mC5AdlYu9cuXFJvTwrzi9FbEb4/
DN8cgRFQpIINK32+pExX/SLHkhq0b8PlHzvmYnoaQ4IZQhjq2mbGz7XP2paY4aRgmiQmQ9D+W7Be
dzl2xEBsLfxd7IHdytRWbi+vXw625MSGYPbo/OHT/Z2OsEG9m0AbYo1HecCrmIl16RtHP4+vcg13
0e/ThbDivCPjjgpSMKfJC/dfs4/m2dgT4fHUO+1yK0inhpT8sXu2aFzAGHRaP6WpNBoEtEbtu+yU
Vb9q+hFCA8wskcAnPOO+mwc1aqY/olT7QuC7waN5EpfXCWvpJTN1vDXbjVbfKC+pfyznVK2NTFpA
IWLR/8/nFAjWe6o0l4AGIKg4+yrPxxvHHi2uBfeRba8Vw4c=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 : entity is "xpm_cdc_gen_v1_0_2";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3488)
`protect data_block
v+pl9lQG/L/Q60Bmq8zRB8Y6Op8etOd4y+VyFjrhki+GAp49MWlVrvxpCF4h41EvID19TIv+4w70
3L3bZJfingmVegm23ATF/aCRZZA1Z6wJwv11T3y/jKxA6bxhjnQQ30QYWA8LZGA4Gk5Fn89jrl7a
MqqiUerOZh3n8qDHoohd7Le9z0mNesZA+wlkUnrNmbbNfYzK3Vq9jl6ShSa/SjwBQT9/RPXZFTbh
TTKCo0xd0ibvv427QEBWMKDitEXN9lTvQjDpguy6kW7NowevGP41mWKOomcfSI6QZqAY+MV8b0Tt
RmjT3oo8tQ5QtlLTYW4Njz9iqvc98B7wLMFClR2JbZjd2po2xbu3oyBwOnwILBXEACGZoxjgxNR1
HnOx+mhtlIKJ65pJXb0//yWUgUpX49otmI1ZE3IbUBHHc2pyHaL8fdmBpKjett5pfj+Y+IddmkK6
0uROUaM+O4bi+LpuSWopj8nAzVxajZfBdGxYnexxyS4Glb/N7Nm8doqLApgVUKpv9S4lf9liKsNp
FTeN52PI1kL15spCWRyALKrRZbj6vWFnze2NopbKGd1WHPnqabisbBnXdUksGyXTTGBmVt2+nuW/
5fQlzfWyXqbAnfKZU/OfV41qO1afT0BV06sC1DFpPB0VEqP+UVhXAJSd0FRvoKH3GF/RAh94k6jN
/IaUZc3tC4soZVbDvelsgkrXQitPCiydmwRTdSmscUml1ZnPprRAoDK4wfR1IlUHVCaPdnYW1Dg9
Wbh4RqRYizhzQWnBdSiWFacr8fHSKQFi2DmDt1qdK7CPZ5Dcq+9jZaVWeBrTEyb0JfyImZUAo2VV
tTGoiQ4a0Fxalpi1C91AoSosg3K6jzGIuZLeEd7Vo6PHoRwlwe4Xk7vSDvUASGfCLiaPFb4lrCqQ
NuAe0s2mV5iIZ1V1dDYhKB4QSJpaXqDpQvVfj3yaUQXyvpRvCrOfhsJkavJAqKKvpxpRP6mX+6dD
nlfhKL1A0qVE00TLvv+ObNbdMOz85sAmoPAaJDz5xrkNFAY12URYjoktaPZwGw17rUETMF4145YS
m2gyFWyahmYL/1OLMGPKmiWIvv4qK/ENbeyKTpu8AOkfEhso42lwZp3FDAh72X66L45IohW4E771
OqEDEiDRNytOZlqlzo53/Tcf7Wftz5RWK1Md0DUfjoMprhGzemLi0Kz+ebUOg7iRAtIrx1jy9J2s
Sr1uxP+wKv/czw1qOe+E9jCAofU8qFB775MTmF+vjixicRbCfYoFhIZLuMrK3hW3DRgI1Fujpn5R
bfWPT3Ej8/UZ4KGn09Wpw8Gitg7m6QmzVY3rxlLBK1iLQtTl+BIOQ5AeZfAss7hJXKRT28NhOi/p
W5Skky5/XoUxga29mziNiVWgHcvM7TEykT9B+ey9SMpFENjYj8k/oszMSwsdiy89FDNq2q5J55Or
NtMi5sYX2TXFQnW8miH0uwZBBgSbUQu8WOPeEeE++Zk4J6QS1U2NdJSEIf5Wxb5u3yrNP+4OEDIj
Fwq17HXTUD+hvk5RwZTqMSWbIPV46alaAfVypY7nm/oqqgy/E+gFoKANMQD49B+B9PHlbw8RCcgT
OPx9ofbFftlRc4OosTQ4NTBAQhKBP3IrclXSNsUvWaMDfuOoEIbJLg64F2KF3l1X79SjsaC2G09q
GVdS/h30mvQzSG6dWHMFBSII90lG+zc8CZI4S2udW23CnxQThcZ0tDesgGkgxdWiliRo8XvWto74
PQ0E1LQVFdL3Z7YurhJVg4zJhe8VjVUl3sgyeMeGH85zvY//mRZtgz1Qrk7HFXGuyDbwAtTuAcHg
w9qdoGgHQsvH6EANA48kB/+GD5kqJsumdXdZuuUrf0SqtnctTDTY6yPwrJDJ8XEgzU3s0JM8EMfe
XXA7h5gyPQeNPZok6OupOEvtlBHVKbrKBhuvznNYGVqoDzEowE2260YcPDfWgO/uwSbzMyvEi4bN
rIY5gzX/wwDDkiY4tVuYYkriQ7WySrTub/ezV/oft2u2cvbPkM0YusD3kxabq3J5YFimbmleH329
WnUhhnyAvgqzTIf6OJprG2MCf4/ev/vdfmihvSmVMaHmJ9dCu95RGZLIP2m6/YLni5ogyqpM9Jjk
/EwylS0uoesS9CqQCY7ZLA8k2FdznjqmQWf9rVw95PNcI+QoEIbf52IRmAAsvs6ntJIbucYpYWre
42NkbqpG9sa7ImAPFnR9MwTzxT2cT6aTxDITFqvr6f0jwG8Upi8xr3VLfdb/fw5xDg8PaLmaCdzU
6C79XlpBAJCDQpbIp08LLC4coxGv/kOlPslP7v0PAifYjFcwFkmYgmKtsfhzVBOJ9dX9hRHMkYEu
Ea4S/yFv76Ddb1vRtAdglsRBPvHjeqeCt5HcGkbFfPl5dHKUXW4ZmzBxnJaYdPfGF9X9uvp6lslC
qP0NE17A2op6kfv9w77DwCCzf8fA2DXk0nivzSFzeY35ErnWqZl9CEZZWDi3qDTkhai7tMTOQN8d
33+rzYLJhq8tuX/VHIdDEdoiTQQEZOEqTBs3c7FMx5knrdDJDBJnq7+u98e4DN1gVYQ/WZ11CPWw
YzxgBV2kp5R80zD4HnQF4i+qN/Ld2mGHwDNAs7u++Vb2h861q6oKS8SwclNX7f96DuVnl2z60i4A
U5KW4/F9RIA2dlQnflJ+BOzWKaME+QccLmE7Af70/SHGOnc/NverwzzqMS9RD1/JagUi1lIj3yLW
huDlRTbVL1EXOLwT+2oj0Yw9h/fca2m7TNkft81SA5PxSfKLUs4Wi6KvB3vPl+z9scsydxfIEKbr
dvP+ETrv+zL3L6Qpjt/Gfn44cnU2/wX0OnGCrji9R2eMEgxR1V49s3B1wdLWW9ENgZR2bThF5nAE
4bMRr8lH4FqEfsj/Ih+cMnlj+ffp3rO7fQjtDGHAPKhEIZKfeVVrLcuBrnJGaeyIbC4VLl7+bCWL
lWIH8H4/hc5E+2AR4ERaEd4ocxQsrA2U7SaSb4V4HNzqic/lPpD/x57O3YGZJzUXyWaOQXP7C4OE
IKojErh11kR3Bj8dRtp3DykYjoxdNtONGL6Rdx6QfjL1+SYSa008BfWaEDo7QpGjZXs1QRfRveAk
XWEpjyWsn3c8/OY0I1cIr+CL2zCmmTO12sEd4MYLsS9DC5BI0zcEGWf1lCxef5+5qqcoGstf5zDm
BOMphEWjC7fBDVXC/AZ1M0h2GACM+AJGjkPiyEQxo1YiRxgQQpk/n3DyRZIVfyA6gCJdxW/ENH0u
Ji2voPeLOz8Mp1jD/yYHHy2QBElJZ6H0SaGbC9rjeO6OhdlmlXv3A+QfHYsRdFRYSCy34hAkY7jC
tFT7i+qeTnsB/y8pJNmdwVnz2xmFItttDXWrWcmvLbbF/DSwVe9vGpf9prZK0Ps8rY44Zncah9Je
HdSFI7oJ9rfOXnvsg5d0jWIN3l8ABrAxcekR2JSZwCHThs6KthRlcLaOBBChRGEWC7rqaei3wsNg
aqNu/nC0LF3S2vwARBd+rpC4mUYqr+R6Lr7dAJV4DZIxtuqo7tabHaV55sTmWGBxZmeGZ0V1br5y
6iWxlCrfd0TpcVVQsr1d1v+vZXAvWoaV2rTwkHGxLOm/ofLDmnzu70x2F+YmHuGGBi6VAe0dhKCj
E9ryUhWZwS4YNkljeTKkCZrBY6C1V2GhFMvqmTbfU9tVOFLss4CzS3RxpBAFIy+7ecpPVJ4KCriB
lAskz0DbkOlnrem0znLTOsFsfAgyjyAx2OmeDvnnWXeRwQxHFKajMfbFtH1m77305gMznWmpVRki
gt18IRkzsbWle2VXfn26nKKNVeti+2W5m0u9HSzsVfLhb+QV/gMZakyzogu3mEDGyUadepWgGRku
9MAGk8KDzlhV6xOcgyUlBMw2O3hvp+vssw3ctl5sMPhscxFgA27da1Syl1H2uV5kpQmrZjbKeJ/R
7WzUXlxuwollGaoS7gU2k0gGu6xi/od2FHKKxjE0HuJBs/sVwe7AInOVAyMdCxBVrHlyNEeuiWjK
CpBCr6K6ohR64n9YhQqjJxHenaiCk0z7KeENbYLKIWImFg07W+xndCWsOzj4q8Ryrd9WkKMQMo9f
ybe2b1cFB9SSiIbwlemmHQyHC38ZcpXHdoqpTF67zvC7YG4I34l6dZh3D930+dCSys1/TNvXVlY1
wJJj36tlCSubbc3LPEWpDq8bQtAR6HTKC6kwg+YMjepxjeFbT95HBOohEPflkFQGWef8VNP7R80I
7j030fVU8RtMuzXcISWTfI3GFs1lBF4Jud1tNSTlE6N0pnPTgDtpNI6f/tSQ2sINiSHUWScV8O2/
5vbgwbVawlhNygGOcxUhLBELmKBEuo6G/DWUq10gHi93P/ior83jkPFsp/eZA7VDKkk1Y4YqavW6
vykV7lJtOMJicOCrmW3+7LcldNmZuSX+fChW8V8LxsUDn10MbvbTKh/Rt7dPMp6ZyYYa+CYgTDjT
0QFiLt4vqo+zwVj7DH+cq1IOQ1dG92e7ZSL3L+mRyMIzmJnIha0ZuU7ZiuErkRoRmPiX7pfrrFe4
s730/Bx+rV+6rX4Wz0DZFXqZ9GcxM21CMb2gjTC9vTjHuVFWDUT+UdbkezMuOtIyBD2WPkKS3yKg
zjPRMug7f+d5iM4=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2240)
`protect data_block
v+pl9lQG/L/Q60Bmq8zRB8Y6Op8etOd4y+VyFjrhki+GAp49MWlVrvxpCF4h41EvID19TIv+4w70
3L3bZJfingmVegm23ATF/aCRZZA1Z6wJwv11T3y/jKxA6bxhjnQQ30QYWA8LZGA4Gk5Fn89jrl7a
MqqiUerOZh3n8qDHoohd7Le9z0mNesZA+wlkUnrN7x95LdNyl775HRIagOzPeYqa6QYnOCWJT3/b
JRH+L5x9g25wphEkroKp9XIkyvYAg4WS1b3myC3R0bMfpM343/TNVcPysp4e0zA3kKy7CE4Cgzhs
79jWMwIBGMDj+2CNI+Ie4yKZOXHALC0nT/o9CvfsVEswi4M9fAL3M5RXNO58Df9dRtj9gF1mi9I+
UUjK6uJPk4rr/38YGe5cFBbQRp0TxwjJTQggkAYg/Gfg0PJDhf7BHORsgyNYA3Dvz9b6+cIHlI2e
3sp3NrXDCDKdKUsAx73ifNfYjWUhRrLiZecCCO/ulyXpsXr78B4z3HH6yspIfK9srqi6u2yHBzBH
dWtqQPeBqWUyW3E2BP9Ayhnyx6YaN6hpb7ZvaVWNMZGLt+TIl9iGLRMNe9+A7+gwSDbmWscNdC3w
Md4ZXUxvCyj0y9BPE2zJPYAuyQ2Jep5mgMg30piG8njNyCNLqHUwewC0Aj9kOofDtd0uksgiW5Al
2Om51XB6kgmVoRWQh2Ze52pRBAxbjcO7haQ0vHnMNUdlyy4SJu29u+u/xXWz1MCuGZeKI7P/vJe6
OcI/Hmp4MUnKFNtqa1aUq1kNeKkifoXdd4Nyjv4wvtJLpw+cWX9Whk3CCTGmtEjaLlt7lhRE4in4
Lu4rI30NdhPWs5mJq6gdZZft2ND8CEA2GtFtDx2Bx6nZrN7AUk/tJs1n2mc/3cHXCN4hGDl4ImXg
xdSvDcdtzz55N8U7tuT4yrmKQafHyxcvh0DWgax2GwMnc8Eo5HUUG21L1k8AZHvK/U968Qo8W265
QjmV+aSuFr5B2ZjvbV9ExT5dGwljDdkeFDjQndG8AvSmqzRXty63N80tiCa715d+Ht+TUS0dSk21
9p+4XVsfW2YQVw/DJKYKym3joBfADoCxb4wVS885egG+RUa/Jpz619F0VQDu/I57dPzQUYRzn4cA
E+pGqhGWmJgc/dXnh1Wc6OM2aXlkT7p3UDVqol9o6kzfCp8yhNPK7NvOAf2p21uI4Zj2aUW6tPvq
3jnaxUSw+Dmjcg0tw6lJIQf08EPpk8lFFgk8vfx5AN62RYoEFsqTHfYSjM2GpURwegj5gRu1GgfJ
l3c6prAS9feFDoQVKYUGhguDrAP49vYyUFN8NK4GXJ4xbIR0hCmzgJb5l+Ua4QdrxCSKmtXNVAbk
pZ6t1hESxY9gHfNDQqKg+eFTCU6KtSsvqrAnps2G2eJS5LzzX9no2jJ+S/9O4cG6f03mTx6Xp4O5
BBXHeQe6fu77Ar/RtkUJsWqV2vqyj0a2ViKPHA9q4iocpb69JM28MYcT+jIzu14ECDEHjOt9m4Kk
dBsmXefulbTCXn9UFvsD6kHXTvMVWAw66ewyFcFj4Huta1rXpC473Ost8xqiBazfF+3sFjtKzV2X
U0Xiw267sgaZ8CqvG7ihxOKCjL5xJd0Wsqyk+Uafy31vDivsoa7z6Vftz5P4FPFPIsAmYYX8ZbUd
R+Aex6QgfRuymykadwC+2kEUYNpo8yhAaYvwc3f1lxLYjxT/BzKqfEEAUFsgX1hyI51k8VV2+0Pu
GH7CIE1/9OjubDRTs4z20XJWDIBcADOtasHyitxqvuuo6XVYZrcloAH4znCoitM8ArSV3594Dn+J
eeBgFvqi0yVlalAADimMoQP4KTgrBl6D7c/0nN0aBPJe3wifM0cjSeKfjJtZeEECenLckF0TTSw8
IWTR1zRDButHy413TH0OPhtDOkN5xG9MtLxhdd0Udy+lfaaq3Rm4hz4KxrSfYW43vgBZP2qLSL/B
jQp+BZa9uO9C/MUGAxnfyhJQPapL7+0dsfhOvHwqEKH9TPtEIBXOhM+A9sEg3emK2W41R6JqEYN7
n1S9COcedKMe2e22nBMgXuwME9SJjALA3MU+iaDgfePy6piMp0n9FD0v+eSbuKPdwwZ7r1elg6w1
b/Jg0oox0TSA4zX2gM1zQVol3z5gvG4xnKlwDHXC8rJeo20/QwravpjgzhkQfvEufMAhDTtDleG9
LXeK1ZoiRGkTU1aqUmQ2G4WO3L6JN76Hk6l6+T1rNq5IFMRj66LVhSU1tXI1HB2GUmzQabfR6ok7
XihKfvgCIhzz4tJrMA8tK9TTzvFCRxYvi70SiH64PbZd1y0hI4EmRqnVoRJ4X8ww9Q5ptBZrk3yR
BGWSYQb23LP6rwe0VgWmFxoQsDZAu9F7ZvdDuWzKl3dS4BccQiSjumW0eYaoQPrZQeU7T6Rbe98k
WeMwclmxyO5oV6F5t33i8dLZ5c/bpy0P6wfHc9TkivvN6TRHrsDnsr/bigeiIViHn9r86o+JYYBg
pXY8Ddh0jNEqmf4cbiHSSI58S31qggg6iUOFiyZAnbd1Ow32HB7mzpBZQrPuKgM6LCEyx3OHOr9F
+JVr00FY1wSQPL+BUXF/n+BCPGCRbCa1EknIVm3ary7GjBAuYygQ/0NC5CjCAoAHhuelTT8n/uzF
Jwejuvqhn0tAJ1Q9yQm4jDz0xxczFVcuDD2odDEUshQpR/kbfTH6tHRW1dj4prCb+WUDN7+AqRXD
Arh2TiuvhmoOP9gCgZAxps8hAjqHNQ3R5MFUsEHpS+zcSdy6TL8rqHthm6o3J01alz1IijdzU7yH
KumTmBQTLMP7l2IFkcDR4z41klk5woruVO1yeA23IWi/OOG2rZgTkSLP+dFKpE5xNGrcT4NM0SO1
fPIm9blhPjaWv/OBZACtpJ10d6w/MQVw7RsUg2n6C2H/qhrDlknG7+wlK3V6nl14/577d3LNLnnO
QAH5Aq1+6RSP5YfRG6z7+Fc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 63248)
`protect data_block
v+pl9lQG/L/Q60Bmq8zRB8Y6Op8etOd4y+VyFjrhki+GAp49MWlVrvxpCF4h41EvID19TIv+4w70
3L3bZJfingmVegm23ATF/aCRZZA1Z6wJwv11T3y/jKxA6bxhjnQQ30QYWA8LZGA4Gk5Fn89jrl7a
MqqiUerOZh3n8qDHoohZnIot3AaXSfmCXChqvX8KbLrCtXpl9TPEW+9ZCNSub9AWUavzmD49o9f+
rPpzLsaGK5DTvuOhh6JzbAnm6Rb2qSVrqLNo9lp98PFnc/HpKtOay37WLuEDJdwe6r9GbdpIQpV6
6/+KV6A3ManldOW3NTYjkwQaTY/9faRVXQ6p4B+O28U0FD25XtiZiM3d5I3RacY4n2+IeztkHLoi
R4VJkCBWZSZQyPYJ+/HmyofoF7J2I6yfFH2yGxVnSMQQomYTBoSf1Mm6ZkINPLIcph3Hamq8tnLO
inxULiPr/wJxM4JhvOZagjIH4jLpgeFm/6Yvf2+IObHaQ6zXIC0+/+qtS4pfozisuaNhH9eBFTr9
xtAufwpTFc0vet8V9jFMpPR3MFctq1hw/x27rDBvj+D2QCFfrU3DN7yOQIy3Mz9ld25xvK4MuLIE
qcWx4gMUoeih7KXnVWU5uMJKBoacVp7CtFoH7jZs7ghcXiw1202G5eeS/WnXIxnHTUlDb5nOVAOV
k5FB+fkJXhBDXkWgRNaKt6yFA5l3A91i92wWtVncBTSCXSRQS+NnU0b79sBDsLOnwoQvOvNSCU8f
dIXBdGRfnUt23kkbt1QlUluF8E0mATEKdUDp6/fWhI4O0lmD7JXHjSt6ld2ozsVLRqRmRowi5oDQ
WLDa+C474RNlS66M/WegqMymMMC2BSGa1ZllK/jGA08sVLdh5KJh2zdcp3Z24TzYAmjOmP2OL6C6
3iD/mdOCobW3Ubfdq2TedvI/dybQRq63ZitmFe+Xz0M2d/j/PfIf3ZmxID6OPQDFsFdon3npQy/i
+eItb4Zw/2IWAemrGQZ1kg845vQN2yHFQqDPKXiiCZ+BUexMnBJM3U4YeUkuZFylqUgbST0bZwRP
hsd6JnlfZAA/dCtV2fLWt4yHyjvNDCctsFeo6p6dlnrhcMj4MWwGzxzL8L9Zej8708bMuRLjtMM/
XJrE/TfaWO6ACPlYEegnpKUC3Mvvxa9j8szY4FfzXF6a/xQiLmDbKMxc6z+hLQDVPhFbz/Ay6L03
XdKqKHSbohhOqJpNmXWvtvvALgS6cwkCd96G5TwvU5D1xLQZ7zwh+CtFjP4SnK2I/SSLMzyr9jjl
Yh73S2ILCp9EVbj7Fr8JFJhHOSx3F8R9GQaeZhAV/ypgBY3iPirebRFygXNO7KLSeTOicXenpB4s
Jingbf2qqvS3KCB/d4mVlDZagA7J/UqGrgU2Xzm6EKn6yX/a0QzS1DiW5lECBqjO3Hk+HJwBtMLo
S/QIjwpsuVPbT8/5StHnjnxU3WrVLAG172pt1nUDLvAdlORLNgvIBZTTr+hk8FY3kSSe8QNnoW0w
rOD9NLf+81J67TapQQW2xhn9cecUkmCAb9whciLJVdBTgr7sBDBurJux1nJ863YGis+s9AFXNkXe
bOk55AOLJcWkBuzT5Dh5wCtrQlEHjVETgw1Hnz2osMBiPkjpj9TH2P3BuWGHeRE7j/1HCKwVliO/
R4qp4hlnvzXPB+JteGaeDNcBGIw3jnEOxVY+8TYZw5gZoXok45GHbXDwo84OzLuuNzbIDbYxuenn
DGjUGR8XEAV2YV2XOkDMdPlPyERdom8DBEFF73d2DX5sh7SCw+vCIupE4XeywUFxjQGybkTcuQ3A
RWiNbUqpJMC9EAehCOnrovD09mF+FBoDQJW/odyGH5aCw4g95BiWqIE2C7fny9b+tZEReDVxpOan
k1rHD6GteaUl4e6YoTv026YJcrQDjTim56sdqElT3iLQcmAHD3OZWzmYNZx8qEuj5DMuVFs/pknC
vO5eoqJwE19SMFx8t6xAjqVqb5bP9YLjJ7FS5hxe21/dfoP66kKJi3q+4M4H9enKSI7xhsCBz0eK
R/IIpu5cN8PaFSN/CeFeh993aVdA75q0HMoaf7tIFkXTdhvzBtqEYo8sgiDAvDl5jqG6tClCRCHw
P4hR8IgzCiKEu1pFtl7a4hlVQko93w5v4Dwd11vrDcQOSHMaaIIqRD7BvPkE+GK0L5qRmUeZo41z
CRVmmNFYosbGoBS+lukbs9VNYIYJ86E1p4RTHUL7e9isz4Ct7Y5CSvZuIACDXUWMPIhZH2OWaktB
/BPvyDqktD9Nmz/fvqRuE3zOhTPjQNvfOaI+6he3fqq/bOFi1YSSaqgeN4dVumWAa1HT7/aIDxDa
K/GCMIRJJx5NfXij6ZULGdr0R5POIKWLTaUzboJB2XXyMR/aCw+uqZ6zgFlXMBZHLGTH1dO5r+3q
74Ta5++G7chRoMCMQabxcn/WX+USlQW5KWIl9iRU+0ItH+CWoj045d0Su3NPmB6wL9WbcKmzOqSZ
VdbreJIjgbVuCnZQLQxRQ7CN2WK6Pq8W2KMLuRDf8BCulYoFGxELtJ9pj7hGIyIqQB8wXqKgGHlU
Vixl6CTaw2vbm56F4J6qVJ8cxFafDodhfO2etd1pu39NSq4PpLbLxkAc/0Y2DH2SxptmAGqYHrmO
2Fd6PxVTvitEDUEL0XEHC/fCqThMi4tyRZ+oD/INv0W9pjV+3K0pgxoMowloA8lZqXA5vcQ5Mmt5
Wf/MVDetFi8QvW3QHts2JWsjM41tvDfRwekeXM+dHZlAGzAmXZIRwp3my5L9x8wqEaA2XKSVyYfp
LCCG3SzzKwws/4IgFbq6Pa6wHoS+NjhvO20mzM+ZuRaTRwJf+XTqLd7BrM44IJTb1qRjBH8pEX8l
i77M6O40aenY1OEJZRLiiMrzZqNhO6vI62KkcF9iBHSPaG8GC8ZOdHVPchN84tK1YyCU++UBnhg1
/3IwLfxTW0okRUq2DL3tsb3OxzmtcURxGvSRXR5nyC3j9VYdHVnI8Wte/wndRIAzq5ParzS1Hyfl
MOu0FZx7YZVGcEUmDPCZD2E7GNab6UA+lLYBx4KVWw5pF0nxkOu/xtAqyvb63Y4oLjp7XrRhhj9h
CgIKVvYASw2kK1jKYfFqbSWNF2wsRqPizg+DlC6/ghWiAhwc/zAre6zmkRKCKZK2uite4bmAxSR1
43PJqrf/DVPc8NIvy7XBAFnSJFMadQmC+hgTjQ+BOYAiqOFdj7GYACw6lSSmu08pGvADgsbpXHes
J2rurY83uWSLvd1B7mJh7BPmaXXgPUeI8fEAZ1d/waKI0q+UbT5LjrQpLI1i0+68nN4lOXC6aFIz
IRBr5ewlFoxd3uIEukDdrHAO2Wg3hnmFdPtLlObxobLR8FUCA5Rv5Dbu+7jcAnrgvr5I9xFzPbpz
vPc3N/ImYyUOEW1HfYcMvz1B4jTP+mKBMUoMh82f8oVVvomCzer/P9pWoZIo87kBu804yhHHUihE
ZDJ0YUnInNC6n65Y3MtFkRB0h379cPdsV6UseEgm5gwRh8a143zUMekIxmZlNIQy6mz2u1BFA72S
yaTvimXqAKCGZD26xxQxzOeiwcfy6M0V7y+FzyWf0QKVWa+xTakFoBwJOfYww/jjH5lHIS5IYgZX
6UjrvX+emotK5tZfDRrZTaIXugtSOieT7eEGXMyEb2jaUfNdJJbxaY6stVQRs7c7tudUTqibl6Tx
jzeVSqQlOIOwSAMcprdg60qOgkjZg5xqPWWtkdJTQ/RuqZ10o2TcGLn1nRoXF4AfBsq7Dssv8vfN
5/6iEZrYATTS5Ak/XxwluxttxSVcXN2th0EtOm+6io5ootI8hPloG5S0cGQI4SQcllVmFUg9P4S4
Jg52C9/V2wK8YxZByYQ6/mSNaNBEYG0/h1Hd1ZdL727HSu488PTu/E5TL3lAYmf9q9qZIySo4aY5
dZTqYYgilvjHzBtcMS1D8GMT+PUT1zeVWjwKLxbwj+fExnMnNYVNOvVEpuTCXFt3W+q3eNKUuk1H
5VxV92zmcMH96hSG4mk5nDzW/LyxpBajlu+V6nh69UbWCdukdETdWHWaFA4udir+zExmuMD25Apk
C66+svKgO5LrjmMkENWVeAzwSGT2bqKpiPD2M2h5u6E13ufmhjblid+qr8UN4nIEI9MgxUkZx1bH
oX8m9QV6ctNzEU3p21lLtU2VEY3CwHrPLtgS4OQnPK5mz+/sXa6q+w3WFTk+VBZeRygXxYbVn3PF
2uCqy7eb16gWZXDc4c+VMBCkIlJtRSFKfj7QgfzceKC2t3E33//UWjBJLz0Inpm6h7rAFm2JZVnw
t52Zou4U2P7piCwJWlPZnW7z/i7WyR8WQpregLcb+oA0ZCTRBLSui/dVbVfhCdQdzSqKBi8tF2Z8
yWvuo73NucqizxpzA07CHfOV0zL9YN0Tw2F2Vzx1MniHoKT7JvtArGLBbZSxg6LbZrSB+wBGW/b5
UJhf+BE68bWKERbNrBZOP6+RxAds+c1I4cFsAKOLL5Nj/Lb9D9SbnF9VvZCjOx85ijLw4o25j25r
z2/LBNbfH894RP8zsVaYpC4TyNfiHlTnBYssrITxkDNqA93nY7JtJoc8Rcc5o5mWuqSeAT0XH+pB
JXn4FNEA3N9nNgG+JxXfOc+IlSnRKCndd1YrsHrrbIBxPYnFEGweTzM8Lfp7bbuCq4b/sLPUC6qJ
yWdCSyu1mLV6yKizqHfvZFI6R6VL+bahi6Mlx60JQKKa1v6LeHvSFbeNeKlIPwdoXziHM3j747JR
PO/2KearDed5h8h6xGiMUoo9FzQUzqLBerA9gUhrxC1+N7AFpoiUSFTpokQWlA2g/ANPcYB5fRUo
YkX9OZf7kLnlEGODQfQC/cSlBtIF7ITzbaXOkh/Wphi6lZsO+svHXUq4Ym3sN27TeoLXkS4HUS/h
2I50o6MyqVLtcDFCkXpbfUW18kcUl1T+ievnugWp3p4nROgu18dJPYr9jKv3Dn4fjqaR7d0tWRi4
uDOOScZ/bYi9sXVoXK1z1ILfKlraC54sSuVbzMvl82jpZJSXclS8OpgvmgYz95A+BsER1QVJqQA9
VRcgz6mBjJbhsPSI30n/CT96eJC1LPnJi2yEu/l8mTKEFquH6buxILK7wt6lbU3hX1OfavdtB2VG
1Pol7rihdTt3LYiTmaJo37SyQMfG7ie68YJmnmpoVPgwh1jrnKaL+bqhp9oM5IcqdG905PI2IpAB
i8Zm3uaf9dvq9dAi+uHOl96Y4ulSXwzG3lJwX+rpMNC0pqaiYNlAjVzaWNalrtqPcviXf7Clg62r
QZLp/WNzYovd/r3/U/rlKHHwrgsOTYKiPGKHRI1sv8EhYQKMocgVd3QVol1UjGD6JYvkzhdhMbNp
yi+BOh0Cem99bOp2YWbwQXAAoYU16Eik1QIniakXdQuwwTDU8P0htlrrZiSdSgdqz0o0NFLKbOec
yiwywhY+4jotsAwrnjUL8Y3yyYwm7PbtK0mPK3/Cqa2Sxt7TXYdz0KgaD2G17GUq3FZZjZ80fNJE
N4n9btx3JDK6Q7DOe42ktH0RUJpnOX3Bv8NVDDjorFfES6ZKDBgErVip8ybKaq0K48PKOxulQgJK
g799J/aZxLutB3jInykazkKTVGFLscjOtkPbtVejcIjHmHg5PybKwTHWiNgm0PhJ7pjkXxoyAG8U
TlPS1qBwD0KFG0CBrqXmrYS4huTKiIk4EYEbw1gEvyVfl9LmvowC14dR/oZxR9w2pXWWadtTssdY
oupDq/Ll60EOyHcjAVKcM/UXMn+XxtQ2yAVjAnViMOQeDc2l74SCJjDz1FcNbwceW47uGy5g8WM6
g6V0F9K5/GY0B9qPcBR3b/DLy4nYzyfz5O3OIhXg61ACsGCM8eNz5AwXkZi5HDVv0yLolyxEkDwm
t8A4QPnLmj4OSXeiTPu9edz2VixMqjC1gyu+UwSc9nJi9ucjTrn+HodJdC+fR5V090cN889XLBMQ
jDpFaw1hEc4gMHkghNgzNilOS33y+Mv/P29BbjOXXvrriF2WS621wQs8PQzfpgH7M3cpH0/0Fzof
SZA8jr4+02EIk1gs0UL4C5NBP+paBUaPM+ABquRo0mini6PumDS2s9CswL/Nh49qeG5q5L3nrlN4
wtIS4AMyn9N7Hh34+qBfBTMfEV5rOk+Wl2OWUebVqdYOrnXcichkJ65d9jSEn+4T1modI2K6c/so
ZryMij0TGGqcIj0IW1E8sG42W8CwZCq2nviEwo8CHhK1CqOJWXAA490VCsr1fjhUW14e5xn9fIyf
sBZExGEtjF4wMo5eHNsg9EAfCxFgb5TWUV5hBGD2V9cD70RfsQJ+ZkE09d1M4D3bGRzM8+ejCiI7
2lvNe8ntpqp24GmAx4idD/eh7il/dA1vTwthaIa0s2C1flAV4B+FCWYu9Axm3h3H+hDxQGuRwESk
YGN/JnEU1OzlOkB+hTR/EwTHmf+Ig5Vyx8xOWevAA2jPdinksIDFWBAf9pEJtacBWehUF9TMAi7Q
d785FHqRePHj7+AMV8QsOQdA1LWVQqtXzQPwBfC8ssm+oK7ArRP0OEP6/pvHs/wIhptXo7pz/mhe
rdybclpsBEi9+zVkWwbqPb/ZbO+u73geE1/Ibf1U2/99S5h+6gmabgLFvA4Ied9KEKec/kfalBFz
HgIfUoa/CQ/NQoYiybBU5n4BkpAPPnLtrKNgMgqW5VpSyB18WfH/x9qg/1FrKgzyyoOtlAk+1JTO
BBYYZTXQKqqOlogxV04BsS0+Ltbtd96T2o37TvNRmyx1eWHLfjnGmNwkPov8XctrsfK00TMVjORz
5jLjAACi2yjA6KyZieUbe1hKlyj9OHNUHq7K9jncCzuNupqhNlFdEzdVtbv5u+68x4MH4j2tlrsA
LgGqx/pJ8QbhetjzgUnv6DxCYfr6J6c+4MIdrRTymh2hs/LH1veY3ZevX3PjgkEyvAVzIpHXEDPP
mrwQnvBjzCLri6uQmq7Zl6kDr3PrTLRogduq3/Zc1pooznpgFJxFLcn0U+aGiGUIJlSktFSOYjLp
w8xovTZO3eu9MSzmnZHKpubtort1UXpYxi6KUB/nwGb+3xWMUMKV7eZWjLa2OTqhUH2RYULmGvKy
aJVh5q3bTEAjYticf0g40VqVdVh2FkmKuVtApAo+xMQPkManTXQPcHXrVTfGa2qqjtc+hcl5ct3v
Cal3rtw9i3xMu9FgyttzETz7f3xG0K8eQwmQ9y/GSLUF20zx5oWkHpqyMPJ7UZeVML/y92Z86P1W
m87wpb9RpDLGY+j7bk95pysTftUFYA38PST5s9fMmd99D3zNyWYU6Qn+QxLrusHDh0wLVongwq23
e7cjKTy551yeDspDACQneK9x+Xa/NXxa+vmUffgq3gsGhVixNfPM1XeqTCQmxpsTN31yDpvKixny
MFnvkM9eRl6FlbDIBUii9p2gIUD8KhpyNde9wUC2YYfLLHEC56btPc2IaxxepAGplHPgofmtHU42
M3Eqywqh/XvxXjC9eClTu/AYW/jlkc3B4BpWxashaJyCEtgs8tJyn+CcG96/wu5LqA29IGZAXO4K
1Ekc0VSTXxByxcEEWFEVKiqt6JZMCKnpm5jV3ueUDzmuTOTjGcKKkNN3oGROk7aprak8bNMDbQuY
2r/wfxfwl7HTj4ricyiV7kPVo1wcUhfqTDO9CSPeYuT8s6ZdZPV+TjtBo8c5Xas35f/2GzbgcDUe
R+zH8jQFrxGJCEhfMe4wuDkCQrDzvp5QzwGl7F3DFv2RvKcmFmnjpjW/1VdCfmy5AfDBkYO/RS9X
9kvfSxaTg4H0J9QAIf8iLQq/oy0XkZP4Cyzctwo4SlysXPlCw2qgGTry5l7NMWMdCb2/JHaHnvoP
XAQRsKi4hXNXKN5SSwxJIVHRUOvaIP3zMfQOlY5Y95V9I3Hq6fsRCB+5Mpm9haENEm1DDStdTk6z
52sTunou7JGvIf8ZGArEkHijSUDXFb/1ufwInNsVovgpytiSmAo96q/R+Mmkj9IROmRpLLv//bZQ
LSxIToBFFzXYXFxA2NO5AUOPiixiBsD1wL10KEhEtEykUWaF99uRwpD/UvJDLlkjLAn61BSxAiyp
ot1rwg2HwgZENsCXZyez8WLpq/lifl4fZ92YY+l2uEruM34UT95apFXYK9I1+19grz9cc+m0xDoZ
Eya5XVNYgTOmjx4087+Dtax0bty1NAX4/rpgyFdLqSr4DSjhCOSwQfgtCVUpHL4lqX8QylYNECDc
qw2Roju9O9s++wUqaMYlI+f6bgG7wG5Bm8qBfx1D9vzO7ypQ8ZcZC8CrFrwuPOGrYV5LVeG3bOIt
ppP6XIYgzUVbfc6BXMHiVH1TiAyP3Dij8u0SIDppgu9Kpl0zrwd4SDFbsvHtTFFOEoPnKt/WXAhw
HNnKBjsG7bphieajbiGJg9b8XUKk/JUgXXOrTAE2OtlfLv0M9qToIkb4qdPMLvoZws7ed+YT/rX/
to+2pr8MvTZtGbCJr6uxtCitJhW8ywFKQ8DxJFR9Lepwr+r93seYLbM9g08bUW/Jcj9g4H121Hjo
pbTVUp5S/vf4Hvk9CEYYTRwzPG5dIdlW1jQ36iT42lVD/LnGrypls0Bqhq2L7cUUU/Q+HXPVLVT8
KFjZghUIt/orLG9a9f9AM0DDfXwy3OWxpIavpd1ZAB8HWOdtsgU24H6rvIv0VYjc1u9et3mFzAq7
GpyV/7+gU8vin5iylmCSR9E3TiWDbvtVWQk3ud2Bmu3Yw5rYSYC1spre/C0rA0IIDzAosytluwBr
csEZ7C6Mqeq0w8VhZNV6tpv/qmQBae6SNItiJEHv9Kd98SUzxR2/FBVLp9kU4Doh+0qQ9vi1j9i2
gYDzECXjDbLoEePjcM9IDQbRdAtCd0kQOHLuzwnKVrMu13cqJXWt59KzOU36qGtcHBcb/fqdEWqY
yrCpUy8q3WyTGnAUFt/Ix969Fo1ebMb0D+uRLPRDvz+vhMLTdtjfvSJC6XuHzWgiU44s4EhfcJJW
mCN1i5yaXY+/7/uBSPFTwZFXyCIV4NarQADe9z6/SPDmtQ2q1/Bz6LfB5IfRHsbw3npxmULg3x3V
GvoU7aySMMSW9n7yXUcYvSvBHfrfVHwT71mskudovZc7tCQK/1zgJkek+alocENfr4OD/nY0Hn3o
5kNMR2oQ0SxvoJrd66IrS1s76U1/camSZhOvO3c5ee1Bon45BsLLEda42sBj73dhZaQDtJXqAg6B
x9GZo52N4ZHhX/DU9gR99IFWHzcDYH6Qxw3ul7ukdVvo8zYJP/b4ajYRdMClA91esEBA5QocWxUo
dZ4YRcuJKQlpk7n/U/UrVOUL6D8ANmC4ObjNLFwOtqN33uAOXMeI+y+l/tNicK+dBbbwWxhmdQ0q
7jp6Z9ZnYoFB758H0e3dGhMExdwX4oOF/khDwwTvdK5xnQf2Jy3HkddSIF3fpxDfSjFGc6nVDe1O
dto8x8q32nTAFju/icLLnBZ/vxPuZOnb46Uz5KRWpS91/cnyCpKWdwwQftOSkdZjnVl7GZWN+XhR
JNpiJe+yr/3ATRYCzYthDtUtt5BffnM/tx9HbEGyNKGSq2Ulvgww1sW+6082gUJv8QW4pQHeWn+a
WaKxvuS7OVu12vCwfAro1FBgFd5bDC27FxdVVssEoPu6SJLaoOdKiqU4Mu0bMFdBO3zk5c0RiVmC
2Y1W5ax0lxVt6Pt6AXobqTY49sKqTihiJgNufpGLhqrYvnyDrnBBgr59UckqSSZ5uMG4NXsdwxfH
zPmIOk8mzvRX8drE9/j5Y0aRyX/dCpjA0dfPOmj0O+FUSQ3Yd5VwqyWPEPHRRatGtePLHcsfAbJs
u1umQhPAmtZysShD20si5IHiwzj4ytaznQ+/D6dYuW9UDSTFVEX/c4AAZ9CHclXaqyRhyxPB+IOl
KGxpSZ0eeioFDvgpmIvehpZek0KnH/GPy3vX9slwJ6tSIALTkHaZ0g6G/j51SoPAGi0i6/oOec/H
eZPYvs2Hp/WtIAZQH1CMZcAs3xy9vcwswiiSBqd+Huh8GFOexvelBSxd1sPLWhXWLvtggIRnUhPU
tNsLeQaCcb2i3sa2K8v2kgY71k4+OaZ8M/hk6uFCNfmOlQ2EZs1SuPdRPpfF+pdRf1XVgiHjdwBf
V8EsEbMrsWUsOlHVZYQfWfUbPwwWg8A8qQmhou1iiwCQuTr0PUGf+OPyMLx3POb6GLeMdg5sFjb0
gST2Iqqcx3s9WgKHSepiA39D+wLUe8JvU8uj8vNbqb4WOBo0Berd8zsJUyO4a8zEJe55fqt7Ym6V
QoZzBT5n9F9b2ITgs/XXoblKDu9PiOaJkDI+YntksuORtFjjCa+VgCT2JWagOV1f3RH7h18P+frA
cqlWejTtFUgAgLsr077DdWd/Jwbf9LU9dJSFOEY8tMkB6Yzi5UeE/WcxcHUJo4oMZiKVd/24m8r4
nkIqbp2ZOIjYfHtDs5wr9xaE5oKG2TUH+jDznf2E3FPgV0G+ftDsYyvarkcpFmiXMXcWndfOMhSg
tAkLiZLHZ3Gr+QExOM6c0e9UWhUbVPzsILW8LKG9AWDK7I8D6Do+WHYeTlhMskA44Q5XgKR9i5CU
k1V6GGxsl8VyzowXhvAvv9FtaXN3uxN+rFweDJqtkOe29QHbBbhXU8o66HONiyV5Ze2VemaDN+QT
dQvRveZwppQm7D1QqATWOzaxtgNtQMC5F3hxcD9+QbhnswR9kLBMQBSUMgCPaHxenVNrqu7zWkj5
wJE6BNN/aaqc2o/H3JqHLeGdGFZltS1zPRdlXp55HfO+XnzaX7GC/8MCm9Hnk/wMNwsa/VfXg2Rm
MtbDp0JpGu/v8ZHKngBdUSp9RAGWFe+SZpovLIVciFViNPA4nxvSEnz8t8WBZjBEwHrPl0pCiRqT
xbmuSBISvbAiQOQvSPmftwE21Nngt7W+oezqgsZLJfJLGg3Z/nYI7NpD+jFAKLrqQOsF01snOodI
cOpm6dbTfLCc2Glon/Ck0s6EsK41A1gwLNIagPSBeobkQPeGjiE6fYBzntdOV7YhDHAMzvGiJvFG
w6AZ1Y45U87b03H+nRaDv731cXDsZZTJkNwEXguBXpQcaE19QQoLvWjp2s7szuP39UXsdlTPNLZw
6319ZnpVCvjrTZxnhYyD8+Z5/zgAHZf8Fc0Jfx0PFGHrB5CBkzLheV2WSGCC/UxKb5Ut70czXt/L
yd1/6JMcEGcp5bQiIx9u1cJ4GUJHpF0bogvym4NmxjmuLKnC9bwflVIGPtBprzQ5LLloxjaMRFHt
5+erBDFDGT4XPDxlE4jEdoEMcFiZgdnaiGe/+ua4N44XxbZPylrhM6nGEDo3v5V+qecigI4gO0sB
0voE78BQ2HN6c62Mgl24oAH7tOehsbpDU8tYpQzMI42ue67RqWkw3irAS37fGlUexrLE5sk2jOA5
55bnCGDaIhXlCYFlVCZnSZWNVFH5XoLJoxlZL2YdzrCRBFGmb+lhKGIMrurqgZQhzzU49lKa6nC0
Y8VI3XRsj50XEccOJLsLTdh3Vy3rtJH/kWAGJu9YpZ7wPgSBiEU475dhSl9eWWI3rE7t2QLTfb+s
k+88tPLbmCh3PlFE7FRHvoS3jgdkjtVz7aba8GwwhpkNejz1V2W5hgoakLUeOt+zgIJQqcM9U6BA
DrJ+hPsn9XjRnDydmLJ4TaMaCBnuZu3uA5GbmZDmuV3txTVDIUU3sJ+K6ygwVh+N/J4iDF5Tx0PW
MHExp5FF3Sv1PpJVWwU7cBCB6eqzGJPTpAKklgniqc5IgPQGzvvvnZSm5doGroVOXfY/j2hgBeuO
faTX8Fu2sQd4IAWbwsfx1PMHM39y9t8LjGrqeviQ5SkpK+BvWu7YFa1NSOfF2khljnNixjgfEiG3
2a6jI4637x8+93tNTUVu7d8quvEJZQnyBOqsDdrj8vNMGLJEP79Fag0Bp6VUjOpORGBkom5zrj3b
018tn8CsXwWv8CD3BRrI91Bf0PSpjDFD3U8o4ywdz/kn60FhbcacwCfdiYzaRg9FklsNQvv6Uwcn
MP5vL9a1m4W2lrXOZXOP+ymluV+7FTIDSRFlgy0qJK5k0Z9Ov5mSsVWmA4AJ+OPqE95oWKUG8Vqs
GKbMr7+cJgMlDA/J/4Ulj/qTHHXYxMYSXkohYUu5OtSOwiGz4Zfzt9EYQOoQQPgK+AechdcS2sZj
sMyM28qoi4szpF02w5igc0eMjOWEHx0Vtw6NeYME24rrm9ovOyRy9JIDhGiHaRTJM6ZnYUKUaKoS
kb67YjQnolr6rHAtT8EAkG2UkJGV0qfqPBWALeP+r0jNsRgr3eJS5/+V9mAcxatEdM/uh6xWaOnn
kpLGw1Jmjgs9kJiCsUFz2WxK4leV+8FWmNnapAFSUeLBRbUOJlUv7kTm3ep9h0Hpd125V269VHXb
XYw2yHIB6J8BI/a2O+b7tEEhTKw/2jzhrzEMBboUk7h6xJ4KVPWnVF6bjYh/JuYQSgpkCB6lEIwd
VY0uCe2Hkvs3BjZPENJvPbBGATga2jWajWhI2400fUk7mULDVh+yUADjPwW4TdWfKKgvtdU7Ydqq
syRYX/gRLiUaEaaRqGtQY6OL2uDk1cYgH50sOZZPTt+ib9cmo6dq47XP/I2LrXFTCg4OO9ZgPZPN
gsmjHc+qZHFuJGUbdhAuNNy11/IZdZd+nU+9/SDodW3O9sG8zUA5Tqo52kjQaJkAk9pBOWAAOvHs
lX5lHQMBrsoXMt8wYCK2mmhmM6vliOYkZ6mayoLNlfnJZ8Uj3CpQBw9ivwtFm3jkSy/98jb40Txt
c7Nj75JDjWiH6JYlLxzklKEoaiXx6+RQTB/DRcPcg2vff29Zg/vWKRw1zaHejIz+bGVCtNvHBmZ1
LZvwW8ssRdH7RuicOReanOMu4PmFET75yjsTTyuPLvQnVKwEErUVFzDZkDgQrNA+ub/puc4fsZNJ
+Ka/3sajj1Ze+r2hA2Nkf/WoTDlCaFvCCcc/QqSpXbyTg0xDI+rLF3VcKkgN7otuHmsAPFGt388+
QGFMkguM6+n5TRmsnw4ioVcKYyfuYE3pbFDtXJNA4oBCihvxArChJ7UQ+TUStlXxKUCGKv9u2t73
9MfUqfur0aMZps0Lgd9f0Pi8SMxkOkuieD1Gqgop1XoXZOHso0i6CsfucdHoveubrf1WXt5PDX/t
CZya+E2gtQbSR2prv/Hjrl+cVUdlmPMmN9rBaj+CrMojcpiAVwNIcP9Z561/EDxEf80YiPY/li9U
PLcrinuCasM7sRHKGcrVwC/ZbUQVM/MvXd2pX3qsWRJCuwxqHoyP5Y30oOhJlevFYaHqyh5kQ3yo
jkVpvkLM5Z5lw+aXOKwqrOqK2aacxns8agmwzz/Rv2TqLIsp6kGcMiRCDmMLw1RqAOsrFp1ES37u
UP3TiQZs+oPYDacP/+RyCIdZ1wQjHmrSjeiqhknggcaBunxAfHgEjf5bvDFR1Ojj2HB7RzR1tAYl
93HeTwSYOpn5yO9zBw3qNaW8Yht1h5KLbhd45hZ94iRU9kSEgOpsnZntGMGI6CAl/1wEbE6+wgYN
QyB7ojSAmbZEIzlPMVRaVPg8AI9cY6oVWfyxy5jPCi1RV6gZzzUMamOo7rvSZ+3T7cA1fgTOx4qt
zrYwTuP5sSPiEQNK0YfcDdHqtM/+km/hOiI+Raga4/sj/KSpjhHdPkNlkO06dzo2r65qrS8D+xlm
QOn0Bga0x+A+AGhnIz5ODmBaTCE4gIG9Mfjwlkf4k3J46BqyDQlFSyeM1qfUpf2wvW70YsK9H8i9
Hw/iGzLVe+RAXVVkr3TAWh03wJDM3ys3uVZbIUdzeZ9qQHaTAf3py5yL7OD+uTY5hqpFnoUqTXqV
mBbBgQ3NtFx4EO0uBvKN06QF8nFh/OKBOajIIJEy8coBgT1eDqr80MNFNpCmCh+4mpEGvr/kdVtQ
vZiZ6IDctksQlDX9JhqSJjoQTah9lbopOH+sodzlVYW+8o670kI2X3izJBrbBy5YqeiNCxt8oSNS
JgFG3gvcIvTW5P/9gefarBbt53iupULBfFWUGC0BXc7cgsAZnlaSn/a054wJX6mUHZYpq0Lvg6GE
eBKIHj2TeBxQcU5IFZEiKQYqnUBz7pbwMAfLOhtntsm8saKgJ2TzVth3yXklWwTl9k3AKCGVVmAC
FDTWjeWfUr7st15Xin+ngX/g7+GgYeEl2DdmADs7bIHuqN8YkvEaF9XgZ24JgSYbpMVoM+0p7et6
crRSIE+pvqJK0HR9+VKS3xtsHSWzKIO3oSRfCpX2JBBBgynJThvUMPmmF+WtxvOi5GpH9rk2bbMU
zP5861saN6Af5PPx6bcbVVjJEfmzX04Lz64ji3zRJcNNYnjcwfvnqA08vZsl/wmA1c6nTB71tJzv
NJyiUhTntrtEQpZ4Db3F+kon5Un6AiqF8Qvkq88pVjgl3D6vzCJu/9IpksbfRkcE+b5hAbhe+fTV
0/D6fD39afAKRJd2bpV9+zj8Fi2GcAikRi6qTloRCq7nte44i9daoHsNU9F8IBJwROuFYPrRJL2P
KMH12l/+Q2vY+Fer/J5EfBf7CIQ0oyE6hrdMCv+F+7yvXxDSAXhYCcCgLcROnVsjPScz0pHEtRye
zUoGZpwueejzfjv+AcJDe53F2n8LRnq1sQgP/g1TpOD3kNrd0Sb/A6ozNaXkKDF25LIhWXoKdVow
7Zucx75S/Vt/qwciyvnsBUriZXFbXVPlZ0l0VXfeSK+oPb0DWKv09CakKuugAH1wHEUBWxSTXewR
g/qBzDcJNw6jO6vg1cPwWvhwLq3jzrsSelfzZVBUWJI1mogIlUcAZB2CY/u5tpw0UYrEciVwjUGO
lpSdqYD1XtbBU9tH2GlYNXu87KH2jzjgUanDQCPBG72+coEgYSjLhwnjV1y2ZiWCFMexKTp6KkfX
qjRoEUgwrIgXhFD+WrCTXC4Mvj6Cw8e4xhQ5B7vtAnldaGUAnDTp2Od+UcLt88gDFpE21HPYy1on
vC/fXX7uDzEA2NMBA+edPBOO04/LPd+MQpMr4v2jov45g0stHBNZk8Z4cga3je6wC6ijPqINE0FI
6a6QG8iNWUMAj1wKbapWoPusszUfeD8uOPNOQUOW4W/5KxC/eRQBCwK1EBENvm4uDfEZSIqr1Is/
Gu1bRyFp6A1WJAnL/ZUNSaENDTueRZtfDFhlNFCllZolEbyqL1xHTl6RIcJ1GsAUkTy5qFkxM9m8
uZrFOk2azyCJhHn3k59l2u2ZqGxcEajn6MSy6KLzM+LTXGg2/NbuAd62H9qj4G+v2jHDggYCQP4t
dDNCYGnyMURrz4mJ0OUngJ7/o7+mcBUKduZFcb/GZYtEVEzjFwr+Oobu9iuXARiBX1GfN69470cu
+3Vv4FjahUl6DNER48sSK5lIyMBtH4W7xpN1UJNAibDwaHc8hXr2sxQbjsyLyEC8eaV12eevbnAd
dNBswp/PzIVctoqtOA42nWd9XE7xjn0RISfLLdJcQJyRWlSDFabfz2Cfpj0AaNINB3Q3U7DL9c/w
QJJjsGFR2t1BhfJ3RUetD7HvRnxSKBi8favjNicwSmCXCYEPkYKiRE0M/3dcIYiBMaXmKnwScKhL
Z62bsn7KXXHTX+T6q0vPLBXmeOnvipMdq6Ruowrtpu0eRMgfWyOhZqhtRmnKLYg8AV8IHJZ3D47u
iC8VC6E+4sUMngWF2lTABZmgiI/gZr2GfBDEoTMpSH++Za6SuOvYocdR9JeK75Ubnj+7cnmHr3Uw
NemffhDrUOSVjMG9qzC6DMxgkwTR6Q/Giz7Wog+1Fy74VgOMpE7nTj8+Z5H48mUleVmW6DgSZ/OM
o9RDAlQvEU3+5iVY3RwqbshnNd8+u69+awH3AB5fRbRCxeznj9BK4eZdr/Zm0wNFXcs7nCmPWUN+
4qP6A6nh0GK977qxKSlQ72Ny5mKzM/Cg0Yj/P1xNdQGLWAikXivTbnH2EN5XK6JSoaVYs+Hrosnp
8cEbEeRWhI7ZWh+nUxz6B3M2iZbL5Bsl5SI/7xtbN5ps5W48PHuXp5oR8o1h7MUQnVWdCaazsV3x
WDJOA9Avoiu+5Qtc9MPDT9+zaTlfrkK9AiUEKM7vhWpb4gNZRO+M/qLkcjRBeY2fxbcutFD/uJEu
71RgdUuVRy84grTR0EOJ35ZxjwuBLeBYrqgE2S3U/5VDKLIIKyUhHiMRljlyZ3kwiWB6yxmeLcD/
I7GmisFrs54fM+N7z3CgcCCp1UQOlQhxW+L+TwytATvMQD9TEGm8J5REtbynms2c54k53XPeN2A9
nuphWL6pfw4nfc5JEDlFKdQplL64yjgklXa2wQzrdtUNFGWDMloW6CVmHjw0TJbIIRqg0yU4UUnK
6Ax7C2fiuUHjKcv7W9YqwqTXA7sWuouNu2v8koXeTNvY6KZE5pBHk3iBi8qh6ceB21Gt6B9DiGBr
mKuGPibaiNYuvxLP3VNzER6etD8E2mVhvgglNtkWygXqtovsBkmqHwXHBdi7QC1BULScDfH20FIU
2iYepa+zBCDqj77YnHWn7cI18zhdgcBHssV96D+b7KzX27/5pNTiYQacFZVyyfiiEAnsvZOdjDFi
L6XgOadoHY6s5iE5cReH3BrbsX8ScybZZoJUFcRC+jNplXqLfRu68sSQd/dnbgIeVHFkNDArHxCd
iyVRHqx59+KrBzAsEEEcxRV6hwy1CGc43xCbb6fIWnvvXhiaDMQhmfaNzFaUhnDBOQcf3KZurfPM
oO2LSX3Jw2bgreZEs/17j/MTtgFzRTlbeqMcWmAFlLrLkzoDPT2q3TmKwSeZdMy5SbV9KyHNTNMh
ZkuDqYFG2fmVw7kjWwgdIBhn/OfJ3MJPRRA4uGqFoH4vF0+BI1Z9kSH2sdmKNsdDMkcNeGTkhZhG
A1dGxRZvvFBFLhwrzxWyttXDg/5KdiFt381KBD17h0hJsgHOKM3jn7259u0XB/+kT3dGPkPnqAPk
kqbfuEbWfSwGafkUpngv4j9zZCaVgfPzqSaaNpDD6iXn5QUb9U8q25BxeLtJD6NSYJC0tllDgpue
VVYrrBfgzu3FImOX3NBuM43JgZd4OFUGEReVRsPDQVflB65nXcJmzJ6e/NyF69rgfPtf7Zh4mJb4
E+HDE4sHqB7pAp0FFlLr40nNHoUV0DVY7eZ5gao7KiX5FwBRbwnbaY1uMRVpU8I8XS7z4zWUQ6a/
zDLpVvUY1mJkCeHhgWPkQ+stExDXWaBreTgQZhuGW601XzLhJ3Q6GXfwV+lkl0O1WtrlTYbHDkjp
uw4w1DCIKyp+v+zPGDY8LccQD3PZ0zKjh+Xrrkun5wK6CmAbsleggqfryyb0klzWtunqwsbCSOOe
ed3voHzGa3VluGqItFTXUMUqTey4rzvc1qMpD/Euo0vHKz6Q610hBMU2fvZ3tnO48epbIUGj3Y/R
DWxveQVwk2D0+R/pjj4Tk06UY9L6s7Ks9IAOK10J/ZO12G4vaq18x9bjj1zPi7KF7Y1363LO3nvu
uNWEG3B/CKbBOUoZtWMgF38+pu2rUXSZ+lWRwHgMhgN6QvQOyG+WqxMbBacUKO6Pf36Toh+JRmPX
+5w3q1E/UFl1jiCkZqMcRbBrjF1jWW+67ZTGkWJ1ilW4yxCOuIFExRI1j9y9DF7SAuc7pcyDS2nR
5+8MwxVt9jL6LESRmpntcbKxh4YPzU320SOSUqIBXPNrnrCugHqHl1uQVb5f2kOte+blIMpVt6O/
zGHpcVIJ5WVvR0ZEtld53nU7WCXkXRIC2OtouzRqdWW6o4gZY7WejT43hnwbAoAgaUVDit4t7EpM
jASS5kuMEYTuDxpVeRF2adO+VWShsDzvB7WyUbqYrC7f6N1GNUBD5vN8y9KbBpuae7+ObCpGi8E3
y66psfKneAkKQTMvQcCCdyfYJZrGFBVyb6+bZ/yXMjMtWYQixVykpKIlzJUD6l68Mq7LW4qKE0W7
ihEo6GV3BPkBonKClW9neKyCIzyVsPXa3c8VZ72fk/3Lgyd5914SfVknd27re8aI+e3bawJCF3Zh
/ahVsJcWmitUd2oIYPNVymfZLx3odCT3/a/46Vf0h/GFyI6sqKCxuQfhhQ1CpCJrLIsm5mrr7V8s
kT6cTHXpVQ/oA6WBsqdOX5jjY2KT8b9eZLMZDWJ2dGmM+bB90dTEj5VnM1ZsDfBycS8XIYm7z6Gj
T1plOsn5luwHa+eWCZ60xcFI1fvcgwBa5iuAXGkFccMFXdtcD8ZsOIbLtHz6Xfm3q5EDCImmT9t8
hLLCJwId75zUvPQxIz2Fc2MkIGoi9+Aj9DGZizTcklaO1CJwSgj4CMiG1Qb1qkj32R+ggZrWD5zg
8WyIPa2yNQrzAOfqUBRzaRzKIvltneIe4XMKgNKHQWJN8NyO4XRwh2ylXLCrqt43yavKBw+Cq8I/
7QRE3YVo7J8Pi1LIrPyERpifmbpSusDktqWK9OiydhHnCr3OTcWsVp7J7K/SZaMzDZ2n0PlABJ5L
064V/oa6Uyz1XEPNT9yp6YtD7PmsmUe9xPxCtIuwC7ZT6yjQbcWeeRKbogJA5rcoIjZRwAVPWN4H
r7TkimzdQDS8q2BuzHw4eqcu7N++1qRp9ecq/+bqjMaWg+zcv/1h6P16BPj+bjOBXamqxCJdA/OV
FNpI1myfLD4zpFvEVwXLJ/QZlNR0XZdpnw1vLq0lxnd/640H9KA6CNrnm5dbcS1Renp+0cWgiC2b
OcUPA496rjaCecKc4ndC+97oA0eWZ4XGT0HwKOGPMfVWWmeSN+re+1HaGtzkrgGSUpihC/jjgd/R
WvmXNbLURMaqza64c8cCUUq/fJuepBISdLZ4WukJl0tQR2fyHJ66FxYHN4yc6MaMNKb0iptYrvW8
JDdJCsY0lR0HbXWZ2EH6dxrlAgi81fO2QIo16vwmdexSHy6WUo+6vmMlx23qgDOavahisPZQ441M
dss5ymQcv8ReQeNvTfuHMU5t5Gv7+tPoBSudG3ujLBeMPQpvhQdC31PENuJuU63EeDGAd/czRpa0
5RHwtASewOPirfJkSNxrochn8fzw8EJiG1fKpG6pyemBmweleuJgBies1rcqa7RVeNG+8yUT0L6d
iC00+Uwhu/ljwcJuVEkHHaRGvJ3TfogYODI/KFRtWvndZe3PnF3kwW4l5tJysayErMaGRK14AW2b
/OKwC5Aqm58O5MLpzHe+T6q/8Udsxujhly1akF6i9FKryWRJIXBuLVlBfkdU7o6zD8HH0lPyDtIU
Fbsg12YOJh4W/T4GzfTQpB00tpmruAAwtaASlT/tlLH6xiFBiD7BncZSL5rN2yQsyF6Snt+iJ9Zy
5yjpcWINOFY9ElEUnimcd0HY0LVZ7QLoyTpkQXR0S/SC3E4ZDTpbK0R+E7Pdo/bDQSyiY3W7Wf1B
tkrAEQyeefMc6B+yzrxwTZD+Qjbi1N0jmR5YFkOhJjmk4fyilbldvTIS2toW8lGUtFHZOsEpBmor
NrAq96IhA4cxn3dK4KfxMuR3x5ROnLch8DfU7ljOl0euzih2mr3QQni7g7twQ4WxlHp9+qxE/P8A
PMFB2B1UrlbFENkrVlhrSh5DdWYUCZmXWYCdDgCkSAT2K1MTmPDEu5pTsgn0/yVKfW+pelDcc01I
T68BE8HxtLWfYFCKXMaVqewfVQjjrMFbchTbLejRoytg6itmDUwm229VFaBbx/MqV0n+6nz8wcvW
xr75MYXViPq0RZmnEEAVg48c157ve0gc8n6au3lbIrxOYKM62lCwcZiFfUb27Dz5FZCh/3tX/M77
d9sRc4dKFJ1I323d6ZPHDFpndZp9Miu0+XN7xhmpq4T0kzNzsvrJczMzv1/I24ZlsGWftWCnMcJ4
HljLKyskVxhk8+COIIeNlI1lsa/D6lHJEg4ivO0Pwt6lrpgii8Bj7c2i3j6K9XL3g4Zg0cEMTooH
4N8v9uCndvKinoVjXn5CCClKAfVPFGjLITmu8MUbLbGJixLFt2McHa1mhjkEmcPReMVrl8LYnlHX
oY21VplQ/QDjX47r85rR9EAUYo6AcHBBQ3hCSCU3m63PJ1UB0Tu47aR6qg5m4z3PBrT8jCDrKk9R
khkAWK63jgGxgYe7hzakozrEzYaYLonIN+q5GGUL95GzfvypqZMQeDMXyTtHDPj2DfkC+VZfkJbE
z24jIYohkuVAwir8JYdoXrQxyBXGtmmBB3iI90bx36bh47BEENbvLPK0cB7u6Gp2MhSdFuwrx+EL
Gi9hyql++RdxU0WEn8BO2ismRib10EuRuIRkKldhxPqNPetV5LdSRThQjNddaZ7T8H4quDWx6R/7
SpnNweqQTJlwoXzqpQ88tLbMGR01iikiftiEelWCBrE7RSkCatuuqnZpUq8RO3mpTLIc9PudNcOg
nUy0vWSdBYwb8MYTNv+Z/lkcIoP3aNBV2zZ4Xz1isHkFWoGPzchBIhfQOzTlNUIUH2/xZYBpyB7t
+5NN8qt4hKZ7NInV5wpocb08OUqOMW64gapzBCTn2bOxbhBPxxT/TskXPSVRFuRowK0TkliteJtp
ouSEbyIjrWft6u0dcffEoWj/v1AEdIClaF/X1c90ymX9C0kDNV+ovS9sJ+qz+se1AbGnvViTTMh8
oEzWzIXgsf1HOc+MvhtFJmJe+RH5mhxZPGhBUkhXaskgrKhr3o2IGRkeyOra+uQdTK0X93t7hu9t
XcBFEpxnHaDGnU+B337zanf6H5YdJHPA6ganf0oB9XuFFmCZcHtFcHX6nBtqeAedPUX5HuXRaooC
Tr9+4sO0wnG/qwDkr76tVfonbbuY3zG08tgV+OLqVyk3GJA+RNIMMQcW/VQvlJNR2t4jFp2v+oeg
W+tcpgQ8BGxHdK660HmijokduJmBpM3RnDkt5rismPv0YF46ApDFbyWlf1/83CE7prJGJ7CU3Ygp
H3O9HtY1B+H2j8/nG4TuiEoWIa3ENN+6luNIwNRvwy/8OSxqyZy15aIttrM+to7/rUSh/2y2a5u9
mZ6wqOSid7gn8ypnL+vApJa1itKqp+/yuDUFKeC/KOVv/ck3H3m2RWLm0k9kPsBkEtesqGbbu3++
FHCHeMPiuk7ifIuVyGLwHfBcba2ZIABopBK/hBn2L5BZGrWwu7QR4tFwKYn2nBd2j8FBuzr0IMmA
NnCrt2v5BVinGDgy0sYSYwK5LXY8HGjx6PG9tBMsXKHw15v6rqsREC4EDSYRumsOVCcnA7H+2xRM
jSI2aaBWaRXKfT9GdGN160olJrrIXvTfMwyR/3H3FySFmZWapdP0vKc4Dba8NRfpr379MzJf6VIb
AEiMsRosFvd8hU5yB4D+lgE+Eczq6w2IVY3v7dpvYaiOcs/gKA7RJsh4UxWHE0xfuT3klmU/1ng/
h6R9E+ubwtrYmYjMr5/LXQ0A+g0RZFMPNBI7vRSc60ouj832QdtoPpHbTlqAjDeZNzj52RoRUrEl
pQhzte8c6TGNTEa3aXKVIrXNlVQrIwgi/QsZOx0/mNI66rZ9G562oFVW1CBlXCXeUwVfyX97AqZ9
LK9enWfJTq3+v2jLmVG/MxLwRKvNGaWQyqUEtKnmzdr9Pav9q2ncxehNgpLuOogXI7p3a98pOAvo
rTJzkdw/unpeMWhvP2LY5UfNNk+d8bl+a2EybCcbEiPQDHlNiok+mL7nDK4f0AKIy24VZ3EtJk8T
TnDewDAn4zZ0ojkggVdtO5/e80JFoAW37t6aKhuyNIquOQjYeKE6aTR8F156BOqY+M1Hd7ccOkGM
fpFQTlMVyjIAa6tnxLi82EDMtmngMEJC99DJA9NsLIZ8P0GlPzweOYoTPyypkLRYbchcu60qKEcx
Md4ZXDji6hHnbvb0BrXXodjcDgYqg79HV9pr+/sck9pjjYySnz1gro8T6gl3RYyXbhAg4F62EPrs
eIiWdX/bM5lnRv2Cs8c4KcMr2L9i66iT+iCnnp09jnJahBMkaOmt2aMBcn/BD1v5utY8bra6TWdZ
vsqkc1GYJL4coub6ESiKd9Zaz7Jf6zAYFEHU63EJCQPVIsLZJM580ZJ0mmHwT4AVorK3fHRXZrif
97wW+ZOcxtOmjix2h3EPqLjgpgls+hzm8lnOU7SuMT6vO5Sd4WO/jPF4c3hl6r5JggCcRNwnLuDh
sJ0WRL6/KluZYFLQxekVeoIQIwwx4e7c2TNrH8vlzBianH7y6OBcO1kEgyY98CMLQp7l7nzSifWf
mvIoJkkHnEvcFfMFrlTvzBKF1WsqVm5p8MEMX47gBRvv/Y9FDVsBvwUBJ/L8CKuJoyVl7y4Xfdig
GMzrY9hsgjI618iakmUDKFfLE7tZldN9UyFH4cco8Q4+c97IegVY7wqveP7XmB8mmICDJ7avGn4T
i1gtj40q1hwhQpxNyM3e4hYrVULAoXBhalwwKq/ity6J8WG53+v3Uy18sD8JP/OceYeFVL+himyS
y2bNwFbDxOqhnsUopZihcPyOSx2YMtqG6BjDDWORLoOeoXcJIbAfWQcRaJ6/DleJZM0eD6mjL8b6
atQGp2ZLKMCFUOG/l7IuaS2fi0VjE+1+PcTnogR26Efcn1k+W0QeiXBduyLMddQDyXupJcBwgdMD
c0rlTSpPAH9pcxhHDLTYF3WzGRQeIA9ANGYwU4M6zjutPUCe7LswXb72yEbFnJt19PLfX9NlVc9m
U6I6f3WJk2lOQlGmu20mb/esErTvdqWp5hRx5prRuA6ViuboNlawOCQkNFHY4F/HkIR1zMXMhCl4
/IzIg8KxRVp7Vl88XvlNB16hJ2TgY9A+20Aghc5fvw5AMgTHzJnAyRV3U+izqegI3YLOWkRhhsxI
StvGGJJ3T3p10Xo818kffl9Z1RQL9FpUtm65z2jUPjjNA53/GORmCqMkXy1sgihWWR/F6dSXT4Rs
ubQgYKSUsIWUMmjJcauAAzAbL1pGeNfbb/HFPiSDEI8M4DQYEbCJsp9XIM5mROJp6Z8USfSrQQSq
ZHG8+woVsm2lGyfMlsmggQXtf3VmnaFmFMGkeSjqzddC9G3HFSkOzrElVAyqBcwi9S7scrrX8qZ7
aiDIO4wiLBOPXRKbkusIJNo1Kn70KU0CH3IsZQWo3tq10d8HyK/OyCBccaQWJLUoGPirOeUcqBfE
QdiGClyJ7jfSol8H2nOFBL/3MUjkfpZqBrfGr1a2WuJ53b7UnhQNVOM0Zvl85vmqFaaSW3YfVokx
XZ+skzIH8IKaS7ZLA4cHNuh7C0Ayfs3tbIhIy/dLlzB2umM2ds+MUffWKqebCSVz1rH68MShmkX2
h+3raHbG93ct965pL5ItfDV5B18VmP0nG43KoF1BSuF/y2J/zwNaS2Ib9iIMF3GxwNAnvzKUbiDi
n4jFC0RbtEsavGXKLPsr7cwMT34SndfYwTWJiyHmNOhkH6AWFXepmzZXp4Ldr6H+qblvCbOdX42Z
to58aPtttuYEwHtoGp2CeNFTjv/xfOqYQV8kau6p2taaXn71C2XUz7ohniG3Puuzduw20ZMRwjV7
wGXHpfQNSe8VMdngJgzCbkkv44tZmQsbQ0//13NEzY1J0UfidLoQthFlONzQNCcNr43ZG8J+IaEP
434JKQiDtOOn+O+oCSSJvA+vnuYotncCpMg2NSZlK19udgEytJm1VFf+Imm3k7G/5Uc2OD27HA8S
ubU5ogI0izAuw6+1jQtrPg9TLZrppiJyT+GLfmnwxBLnwZsUzsMEWyvdyKH6J9L0iw8JVAOJ1oQj
lxHG5BHz4K6kjtsm+ImaJU0iD/18s7UCXS8QayiKmj++Gw/nOuPIPpDA0/wRAK00HwBr9Yq8NLxg
3rEGCrNGzAIPSU9oc+j7PDr6mXFSEESsZmTBaKotaY26AvJyKQkf1xPI35YoMcblDauMez10Tgnv
19e7U0N482t76m01Mb7sLX/HEPggG2RdgLdKYPcZWuCgKzxGPFsF1uXEBiGvv8BpGYgIppLPo9zM
WPHXL4jMHWLIeNy7jMoZNCEM7BpJGIquaB3TIRodz85P4d3R1m3VFL1XcGxQ+Bgmq5BwurL7M7HJ
1lrwDT6RdnZd7bOlRvWZ/xv8/paLvTr49wQUo48BYMA6qTXfA/nTrVwxnwqYmWpkwlYkrY/jeou7
tDpNPixzTd3JcJzZtimBkB5mdV+QZMRn/Ru+zxtEfHuqm/oT6Sgswmr+Sz30aH6HiGvxE2mVLch1
m0jFdJbQzLsHC6lW1pdTdRBmJECGylQ9C97fkQanFWND8QFaZujuN21b+01sxjml8m0GfwNJ727U
SeYM1tYptfK6bnYN5dACXLKroxgSkqPg6g2uop15pxF21Us0+Gzb4zhwkkJ6Z0SgelZ9LtMhQLqP
PIEbdmcSIUY8kVhfwwdRiCMyrdfWqpNjDOsxJHDfdReiDK+AJSzNI/cHP8rU98W8EenTq05gMINc
GtAjDw3UacgtWvX+YN1TT2lRqlg2k0wEJuzoQPVh8kFW0aEkZQ2A8GSTymhriOiHNMNd2CyoouYT
6QGP77fB4G4c+E46guP00WLpC7D5U7GccbI/36D+mK4yJo1wDGMr64E8+kj/zhq2QkaIwOfVSH+D
tWT+sb1H4tiEq693/zTv6Kx1HJTAcDT0trUe5vEvdKMubNvS3iwEWi44/kSvJl5itYn3NWcVe+W4
elHNu8dtpKHfDGO9ILf1SDjlVfsq3euROdtkc50TWDIZYRJ+e40dL/jWex+UHcE9C3eZt7dgefZs
EaHKhle+jSO9LIGa7ui+yj5odJMbnvG3zPtlUB8ZdB+iyOJdKS8Agd1UTOsfTElmZibG4ldQSMVk
NeS6jgnK/XkRWH0cIIMj7on13qprnptLx8DMDtvam93w4lqiupHwd1WqcdCnGLltgox15frZCLNo
hRozwKmgFrz+EVDxmJoTjzH+uNxHbHtPky40+HCyhvAv+Cgm1C0GKAeIxiDNF0fLDax/chzWcPSI
zLdGAac6VT3SEWaphmgaORCXCHLLx74oU8GcgsVbHGiai/VeClY1DibB/rjFNySqthlnatGRJFbM
WyLGOa1Ni02Lfv7c2ZhgSPqqJIjs6anKdW2CnaNb0rVbGkvIoPyrtgQDRRDwyqxFVfVWlWuNoLUd
IiPiGoWiZkYeEG1nqvRnDJ/GEQuCtH5aXXzyUbOUtco18RgPL5+FZHx3B5OtyY4KKDif72laYyFe
+RNI/g6jYNydErmCItHgHGez8yB+ShmewbmHrS0rsDbH6pV89EMXWyruZi1L9DPIGAy/Ku+qkyut
6gxCaHJ/TffLKTpMs1OYKd49n2TJ0BLrkRcfSrcsLiV/x9Mogs8PT8udGOF+WbeI/q29jBVefkSk
P9PiPe8OS8pB/kWKN7NU6exu8vIzM8VOgkBiwdBhzBGpcLwfn1veJidX5jOUzY4fjcEsF98mc0CV
mBT8OLPMgAY8atm/Ko+vhQ9aPifEQgTrP5dUucyjSUbiQAcP2PTsDYSdYoT/hcTuUme7gM1zFnty
q0cfkrg20PLlI4I0mfwUm1V7Ru7j627gfI/liVig/Ghitlx/TuKSnPx52gpdc8aGKOkyvebTMEOd
Q3zQObmNl61FA2di98BXN1G1Rf+e3ZD9u/avjDPAlXdzIYfrAI7247JCKwtvUurXKELyE/y0HTtl
sgUHTMWmFDiupBYBnj8C+OZ6fP8ZJDXYgtGSHRgK/Ga0GQLzRnPVV9AMIA680fUVrkYgIp8GXIhN
4OlDI+oL+1yJhtRif2ML09f6TgJQnDPZbuoAJHLYRyqYUEVDtbjPk30dhFCrE3Nfb46Tc5oDev4t
aD+8PTQo3kIOR3inP6nrQ+ZDXFVMp/dnU7v0Kv4dHQCE2Q3Q1OoGsTx9BEYRfLHFjejamyD1l87O
a5f11wxrjFVs2wT4w7B8og06OJlZhUNLasgAo89Z2wWihOFH1sqkmpXZ5UJrwYHvrSDKYA7EFA/V
IuTIf99WLYGfEqsJmIWQUchXAUFcpvl/eDUybo2i2yS5D6e7DrRA/OJd6eAzdkScMW53yJR6SkbQ
0wOLAS8NsFJ2PlMlCo92NVgN80rSWh0RJNHhEDsjjlArhJqAu2e7y1Xd3TdSEK8BiewajcsTiuI3
ORjyEVlE197EvHNrkVT53uLnd3ivry8FlYFAM4gkAOOpJohL+T1ZNakLiiQszldbd+47h3vZQYTu
PnorCx/zKud44ryNYLYAF3A8orhWxtXuOQHJJjSIUK4Mz+wIIizE+y9hLYBMPuFv3W2wxh80Vb3D
bgaodS/hC7cgafvYXdKaOto+wTaZBxQGITZv9oN12k0ai24xQsJwUwDIpR1b6uecxaH5OIz5tJ80
Wjuyq9l8ccQZvLRxbLDNVvSHJG066GelvfcQb0md5PbyFtbqPro9PpsHnh5UXqp+4dyeeWqD86rE
PkUhpyThCOZ16hs806mp/1MQ6J18MqanKnW52Fo+wx7nU1LJ8sYMfkGbm/mlXVJ9G2u5CErlIa0z
cKMVBOg+EuLJSs9d0P53Nvr+B2KR5qv6nLeYjPeFXuLPN+moijvjt5ZZyS/+dgNG6pnbwDyfUkHe
oohMUD6bYz1Yb0lAUEcZj/CwD54N7lrMGHh0U9NFskpNCLimll2y7hEZaG0ZdaWVt8SS01Pqkw/r
0hnGmef2muNCO/EEH2YC8tJAhQ5+VHGKQ9cbK5HKM/Av1JtBejX/Y+1A34da2ybp6vWsj8RDtBs+
S91JoWN2/zmvtJRw1gE8AVQgKNL1Iio6abJ2mWg2wMAMmZw3oXRY/2QZvSSjn86grfZ1OB5uhjye
KxmZtFHxjb6NsmAITRYfaF4sDo2Up2I4JQ3HoCIZeQ37+lP8vMgLlS5baFgPI50Yf2Nmd+0diEFE
iPN3cg4QsL/i66YW+ics/lPd7OWPLOsCOLeW4AAknQTLx1OHdsqXgiFHv8MjV/g3uLAUOicxqJLb
y07bM2gLhh6Oy7fGLgDxou5kzAUIk35RC4QBQGAjEWcmAiu5KbV2mFZhQ+TUxCV/B10fccEhFf6f
Mxyvny6OBf4Yh/oRr0CrKlCJBoOsHiAesJldW2mNqlTEja3Rey4mTM82v/SBvfGQOuptwPsjq3KR
SZrbN7n6Wq7BSuUBFHJ3nA/1HuZWuGGQ0CnoxVnQo+TT9G4mRBmucLVMustVdO5QPH7uwci056Vz
aq/KltWQ3uziR4GvTYOaWSRFwcCdpaBm3jmJKYcrQsc7kV2eQiTDPTmuZ8Id2A/CRpoVxisa+lyP
fSOlcEhIjIVVsH/u5/nF6qMbBBIgZ3+r3sYpNWfMjD6/6GpfE3Ti4/90haeOLsv1nwrkDC08I03T
FqNoh3BuxjCfSupCJjzBqE2/CeStBHDXXLVNcFoMR8rKhwrOHEb8hMYgOOP2tPs2YlzWhq66lU9a
zvMmDpXAW6zC1Y3vzsLUL10KSh7oHWmHQi649R/S9kDN5KGlx/ti94glu31kPReIgSlKxtm72sAd
qduM6cBVinrapJu3hGwVDqwu4MteSyLCHwNIjY2W8Tw8bCHoW7QodHCiSJ1l7C6xwdlh59U2b2UN
cqsrpEQ5BiRgMqPtz+1qTD/SrMRdezK9ZtZHwqctNU3yDMzJ+ogRJ31tta8C5wJdUpNfVblzYT1v
Ks38IMDgMqzZqpC19LJ6eJ9958iZo6URWo72ibhMXBsJCto2wkMnJUJj2pGDCrhc7MGHvdgBqdAz
HNiY5VWO1pFhoZKmUf/ZJblzcnAPoHUOTbVi41IeXGARBIMqXi8m+AnsWkUZtWrC1nLzOXw0Swwe
bkzgOrV4151gEp3cO2lX+YrsBKFYx78fjYrj7dDhEbBNRo3a5DRdncAxb/TSQhh94sxrRxgAIfY4
drffgYMi5gu2kDMCexgYVWBjunFmJRGRGiv+bDMO8bk6Grpm4KuOSatNk1SyGyUDMGrXkTF60D0G
zqN/GI3cune1U7jY/uG7yau1p/dBGU0TesIPVOHRE/W5MYUFxH5d3m2rZPoCfm2EGT7gm2i0BTNR
f13EZTPWjAN24LfhjrzaMS0wj2Hg7szLTDAqRXkvVGRNLMiR9Ub6YmwzAR2VbUKqNpIFNxtWz2j/
a3pEzosdhmladI2YIE8WMKIUx7MQM3vj3Sxm3ws8aCTAvLClFSjGwh11Ud6+AQRAR5NMuMrfgsdt
+Qzn4iv8udJOxuQ0FVT8ZDAH6o/kbWSTNygh/9EvUh3JsKNqvAQnnwoh0VH+/Dp37el8D2f0nddM
s4sB2Fkc1ldDV65Rm0P2YwueJ6+2p5JroGZnAX61ylvokAIb3z+Ig53waCiAcrUDYGWNwFtZ80Yd
5bDpGZXlI1RhpEPJ0aiU/fq9pItLYTWPOSwcwa7sAO3Qg2P5KO59ammKNkyUnWFCpFwLboJqdgLE
0F9xP/KlMKS4kHHDvLG5j3W8/2knyOot2O02USBTaOSgh75PtjHemJJe/D7cQYZagdWih1e7Rm2h
Bshhz5vWui6zKPHVcib4aOI07oQPK+IOJ9u6ZC/5gyipO2YpLjjYPu/GSSWAkI7WULGvX5hHDS3n
70JAPvVQdOCc4V8pMjpEvVOdbUHyses017aKYCHlWiqQOHBVPJlLZYfWmgFdO8oMz/HAk7aMmhq8
b9rvQjLJJMZ+SfcZ55BJv+LeNE8+UtJh/sP6wDVYn1C9wAcavbPZJ0cQtnZpWf6/o/T8hDomK/AW
rZtrpQahRfbjnn2AHh+vcEG4HM1F/7A42DMivHTIuK13DKyQlBRZaKfD+p9MrdBm6sV/fkzqa+xA
JNOAzio9TUuYkBPPLe/awJAq87hvhVQt6grBGqVUj6UoLQsmTjllZBPx2yE2+rKudw4P6T3PwaVi
OtaprhUw2F02V9fPsCmbeSWh+PFzpzT10/DCVQEQY3xgSwTnLoRgLVjFXe4maJElCVsuiB1JWR8s
L2yZAszg0ri4xWlNAwp4/7blQXnC+ZdWehVjVwd8fECLM2/mHUFcSov/lPN+btcUrdnT+DmMHNR+
KN716YL35czl3xYFouZskcGvU6J15YwZhncZOlsG13BYByEgrtU0kyF8NFzP4UiSgHBIikbcDP/l
qXNjbjCLBO2IKYiCylszdNpRvprZoIZJ+9UIaGsUHQPwTzZPGyjiqB/JqoRXCQZ3NAGUvlrHS5rH
GDMSD+leSkMbB2g0McHuJ8QLD3G9NVdVWTn8V7LFerdZFatnYkfKOrY0iRKR9Az39hzr+vHBfJrb
8EOaRIQ4ri/AOPJ22KD9DGIypVHLsEJ2v/x6sxi4gvTcuqVCuOY9Z/pRoOdsfAhuApFHA0rWKKNR
1NTJ/ivaZY7K550iqoQdxDpJWtPV370vuaU4E2cnkG8TvvGFAAtpGBOAsZXHrEBxobeM3pkg2k22
aU6ytEAderiNC8XNFbIVuTd2ix8MQ+RS27dXUBsR4t+O1wNgzRIBnxKkYIOAOq0LuBqA2aKDnvQL
l5a8XOOUwPyRXrTvFSgrJdgiS2JcMsqzQ2HHwRZUdvi9UoXn/R/jy7WXvAPT7JJIOylD9qHICFeQ
H/469cjHN/iP7EBX13uKKGUmm3gNDHWRj863UdEevlo7I5tUglgAv3Xw60QpTTJVtJdiEP153+rS
tUrbxQ2kjgWy+sNj4rjUH2Bww10ERjVZKQYiLr10YNuNKj06FapyOe88PJC3L7iNDAIHSTyktttl
ZQyxyShEZaOCIikQs+AMuWiin9STZV9iePxbDl17tP2XtUvQPn2vvqMEaIFIrJCSKTcgLmavk+JY
zZLIWlUz7KjXFdPRvCqFBvhc9xTALi/YuSzxih4hrFzW6NXPr2fNHguwH2Wf+26vNZDcJGK5N46f
xPjWlPoC4BdCusrXeWw9uMIRy+5ql9l2IM8OwDXW0g3crT623hUODZeM0MhDlau+T0SOHRdfU/RQ
7MXGvdcFlrOJdVGCVnB5x8I6/tr0QlPeC5/3Ui4m6i1wKBn+P4yO0UUbKCReqO303oqkhde6Exuy
Ole5r1VpkubwRq8P3ku/7jOlAVWGsJ+L5bI+CGLlLcZVSBdwvwng2IlHL1khNkEaPiqvyRseuNPp
wgP48r2HD9HP/HQgfLByxwg+QYUFH9W3qz9u/73zptyIAwkm0wW9w6dGKiBDY/Agnetn/9/mfbL7
TWCssvvIMk/N1+ZMVvy4RoOXgyo8txku9p7HH7+lj2mcMgMptxfqLOrzMTKg1y08fIxcSFAh+pd7
C3GXAoevBw4rZqs7JXJG8U/QknK3BhshwZL4Khj8TP0Tn6STTh8fgSxY+iKudUIs87c7ktcnSod3
2Es7fAI2kv+RrGIZujCn9KZ7nBEM2zidQz4GQcjOMGaJW5sQp/7Vs3Y76qMttlnXQpyfAlnqXN3c
9yY2SckVsPar5YSX3DxedbpeLd93TOJ7ZFSn3y1dlMKzBx/IUiPWRaSrpgXLaVgwV0uZptX8umvJ
aqgOhts5oKCccv970xEuyOZfOCp14L3BjdQ1EohljHCHt1ZorbCeU1qtZV1cJtX3RHAWoPWSuJcI
zzFfQxPssEtEcJuBb6glT7OiO10N60tHVAUdBLyWRTaLJ/n1JUkq7OPw2P94dapwFSsyIyXO6rTR
BpkgsT8Ws4Ij6J72JDy5xtdDmMb2quufnxFddO4dkB/SzQPDYELxSvSN1hbU/b00HQJSjzg95uTL
CJ3mgXWcbxW4kqAafbzYz7tKoF0hMeO5spHOThbBWaEwMUh2wijzjxgQkYUQIqILlJKMbZx9jSRx
dLmM6aJDTmn3JP97Oj8wy0ABs/WsqAUx23+9qoK1k+EVTqksZP9o7EtD6+UeGVWbDLOPrTkeWx/P
r0+9sfztOD5KD5B+oC/dltAbP6K951lLiDR4nP7U3gZGYBrmAye3ynUJIosI0+Dhf3Bgi6gZgtaw
A33RhLs/DDL5qOWlacBEX5I8NrnXXSZL2xZkHMcwGiHYeQ2DYT5k8XQQw4raeLTZp52s2W3clzBp
BM7lgk3IeKFzIuaBPnP4fm1uazee7uArPX1bEUqQJOMebTrVNTGxh4cC9SiYt3Y28tFqZJeTlaUu
g5b69Vl+trtlL+JQz9u5Hsl4LXnpEkCsCWpUWqgHCwxAuYaXbVw9we7VmluPN14WGL0MU/I66f0g
1rIzPqgAEuiquPEbM/3BTj/E3s+1RB3dPwYcuX+ODmDF24csoahkTFovdH2s2SLoS/Sox1bPET5U
Fxp1UbbDxmEFF4GbE2ZvQMbYXZ6A2wTx4n3tMcT0/tC2dTMb291WzkYm92DG7np7AUfTBAHHwLiF
ZuNW5dZqBx6X/aUK2KQY3VkkacMZ/zlgBO1hkAToQHhgTqb5NA0LegaLyzLDrQHzxkuVSfWJ2A51
0o148JHUKC/DDOX8wJrapN9P4MzaWPvjJWUV3LckxnIpSerOnK0RSs+Xy87t5QtB5F4QQPaGe4WB
fRPUogInq9k0Ry7gXidGNAj7wXMqEWjHwSKFMj0HKwW0nj/CS8Km5+VsBRijpPeHEpXDkfPtENk9
lRyUupAD0M7xfTRRAVO2BhjjtnNr+SSE78ATK7i/rxgpyjumWOziHYArxo7y1unYSVuN+HFv+KJL
rldgG8ZbBlp35G7hIHFVpISCtBG8vtZtUqbFdKyUR9qWdHktCWnJOHuY3OHBPwAD/jh7FM3OjNxL
m12Oc7nahmBeIJyG6QeZ5w3eKpGk3VmO8C6pV0EDxDt4KZlqCPdQfFbEVQ++0EQZJZaJ/Gx2XTlj
uCZmTArxpDN4hxIWIyge2TBFaPp0kE3wYLeNoXfjWpuizvRjeRhiOoYjK0cmjJvDgIUnDoljx7n/
HJKJB4lx0mOSSnOj7QV7qoGbDMHoNyQtuID/KIQ3DJhQMOXxH5ccOu2ZVyU9Hb8p4+99dsMD8o7y
EJwleeEffQGt0j/XEdMaaEVHsQCY/pzfw1NoCLBqAFzC1322s05eaK67rEREVikv9fwLDHL0QNZY
JblHyPm8d2MzA+FNjIf8m1uKBrfrklSFmdiCbzcV4wa1KiwtywHihdFZ9ZrVi0P4y+nuvz9qf9/7
W0qh2G+kiJJTzw0JmctsUFW4hTY3P0IsuHT/GijFDxavtsIiilqUSF/fTXwUcZHtTbjqG2+G+XgS
+lS0HMHq4hsRo8jBPlW9bxk9CSt+oHaNBBWVgoKPvgyJprae+TS5jN7PK8l0Xo7xshLqM/P00T8/
GeN1jgICLJQsN9XrBTegD+wr5mOY/AQCzA5DOz/PG8ef7gXYNm8PUM8qCgG6K80V8NtnXRXginl6
lPxjMCGbGap2Es96r20tKnmo8DPLjeXSgI/aJ2lHp4CTLUbXdwHheK6uRu5Dtt9PNusEiTB1Z0o5
PAb26puz/XvI9qbe9NP32zjoagfRWNd/cL6GTqMFvtQmObzxp+byd6WODw9WS98MYAicd7QLOHk2
j1DcAMyf8o2QsqfuD7PVxbPDudOahK82zM1t81kZbNhb+Ht4NSVGKsjM77N3KUnSUPN+Rg4mOB/Z
urgui3o5W5d4+5ydLo0dqOCnKsy5B7BK4PNXftUGBW9si5IdH1AKdoWa79mS9RIWuiVgoMs3biTg
HN6Vw0niL5pBW1e36qtUWF2grRqsBxuzDhNVON74sPoQ3h2n0kiSiAicoHtkhsanw/4PyyJO8Igu
WERyQ3275IaP0KNc0PmNR1Tl+jCI6iYXB9DwExJJw1FTFWWbGfsCN+SAhOEwjTb/MhAiLDLX4W0X
CNAc5Mb8BLsX2Y+r12dvunq9FhjQR7bAchAZg5YfKIc3fU3tQaeV261Qg/iGXFzfR//mt18jj6EJ
gJTj9WTkIW0nTcAqA7fCusSjJa/RmgNyVQ7O4hfi9dsTs8aRpt71/2G7S9DgC+D2r6wmRrinuccl
1pqsfjZBwEp7A5I9lkEH5iuIfOXwVqehxf2UGmFkG3g/3YP3Wssn45YH6iLMv+gCwijqvIGh2tBf
i3jus0iseCUKOebbWZqEZAl/S4zQBeR18oc/WDi2DT6kJqeqHSqt6gNdz+ZvlXTu/LGkMygilb29
yK9SfukbkJp6iRR4BurRQpExvtVssk/b/2m+1sMd32lUNcZulBnoCKGXw6mtxY4prqLdyHIiB9Z9
wyDAc95K6zlZmNSWjSvPNtwQMssVAhax1Lcfok4v+M8rZfp+oANcWz/AbCT6jGuzjB9MTT8ybuSD
vhN7ms+AYVbRFxsHNGtS6WbNoLEyBZxbPi+HY+aWtt0bCGVthAmjaHD1Ol2M0p9vVH9slQfhWkHt
7L84Bt7RaeV1TKW5B/deDOX/Vr939DOZ0wATrT0/LY7o1zu7CuvtaqT8WaAoTDCLLjrqe+e+9G85
sGMtBqsOp1wCv2XW/7sGPMfN8yxhrnw0hjJqTcZqNzmH9xovNsX8L43mKPP/Llk1R4ONHvlEDyPm
YrIn33mG4+K9sj/F1kS9B8otuNMpfFbqGwqDsoqic8mxHLf7BXOFyQ05ihA75k4zdyc8lxADjS4V
ruDYf63AwN1IYI1ajWZci3YTtFKY1NAFkjaaxMM4q02uAn9tHghEUOexyrOKAf8NWUu1Q18uGDXT
yUD8o4by7Yb99apUyfkd5ducBZsXnJ5bCPUq7l4KaiFNsZDhv3H+Tn7hEVhDWJRWmsolN20kzqmc
iAXyPUKmATHDbkN/6dm0fTFZlEciQhcL4BC0YHPzrBqYnymuGBBSun/ghLZ6hgbxyLJBv5MaAyLK
6oBLK6eg9HdVOrPJ79dRRgTmqw8HPnLLBOmBKtMmyXEXxZjDFx3nECx2WQbArFTR2wKXq9adEN6I
ckT4Nej19pFtGg8uhtEIa/xeHMCJydsROpCclsuMZtyCliFfpVnleL+jc7Azq6AAOikbOprCbYwB
K0nyY0tZPMrMekBmAibBSFs8FUF3cs/L0IJqFyujt2UPN37Gq8pADJnBzVO1cObo4YIwzBFBWkGk
dOZLlBv9ExRRBfPPXi0DqlhsnSRHfTFjFD1yweUMiZbObIwF8P/gd70EkSCHqvKj0QGITD8kDRw5
ep649tzFUPTR8E/Y+MrnpXNUWQsxsdfgLD1pSZ3hGXFHhrEOMv8AzlNBuJs5iyKjBN4vQ+6/UmbH
bFDMjO+hzeXvhLrRtEBnYFdVU+ZgKCOpQgHydq+pwkRR89ixz5vrMrYpZAp8q+ikEphES13aSX++
ELyuapi/vnL05cHIxnMT21zYZLai4799OfLPxHPykV76ixwG4Z5Gzumyf/p6dTG7An/0ymtK/WBa
N8aFc2Qv3Wi7vkZbnLikgFU7l6xKH5bPsAdW1C7/1P3LOD7nrHauiVuwfb1XJyj4NpxsTb9u4FFe
tA1J3PwxTK+NxSRba5cSDetc+6RggjqIVosKNv768Lj1JV9Ra8Z5+yXB/f86mQTG2JTf9fvq5UIW
OogliInHp7UgGLgsp4dDXUx7y1jMht7bQ5jSQCetPn76RIWADc7M1ROpnO+MGhZ3SHQSLLdAo4/v
P+vWDSPbtRIn7pAO4VURx6NraS85GkFCJqtP0hulDBYU2P/EM6fcbAhZ9cWw0CwsIFOcwxVQCZKF
y3FEweBOKI1zwaPuKAlbrQT5H5O/FGpVCZkKMpd/e2iMkOrctX4K/XhKITTLNGxtr8DvBJXu2vgr
Lu3lolYDrxlXOgaDtA4oj44OgmNjc996TblcUUYWg17O7lQ+LqPOw0uNXHvetMsa77kGc2IExqM/
YOSpkzl1Hnv9L7zhUXBLCT74OCqcmWHplYfLJnFFm6Sg/EKAd2MHNJS66Lwg7WR7cn9t7zKmf8Ew
u35isEp1CSWqFoDMK3+A3/EVHk8uswkmJojtFRZ+irapLsuACixMbXve5Fzv6M3XMXf9U62GZJtd
svr0EMGqyZQKf/nib5o4b33xZynI/TZluzQozeu6ibb+LnGfzlcphATF09l43J7DWmgCTu10myvW
gh9uTYHeIFQ3G/xYot1O9rVplSTXFUQD0xH7KvEh7+R8wX52SO3mT02m0clos/jldzwnxz/Uwcgk
koPckEpw5yWMXSH/Y6ock+MBGQ9+tRLdm7CcpfP+BXEogagZl8ZTHABn+AKHDJP/EFCLwi1FCOf5
6BCap16hs3yZGiRXjBm2PmrmyQpKJwhBfQJ0pKM4fde6a5zoj2uJhQaMhVPvjqJCot4nuneI0Tyl
imXOd0E84oVmyBNIK2lIAI+rP2yFxg5e1uGaFkXobtj5F2X+1fnk5aPo0hyr0Gqis+3Mm3GPVhJD
Nj6GGVS5RUrePwuO8FH4NWPiqnooKtR8L5oWWgW13DqE32qmjBwOXNA2P41D1JB+uhmbJH8rt245
aZCFMp8YE7WjIwR+R18uVhm4/yXPlZK+Ng5EhY6uilJ5r9ejrAk8yu7276MWc0R13zE0Nc0ZEUMC
Jodpogb9APu4sAZdrwhvty+op3yXCqeYm4Iw+REzsnf5COYQW+7r548VQTdWp4K72WZ0q9Cuk6N2
4ETYCo/hoDslw3f9pT3vHDPEyY+sw5OW6tgH1ja8rgHngZQoVyQAMIeSzm0zZJF4RMNuOFcg3YsL
ZbYj2JZnnz2OsieLqY5MVo8ahwBDY6OS/Xkq/FnzfO0vjzafqs0tJKly7qiNEdRqcYnYiApH0jhy
3EpbPpIthCnSFiTS8waYdg0yZmxky0bgU2M3TQRsgF7hASWAE9lVqEAJBJDKoB93hj92pagKl6FR
CXg0/IHCABUmgRPhnTQg9aN+gqtLmZjhbjbQ8ym6MtuXQiTYYlhlSvUWE3X8ONWyzwGfR07XLAdd
sPXfrGaOnsvkk91a6I0EsIpCqa235t0GpwWESP3+GhaN8cD9lichL1fYxRdDuTeKTBDlNU1i3x3t
6xOowHSWGLXa5vN7g1g3W+QzRkzl/UAAEhjKtly4/LwGoK64Zg3XakI2nW/74B7Y35FONeHCKCF1
lDZ/nWAOzXHeJdBNAI8+FzLzskKOFR98iD1P7+EdPtT3dVQlqFa9Bydeb9Ik7FEX9gHoSnmxQPqq
46wrrtrhFHx8boykwGzM3+zlBVOhewKi5qypAY56wpabAV5wgsdRdwPcUh/Lnd8DsHRDvd4HiwFH
o7sV1YUzvIyvJ++aL7kjA19n4xbLeZYy3KHuBbucPYfZbPwm8NgHW7NmaWsCuNbw37HqfstIwss/
i4oydf7iF8w85Z49DPaRPJkqpH7IQd7xw+exhre5tAliM3DkPjxeFwlWZxDXv5NO/+Ix84wZDIGx
Dyzs3L4K1Z1uw1bVgjEUToWiGngmrx1PSb9+Ocb06KvZX6nXN5arAyvuGpA3UlWincxM59AJNXXt
2sMqZ+r1rjBF4k1TQhdxXozezUIMBvgltyrFzEWLQGXbPrI7zEGX3Tzty3nnPpOYwXUc8XwfjgMe
d9duYn3T5iE9YXyrdm4bR1D/RU6fmiOa6gyii4Rx7x/gYI+9BDxSVmCTk2Q1YmRkYku6yuKplc9r
z6/3vkFWaVfeBa+2siy8c1FQGcfFqClGGv3u9oEm8eiBs9pNAbKYxHVKfFp5hZejlWe5TrWPaU0t
/XqeiMZO0jEZ62mRrsMVoe8wSmSA3haUsgNshCl73AWH7CCLH5sEaJr7mhXZ68qGvQzJszqSkA+G
SJZx1q4fTXbMGC95PURqoFz/v1JW/IDxw/VdG54MxY4pVH5WsRiMqXwi0vudQrMPif3BOcRFxKth
vwQXvjCA7Np/myOVN2eoVKE1cHm3NSvBI59Dk5pXpq/+BbBmQCU5G4dAM31uCVLhTuoKFc5D8z2f
liUc9PbZwk1IHnYGv+v7E8k2IufZnKHzlS/FunE1Ba+IUxH86Rg97QmfNfW6XwSReSrLHb3JeIvX
DtWj2n9h8+FvqYt6khK5w35voNJcLVezVeMZ7hn3wQPuY2NdW5EWYlXvUEGONf2M/kaZd2/ORs6f
Tj4ClM+tKuU9sxYWtZy263Ti7+O3rAv+r96GvlVjRdKa1WAT/pfMPCVXJlxd9lkhbNA/RBVcHNSn
4NY9FmfmrKtqU8DJGSruySRAwWf+TEbSlCJopOPnxJPGvBvuYBhrW3Lvnc/85q8QGfobcpgHe5to
8RycaiGNFHdsYcPK0oDL43tX1KbF3UEsVyl8bgrRyCGjOW4rOlrBV3CoYni3njw5wz7MqxS3fop+
fd+nWBjOeemJcxWFpfRG6epK2/jID3p6aGAQy2OkQ7hU/s2zT7IqVxsGmhYyULONB0ynJlUArKOD
zRzD5s1Z8mJAiEa8FXCWFfKewDEgO8S/Lj4MzEsd6gMU2glFMcTh9EgRZDaGVFLK+04xSXv8aUUe
HmZT6KMk2c6x+rqKBevIumT2TIMJ8dEoABL7eZ4iwJnXMC0O4XhO14JBkpn1VKz1monx8lSF4R2h
eM4DXULbCZsXQaX2AKRDs0l9zndWbAOGG/iNQnZn+pFPhQ35ZnKNLDUR5ChxNhs++z6/uBt2Gfb1
4cZ34ItDkGe5SGedB3ptsjKGyzV3KI7mzIsTIn3gb0CMC+vk70jlfksyhqW0voB5IzDSGtwIK3aZ
EyMBWPUhQeyVeT3DlkPVfdJqyEJffVDzoDAYtSJXyGyfX9NR/9L8cQ9a1L3wsFwdQz7v6RLtovKz
ifSLLVNlwNAJwK8g3d2MwApTEKHYNj2Z0hrH7bPN1ofChd5Ai56lrnT2lmWxI2Dl3h2tpFh9ngzv
I/otp6e2f5dwrKam7yvffBybVuy6R6iZiP5jag8mwIwbukk3NCGa3hJCP+EHTgKWc37aWKRrKpLV
WAmdqnGsrsYV1mzBJUQ87x+P4BTPuDzfr78zEtuxyz/byYQZ1SnaAtcN9eblPg8HJZH31H9dLS5j
kIvCeffdvCoehpxacNHoxVt8i0N+vXW1DDgnuued054KiQ3ijXXGbWsmLGr9tcZWP32HeBUQ69mK
I05WyKYw2PSsIrNO0Jpa9qctu8XgxUKZ2JOdntFIi2Q0jFXl/dezNHgIvwCmOrg6W0Wn5EGuftcZ
I5pS/W/aSe5pJkvc4+5BS5LjjZCCps6JrAgnB/xh8iOOhU90EEY4XBY20nQmuU5zm4uwYoFeEx8A
F//hloMR4WSKTvfrmphrqmUuJrC9m+SsID8TLW4gFcF6aKTUYHfwC/CibtrWpAJkun9fJEgY4no2
px5LE9eTELmJm2wP3zre4i2L4FgUzph7SbzJbKM+92HO1qL+jWD/ifGEhtxla+UCtodThxXCeS2P
qw5B45wkQWu/QsOl+/i6tF5DUzcMGnwvyl4D6+AlWgulXwlKANdoGcClbTBx0GyUP6bv5NgaCg+E
+m71x7avic3HOPFK3YMcC1FAr7vp0hA3RNXbT5raldUMC3NWtPHCUNnwbohsIEuOOOaDW8cZPbQm
jHxdKF3nYC3iMeHQCq1hgL9oabkU0fbAbNgl4OCqXqEoc29WElF7dxR1YNifYCDskN9al/jmvHq5
wxF4AonGLXV72RYFqD+BefDuuSP7nhfFCX8dyLBeVODwJ112JfNjZlvkdoYZebCWOJPIeNI2zqJH
NkTYdfIRpII9iDEOcFvxh2W4PNBNI34SdvV0rSXJg1LhvqW7Tnl5NoicUFX+BiGt31FBnB+QXqFk
Bucz41SJu6MLeUg6oSUEj/UrzKXZFNExgWwhLflKbl+xkE0ipb+ikcQ5deOB/KQGygnO9SWhyPIt
8ynGFxCn9t3/prHENUX0BojQf8OAQUWmvgH9RGxhaIE3RZboZgWOPIcQ2uwwriG5zUVmgP4vY5RQ
/e1GOLWuygeZQ2P06QUsOJWRFvjTBVR9AP7GGgwMX20NDUSgkk/3WLhgJWpWWmovbOrTnew7+11b
8vgQmv6hajKvUV6F7+JLW1ImrCS0ftE9RWHkxvARAsmhs2CgP7h969OCrjR5/YbBfTg0QmVi/Lpe
21hwWwgg5DK7TLJbDG1Vmk2Zb8ofDWpZc6WZ55ud6nlKZA+4UOLuQFtzzybrmgPYpvojRIfKEsX2
CM8rkvtk+/Ox6wB33RROUjjIq5V10iwb2JCtv4znQnkyJ+8YjarTgtSB/1RPT6DRHxE8a/KIJHwh
m8yhM7RxjrlCYnu0Ipic/s3jXvBFXm/J49USEkU+vjF9O4UdWjemubZTh4LvKopMwK/hYL7gA70K
KcGDKLRLnzLMH2JlNuDyLs7ypQYnVlsoF6oo0Waw/qZiS3UvZolNqibz52BsXBpmWUaPKFxfwJ+B
naFSLyKyxUfuKk1gCbabzYq+YAn+YyivjO1cBCA8CdZg3669dupoT0ai0jNsxPli+NxiX4gSNlei
8/xRZRFO6RRSvonfIi5UZv1X3C5ojNnmAAXQoh3gpy3WOiumWkGeShfAt6iKn7AkRrb9I9UNkQh+
Kw8laS/lWJleynN3KUSHK9irwItWF67bIHRiLA2BBPl8JHFM6D3r1fMGiPwNbL1Gf9+YdLJUFQl0
6j1qYjAOMGRbukgKWW8LETzCKQoZgzGAaEZPrHs8S8yHv5AQkDBFcpraFhLGCgGbqd9aZ1HehxdV
8aWZKE9BreqfbHLAOJseCp2+sFOF2JxoRQQv7N0rb7ocpdMQuP5oWMFZeZJnxxz8vzfNPIJYfnIR
ZWNCjJsM7N8QpUV1KtTOyzNB7DjQVCf+Xt7oePcOIGEjNTJduZGxRJ/uzjcdkFs81E5NbkAeqxRc
nTXPlKc10UH4RSR60k8Jxtgfwg5fjmYyYA5KBr+y/bQCE0K96phWqe7ILCm2Ot0k3ydEZFSq5YRO
RFuFGZz2c+/99X2TbCwXH1+DjIMo/Ki1HRY4h03HvkS+GkQhh6KuPVpSQM7io6WP9l93jgD13rbj
0Ia1ktiD7EkJH8pP3grOWsWayExBq2YI+3tNtINAVFcY3qeVZZiW1XSldmdZhSIsM6qUqLsFBljU
UuCVGewYm1PdqW97Qtbd+54uokptE6Jhzcqo1zCrghU7Uy6X1QFUaTwJVKwaVrHoRDHy250Dd2GT
gaSvn1ftO9/RpDdRpW7ypPcwJxFTbhFhGyE4oKs5RQr9OhtrE6BY04VdhiE45EOzPh7a5ypSU5Om
d9xcHAsAfhi2ufCiIFjhbYCUOLkghcark4p3kTLv7xmONJYB/Qs+7oCeJvgu4AZS5dHMSxrQri0A
7viiX0aOS13d22PQtAbruOLKaYsczDC7cGvpFk3Qn8BvanLyyw9+DBp/V7Q2q7g8sV+V41K3mXH6
SbXjGALtQJb4rnPv5ASZC2GqZPS3BqSolCFwaVvNKC2ktpDVvGcoTWVWAcVxOj+z4/QteM5PWnFn
bQ9F2Y8wQlyqR1AayhVHXt8ydgkyu4FPSp1QgznKvvwU1eMQUSqJdjovh9D57y2y2VpCd09uzyvb
XqAC4zKfn6sIOc087T/ZeUo3Srr8752+nxKjgsippwM2WquIMqjKzp37uu/DPFCsRHCfrCE8okkl
6I+Ud4kxmH9t/t/VBEshjdBOzHjGOwMcY9c5zxkX/WS72+Fh4EcMQY1gB9qykcJecR7CudQP5mIz
hMVcRTUW+8epZxjR+wIfgEmrs8OA9XarBwPmSWjOcuGoBy3zC/T9UJoFyoq7dJEoLMDCFAhjx2GH
T7DSrH0AFzpvbU+SIg/jzp3x9DWT+2JJW2Jrc6eaaqDTOmqvAhZrPqonyz3Ru5zUIgdM1Sxh7t6o
hTw6VNYgbotuID0MulQJilRPL2t2DZ9GBoMc0rPokJuoPeOn6faBc1Ti5J1btnv1uLSgM/wtr6DK
wTS0Js5DpQLWqUbC62kym7Q2T7pnMSFE0Z0DslrkCYOSfrtfcLSGa4Ali05Fwi5EW4AlpCGYQxDV
oyrncLZrME4x27x110Y6Ne59i9tNPe8GkWP49Bxg0OTtFQE5HMDVXvd1ydqQRk2yv5+7Lev+EJI4
R0d7lS9JvhsrvauFgoNwuyFoCaUla49/5y8JxZ24qlAMnGJL797QDMYDwDmepfKf1eovtbzUlz0T
tcuBV0wf3r6JN3LFCkhfwUph+cm44fEwcG+mxuaP3EEtGc9fjTKankXbVcGdP0W5QGH8iIxPmdV1
FrTwIksN06EFmwB0NOjmvmK8VAGxKICxP7NqD+5bJyrEknJjHBkBiAGzMNlBy4RrihyVhnWW+8Cb
NhqOLc3zaI8y/5RJtXuJutg3AycEN+rOhsVvIOUbBJJgm+za7OpcplNPNRGdWEUSR7P/tjnAkjT3
+0IBBtgk3o+TLKli1Wup220j0QQ0hxDFoouyAW4gKB0c2vRqgE93ukdyti+FBIaszHOh/4+MmrTe
0VjFGJtMGBHaHEGY8YvfHDD7UzkmJhtakErY9MO+lUxz1Z9844iGjZC2AoJGFNV5FhLbZmjchBSA
enl6jeQ6LGC3JIEZju6Fzc/MIvf2U6E0yW81DX+4C3TtH9PvH9Dclg4806cLfJ26Awgddsku1fJL
rwdNXOOxU0sTp5L34UUsOSosYcX2+pF3GWj9spSduvNTprzQToVo2WXcoiMUCNigyZR0UEoMcduo
g4bnGQKDbVdCXtVPGZJrXXNvh5KFtmSMErKnUxaUiruprEqYbw1Idt7McglvdIeCvl+vKBo70t7T
nqYI6NXWjKX0IDARKip+JqMl3mYzU8NGqSHUJqbMgEhXSrfBGHQE2tP7lIRJikUUKwrwGw41+LEc
p+uo9bkdx5pH9a3Z2hCWsxyLUCnwOZjPD9Zp4gDUMDm3T1zgAS8bh0ILkKOrtSfcinCbw8/F1GLb
FarHugNcNUD+N0CiWiRVryuAOlzATmoNyYw4W2Q3mObFFjIS7c42sJZWMfAU5O5k7ndzVHZ9Q/+R
h2TpF1uzUPde4zbULj21S0Phd3Z+roLms01QCt7dOQncUdp/VKBWXVthbbbi/Bv8rJxsuKNHUw8A
iDkELuIs56CW/1/hna1FSY4BpYgyR+OfbekES47+IETcPSGadm5wpLA97TdxW7+S30RRfyWlCHNR
7mFRyxL0bEujQhdddBr/hf8cwXExJo9RkBsVA5uCfvkiT2poJb2BMYcJ/if5HPy41LmH5UujEDeE
tyC/afIyTdJXUgeGBjpZ9u7pEUC/tKlJODkt0oF7co5lLbnrLJGYj/u1Dwyn5ZzDJn+U5L4rpGMR
L/GozPNZSjVW0bzGghz/SJ7eguesQTV1WLrkrIlfa4H741gSqfrJAaeVeefaYWCY+OgBJPnIwdAe
M35cf7FNNNzy7iizr6F15fSUn7jVxLcnrnEzYYw3jbXwEK9NiuW7zzRpZ9XeJlfH9AvhLPdJweu8
dvE4gXpe+0BZZ83GuojREIc40wAxUTJj+xgnvXbzvGltO4uWDpAMafVseXeRtXYzfLz8Pu8OwLz/
c+gy1VqcOC9+B5gTOH6loowbR15CeH9oPJeDQCt6mKRHNOqpxzoN2Pt1tcHQtGOg2ocKVSivIqX2
fElGyK7WxN8yDC9RpPfG8jAZSLEemNw7MAILdSS0XlPOR3IbeJFIsz5pjFs6ERmm6L8nVal79CHO
biJm8G+z5U4GJkhGFKPmZ9U4x1Y74uuMYQDI+lFru0s7UzJezdfa5TKqj9n8HHXyrtNheZrBNIzb
Q9fNuC38quVzTPWWd+jzzoV0Iq3Pdxw1TVVmHv7f/lTDN5XEYDIEp/+BgGLBeZV4VSDtWVECdGP0
m3INQLExXBsN1jaGBPVX5tiUBdsyzY4SeMAtMMzblhp631by03iL8fptRYN7kBrpz1qfyl8aa7ge
2+igel7T36S4bhC1+O8WIaji6XRqnOnnXXNv55+u61ThB6oAvCGuRR+p6nuZGfmeDZCgXpYvMv1F
mZ6wNWSnxDctBBINBXyI7OVoxWfIATHs6ReAoKwU8uBbedmiZz+N64wEu/6fA8xsZINuV7GAARaY
sXPsHBUMyBn8zCTWfY5wU0HQnPlUVUubQKdLLTIRgHEmwzeLH69yyGM6Ga39MZBB4LDvjHHOdCg0
O3soHdkSeqnXU9x6IuyLhmVowxgesoVb0QpfxCC70Uquwnv+stLz/FRFyMNuNOVY9qlLai4UdXhC
YD2vZVACcSX7teOmk34DDYoHy+n+qKGaN9VuH3S7enVEMCRZX9dewBLLNE2/eJ+Ecg8IvSAS/d1W
dW0mqpAKxPrnyWiJkkYJfvLm3Y1NsK4pLBJ7ofe0jJ4Ic8xPOT4nrWWeuOiOJg89QxZyYr0l0Bbv
XvH4pWQ8+A2z6GEOT2S8MuzjgY1gzCx5ZDst29liZ92EfN3jVu5C42bKjNz9kTff/RXeALM8bMEI
oBqeroLlWGfycUkjAdaOBAj17Vrv/cyVnzdYnhxHDsX8tjC1BS5QrvkpuDSlfVA3w7LjapQUkyiO
x3WL8wDB3jbAxBPzYM9hTHVH08AwMxkS3+1y0xtz+HmXKjeqs9m0lI4tsTiDuFoPeCLAVg1dbHLL
Fm8Sv3jy39G2Us3PJro1dK4TXwk8AOctNzAZL5PxeovTDfAy9s5GP6UcEpx0WDEB/TaElp4cFLRi
z4AZar9WuRCkOUdGuECGHJs5Gzw617O2dC3RGugjp/sUQ+cRwi1CC8kq2+YEf08A0oPO4uefXZx7
vnOaHdob9qRR879gbqZpjpkVcm29fOBVVAs5ruo+9367ShVqXPuy2KTSdX/UCKV+I5YxgM6PcrNO
+X1VRcrAD3g7lUfw5lgcoDAPFGnCMWl9KvJ2geBDQcpjjPevc/whgWh5ZwT8lBiE1BXOfytsS6Wa
/qhZeAlvMl2/KkDlgStYtJQWJYTMFJ0QRkjvDt7h/7pwK1P1ShMymHxk/tfPugChlljDnqZe3+f6
t/0EmzzD07ABkwuC7KaLGFvG6/Psuxz+UmOwr+oryCG4D0M8g8tbb/9sbrIOn+gMvjSn/vr1SnX8
8U4N6f0QX+FwFXHeFlObwNO9ZG64FEnvtlepjGjrQ6pMBeXNib1pEJPZ2QWHboPURZ2RVgx/zxax
AhOrtoavR5lYlrrAEdIInC3fAA5FsShP3PMaUdCw3sLvCltHHw2H3g8vCL5pvbIkOvhl2s8GN3VD
xyZvGMXzuQjv5HtV5idFt9+U3cco9e94wu96FInBHZ8CoO9H4dDQirFLLommEUi7pH5YkAJrs2Bu
uKqIkz3A+BKB1J294vwAZBaXwsVX8OPZGTZfrzdFb7acEQi6P9Vkg702+osc/yGx0cS7YBbm3ChN
qrFjCHryF/0vYAyhVQTXjSFffjswGp0PQk6kD3xwGFeNlxhzdF61QLPJJI8204vnmru69D5ndo25
UgbEaQ6IJv4xavWTHADTAZdMAb7RF0SRuLlZkaJxCHRqlJmaND5Cuplu2RYhmOpmwJ9mnrOT1sGV
PjtCduJseL7JV04+13hkMUkdJ/NDoTWUbhps9kwKXHrYaBolUXzGtt0GjCFblNujHWZnwn/QORsw
7ObarYHgIRqVM8k4MwKEgwJHMjhV/NFDVQgerTV3cYrjwX+P+V7KoQKv4AiMqQIr/Rbnve9KYUQr
FJK9o7M/vkLtvbuXBFBkA7pDpHDqshaWQZDn/oO1QrAQpK8ABRj/savhu8uapy6CqDRcVhst7DiT
El8qhJ602EvVbzcw9gsUPtDytWBubsnwTLa8/De8RFii/dTYU6Q8Q7FxmTczoQmQlx+DMarM/+te
tEZScwdPdWg6+CObo0XJAF7brHjqsmKMaRuiEqE7W6yoMbQU0zRfXUMfK7bgYjTM5we9RpKDV8qk
BA0ZkTZteT2F7RFeAjGekOAwrR2o7xkHv34BS4tvKH0nE1vsAQ2bVPewFJk5hdLdF4ffId9Qeq/v
NHIP2Ys1VZOD8bKI4TEQWAayls3yFe6qNOLBC+Df/RK71zP0NS5NPZq5S9qig9xCqg923fJIcyqE
Sgx1FvD8hS6hz3iW8puv4HDmEfiemRqnv0MUXjaJX6ewT6lBkn6uaGaF6J6MYv4zfVtGz+T1wbxd
epmVDvrssim6w7TbtW9F1V9QWDrC3apY+ntPumRJJRTfROr3pxYpkqNMhGp3HKhDjstwhnXPbXf/
5bLGQrDPYsBStSslavCC+ohGXLL9WjWsLEUSHlMn+bKFn/J2ZrgDiZFw6FfcprQHp954rBXmiiHy
lYWUjfTWqAWu1S/rdhGC7ifXoFOizmsp8SVCD8DOJmeqRCD3LnRGqEY6Y5YIOVF3oaPTAEk8QxsC
9sjHKiO4TguDzKc1J39rbVew6aKX0gOht+W+1cZ0eaCxFHlyyX4vo6tJrcadI3OyRd3oWj3lFPrk
74Uh5EwlywuNLfJLyJbm1lbEvEZr3WXW7LU5p3CS+GKhot4KxK06qsGAAiLMr5mrTL3LJL1lVrja
Gza90gXLzbilnIaeKeYG99ijMmGVhKbkLBAGGHQ6Q0U6yzQ8IwhnOUeu2WpcLqgq5xeKtbh2UEg1
i7DjajDxwxgf0ZJSQgbqpVSqTA4eNfaQ4M2DTe1N2j4JjNQXRbeOdIy1ETQA5CTWlFs/7/7WfueS
qbvdD0lWyIwy5xtKRpwi+hBxI8mR8sXzIBhmB5Vv4Q9ZnYUOF77jMO+16H24h4M2ESysWuONsp1r
9l7NyXnPzeV/6vTz6Y8t8a8wcdmBrSLO+EDjWWwNzyL4iI/EBMoC7LWgRJOgZOGcssF2tiTqQs54
dPasn+HI9zpkqlenXcMk18RS+d7iL+pz0/KW7m6kVZZ3Ur2FcU3FdcSHbJFD+Kmo1IweNkJLAa5A
GzGHgQ4MrJ6x0+fT5H+AcooZDjoeyMvkkzFTqnx82SpzE6azs+Rc1hoWwC9kKHl8pVl1sD3+QL6l
IGJhs7SIkFVjPtUL9zeGIOvnsqnCSSr+p51wrrZ2EWno/1J3mAbpEUx4uVclhu6B5NtMXUpozVJH
QbM1O5o6MW83AZXQQ6vGWjygpytih1rYS9IvEF5eYrAR8YeB6yK+D57FxiaeO/3fbuHtEyRql33D
8RQBFeKLbnZrDSfTyn6Je7RB2K9UOTjzqG1nUxN+nahTDouWZbPZ07R8aPkeWz15m0fOYHcUFxJK
Q1XjI2gnVkgmUCI6fxqCNrlCa+hZxBWIwrz9Zr/r48QGqVGqOSWldhoHm0gcNv3n3NSSaICpEofN
0W80CzYWtReon49Q4CLIavtY6TGEnovO0L/PiodU8KcASuQTI2MuABXDMu8o0YSQLZ9dXCxUapsm
Ur3nnHLGVuO1kB+7vUBxgdd6bXWqNlvgxLBjjAXMxywItvKbOiXqluI8wTG2ff+JF9x/17UBVjiE
J1msG118GGyuWiYr1qwEd2WkgF75qH9D0QSDQr2NyiFtJ+gjDWSbgUCyL0jVeewg+d3PXNFQmGum
qZ/26GELT92k1SNX8fNfoYTFh3xKkcwV4pis/stxtJ1YtYvox6ij4vkenLJrV5rEYWRF5FS6eser
m9Ga9K60A4ZX6YQecAWp7Ms5NXzsIIIl+zCYwCcEZUParHSA0+Amx8aS7pBqQ/gcpZIMBH8fIadt
lWT0OeAZR0b538nI3wLkZZ401YMYiuFIO29Qx7Dps4aFNw8DTY2LcUvcUfJfq7Z7kowwes1ZzMHw
4tAPdsCjgXVeo2Gb8hH4fVKSOdu3DQJWTLXdUoKPHJAy+q5wJg8UcohLOss9N4IQIitB2gBjoBSo
/try+0T2PgDycp1/uLf1FijU4Q5HpYMMJ94RFqKtkaq2EKKvDoc7LEmpwTd7I9OfUi3elPhBcTFo
K05sHWyoZ/UrK40nCL4o9kLbomr2DkOghYcra04mpbJGui5yVOM9XqdiXl+URQI5jzW5XTXBWjoK
8u0jyXsqha66N47pEChat1902gUPjqC2GKW/Oc6yAa2AhQOWD8iEvxkc4cYSGrvPr/IhnckQw4gs
ay4A/r47tyn6bxVM6pswuPbCJvY6PWgaBD5ar1Fq00F309cpA93rjERw+VmNiMKDg3KqAT9lSbjO
70Rz+BjqhpqTTLZdrNUCofH1ow/Nwj8MEo5WAtPne34gpkxrwO55X6AkKRjom2moCUwOzEcTy8Gl
o0p6X2iIp5HFsS+jDbbOTZOzBL37k1/BkGyMriJVGH79UpgjFll91qLOfTu1L1AMt+bFK8EdApOH
TgLmdEhCySEZyGEwrs71LSWM5By+FiXFjSQ4ZM21VpDmJ3dcew8be2PFxYLZSKLDWG+Sy/akFRxn
EoT4nvmeSwr0NkhByVYGfqHPedHAF+sO2zeuGqX6eo6ePCxFDNkd/8t2MkQwCjs2BvJhZA1fkeZh
kTcGdqEcStP+WiNMOTvhCnW14i6kjkief+wG8WzFyxs1EXj9iaQT4oHAtVhvbgQ84Vuyli5eohfN
3WvX98uRpaiUJnDLQtpx5S+bI/y5DKB8sdTn7HRkLxTFXhxsYfJZ55xhD4ScQha2eUhY7XEk059n
UVAVDTBs9hAIA2fdE3Wpm0xnkBS4rcWiqb0uAEIscdMPWKM4crP6lghiobmrNrC0UXr9jkOw9wyw
cU4QkOomI9eAnyG2NU+uR7sbQMIZqO3ZTrOFs46U6Cr6bvcyU5SApa0uDIWDrMjNx42e2UR3mgJp
8kkMkQILZgY1hoHoK3abXk3blvXSdbTpRo61gjhQP6Xcu5PQylsWh/ZNOT1ywo82qvEPG+o6LM/P
8rryhYwbC67Y2rrS3y46Lr7aCjCAd5p9Ltwx2E5cN7bqHKJqHFimE+H2QEGaTRuvgysd67yXLts+
B6bzLRE1WucIL+HpmQ1aSItF+Gex53pZKmgVWw7m7QDlT5qhP0AquRceC59zvMgIP9uuRFRcN+XV
e+xC5ygjtzn0cbUmsxf8v68lY6UdVKSLICMt2g5q8DPtZGDGkR2jBSu38HI+13kG/UTFWtOzn3+O
Wy/tI6V6pvCQFxPvJgi9DqH0x6VyZfdrdBmHq9G0frw6nfuHiDKR7ZaVUaL3nGXGsqq9jAB3/CS3
LhWx1sL0N/RBKyfEFqjcLamHPXVLtqKij0q7aQBQ69y1V/00qDxhoDESNtWDnDkfSrlwFHRJB0oO
BfqNT6mI3+QaWz1UPspnfRffxocOELfBPVpR43KqCdiurCxqcvv9Cc8PxqxrRqXLItaYEL507s3h
d0WxcyarZLihzEW/FyLpalEA2G4MUjPIq95DxJKSL3JmgaSyTdn3exXCMdPUr2aYNGeRv4fOB97j
UzzjhhlNf3B2AWc/Qbyqv0bLsurZQNV0Pv3Fdkx3eTvy1dEDBSqRANlw7hOzvxt+1DpEz85zVpBM
jLbWASK0qXDNqQUtGfzCfNEd9zP6+0sr5j/9pU/UrPc+lKGPPLfi107Aq3VfHvOdMqcaX0tcOZIb
lnMN7fgPAXH25/MCPFa0eCvYwAcfthqOdXRWPgxewTjKpek6VVz3H8jQtsPgafeYyi9gJAsxPRz1
nIaPkUBej7xqkTf9NtHeOIybW5Njfr8z+/q6HS9HMr9FEC6p/HpuPMkzBGiiVk5bkQFo+cTbLPYv
CBWxJ2ElY4dYO/zdY6mranMCYkXf2/khPl3mc0YIX1bUwfJkQhi3ldztzaio4ZoCxHYNaz7yRQfS
oCS1wksTNCf8/9BwrI9cVSRzeovGzNfkJ24n1xjJD+eW2r1nlziiVwhobHzWKGUc7dRs16fPh6i3
zPEU9atmyIjoZ3QB9/K8Rz+B8Wb/vMIyYgWimo8yCGIMaM7g3mt3Do2PyLEpmAb+gJt1BElk6YUg
UEKdDTgrzYhhT9T3cuc+Jjcoe14mZI34dkNDeiw7erQ9m6mHBZ5ADvOR9Yv2MI6nTzGkcjLke6FE
bN6koBp8aXgmVjDtrGrdsA2iBiPO8rlADdzVEO/tMyVnW7EA45yu/uVPExfYRkt4toe7wcJBRD5S
xMlqeW8L5MkcayKEeqAM6a4rJZledSfjLtWUiHHwUEQYfuUumcdJl5geu00RUBi3I8JJBhHCh+0p
CfguYEvUeH2RI88wvt7Wp+/xt3q/YRm5hEa7mJu0e6HQI4Bjl8v7zzKKK+KSoLvgU+yihuTJKzC6
J9QGd6CjvBu6jxjdiz83i7WjdPoMn8Vt1Bagg1sCxgaO9khvh2odyfXSoFn0uQoH7RuvYCtn/bZs
kcs59yKZcX9xMg65TkYTI/8LnC0//ltVGjxLnIjWb7u/oxyuSl05uxN7nh2kcxP+niP272BB/P3h
ZG/52Rh84UI2RGNdHn2nqAbU9B1B45F2kg32R5BPZPuUuOLD7uRwrMAudW7NC3JxQXdTtAkR9Nri
0pn4bdqiADFUE67vB0QK4CED/V7B1GNdOfjeB/XcI3nwv83w1iZTQzcqSlgdSjz/+44V760P5lfJ
5Y3iFREovYhA7n24nrjTy8Yz4aQmEk0z9x/t4b+iEPDTnq6Sb457ZP19wX9G1zd7ZA/jpYGsTpMa
o+HiHDxn6eRacjUmXIuV2QBIF0mo7QB9NU+eGqbjnsQRjBABiIQBCOEl66g+LWAkYaUr/RxBJiPc
pb8M9I0DS1K0+Zcho1MsTxd0QhhFvCi4MSkgm0fFOYWj4OYUFCg0NbuHvBf8rU7/56MuxUoVhdRk
cGWNsof9MndUjv4PGty6PN4rkIKjRYZd62wQvrKHJzeZGLmybHrB7OlVEXj7ES7Q/NQFxo1fAEWD
mz9aFFkJ94hXz+WSqEB418xfne+VHLksQmg0HLmJVS6OYsSnSTDz7A6LdWzhhCkJpYAOC0CXfyyp
Cuvs8zbBl8wRsU7XmSDDAKLCTQzMIn1a2BwxGlBTdwTxWBAu1RppW1sHoSmNQ31LVnHzB+sij1Tj
Yx0wP2ByM6WuhTr1o1cMeGIR+MZ9i5Es8hsXkNt2kCypT70nc9deXQWP3cqa/u+FxlLBVV/l12NL
G7bt3PL8PJ/BIXHRNt9mjB/hJtBQ/XPckPpAUDWhpHL0YpdqX/EDYZPRtIgJ+RfT8gFiBVFKuMQJ
+iQ/aTqVlKbuf9VUT5L+y6DaOuTukYIMq+Az4kMlmygIf+itMPYHdIw7Djd/t7VS4jOn52AvsBcv
fG8QB12spodyXjqqBZxYEjcXRWfu5w4GeBfGJ/XYhaSKae/Cu6yuwSaOgELGvSWB/+mLtT3aGBwY
r1iwkEy7+KbACY5BiSbo1WzY5vz+BoSuihn5xWDrMLW6XVlN+TAgDoM7Qpb4qnjw1sxQgy/dnD6E
GTKdT4ZDNMsDQ7Ail/2YnUtSnMtFcwXdlcTg2sGc+bz3umFUPDCdoVGRuyyNGFX8sOGWZMBrdwqT
dcCgZsRpHDeeqYoDwSIqSy6wxB+AXZ5zD+o+i66/XlDTEpjh9JmoNqPOW1nfBAcjua2sIuzlKmsZ
LsR7u78jOg9r+M15mCSIopKohIH0p24XyaKwLmkYqcdCqnXwn5u8NB/fVQZEQv9MIRIscoqPNnW0
r+l27niOKKMrp/H9ZGgQBf6mJEVzXW9V0EYo00tf4YLUySiOhDKvAzuD17DIzq/aBA+ZMkbaQvOn
jnUygWcgGTZIPUZNnqpvfuo39r/zDYSLvgQSgkajPvGwQryHXnZ2S2xnyJIwilcJuwi/vtLw/pWn
Nr9cCsNLTGZhlucrhwjuj/8Osa/zdXbKpJ6VZN2QqGOcTJeIzkpq5EOGphaOIo9pF4BkZSpAaFNe
KBIlDLT21XXUuPN/gE1VAvhDAdC45NNqgYu3G0MXs3pV0rJoXHS9Ynd6cigHl/zEeXr5WJhCb9cm
DAPtHDPy62sp4VP1LXgANfjaPFUyLLn2wBN1EPa42Fjm645hgJlbQinrRcFfzWi8309JZxXtvWXj
FlPtUDPDAa7m+a+7/d2ximN0azKQj05sAy9Oa576aiOPvZr+sVcv+0dSSERJ27jItvTUvo+g0Md1
60REB063P1MaN184KIPWKuF7NArNnU0hcKDa6bWyozBJPIv4cnsGupo3PnC6WKbqL8c7TxJG3J/T
MILCmpKbcRuxHEHq96yazmLFx9AeUlS/RufymJEoFTQQ949ntZo27tM0k4PCZ9Yyn6rrnRYFyqbi
4xPQAhGcvdMkn6K6+04CXQXmj+7e8pyJ+QOGaPd3u950CUCOjVT9C6cnDuF22hvbuL8+zG0EfIlZ
MEGHNdOym9y3owQseZ8cb350ulCmu4Ec/syQjxJc2ECTgkcm38U64GU5sV1mHF9z3i3c94Nilzw2
9qfeEairAzL0jJB6xdtpzvlaNcq0svvNrAj717+enDVrUxwPSsut531UO/VvwlLa4QMHI9g5Rj5t
3TlmLLzzX3sXn2w8r1X4n7JAi4zRiEoTK83aP48Soj+cExDE/MzW0kGinXVpdse/1fpfyExmSNJ0
2b+ZuIOuwbe232gqEe0BXlO8tRadHjSG3xegix6u/0uzFqETADjuVsN+g/gM7z14hO9GDDZSI+3R
tKCj0FR+r4FmeeJbNY0bdpj7m7a5ZY+MDrNMapjlywPj9OX5wiGwhJQMF2BYJUrKD+JpGR+J3QAq
Mmny80eOtNQ+M0ZyJkZosOmrKjHJx1FEkliAwPPkJOAt7pkM+yVU8LMCpjEZo+nlVQLOky+v2h+k
+JUDrnsqy3GpCRfm9QNZrDq10JMWE8LYNvSdJyQRBgkwAiHb7XY0Dyxb4HuZTDffVvHsHHVBrnm1
yGWomSrjdc5aT2Dvw8N0r/uSdqJU1yQEWYxKuK0C7c+RkhD7k1L77HFwtLyzKQYpkDt4dxtGeVap
NulgmcfYuNbqx6Iw9fwOMZ8xG72czIbkUx0EFnssnYEbO7aLpmkPdOZ7r0BuKZJACXhARqbywncm
B9ezMJsMBvwDxtDVFuVloidedf8B/o3s5b1t8TxmfztyWmRkNinQJQeIBiZsqnreHQaBjG2ZLwBg
4R61IuMVYHtwb57ixJw19Di4U9D9imuxQ0cOKNVP5ygQpclnui91RP++omzF7IXobn8iUwM78p3h
T/sEPKB70ZcJpYqAI4PZUqBPsVm51GQtR4XHwUr/bqurubh8WfKLKiLEpnlEUOhzUtRbU/ltISdT
ZXL2sXVdjS8R467IAVq4eqoNh/+oTQi+AjiRIPrfvyJMbSoSb5kuqxFbm2o7DbHjhAhkoJKIS6xQ
9ng8boWOs2v8cMoRsIEY/RLtiuW9QXepiY++ER9D+ePjFv5gE0aHtHd7JCZb7Ti+EB7aYU6xJouC
Zn5hpW7pecSjYcvvudKrThNV4Ci0lc1jOi8fR3rDLgtwkF1+qAOhSH9Rnd51473gs0ufq7aN1Tke
lbGfDGEs+qBBcLKmgLphc243nwlL8WvwASvEae3SuEoMT68WuJnJxrPeXMneEQ8WvYBhjxDYNgr/
tVCaeNTyMM7g4o7PgJS+Q3erNnyC8VOYB0jgnKDS3GX84J1Sp+1vHVsVU5aPfMWEJcDbtj+x31hM
KGaQg51qMn2bIfk9/HwnKn6Jr5ja3JARyWtMEpoHiAlluxoZZF3fUGVvaTYpNh3OIIuAg+WK39f2
qbkYTatAdiXiarHy81UmqgN6lbZ2T8xw8qCSx01H/wjma6Vr/foVy7QPibY8bh5LKkapemzlgcn0
mPmBgMw37/JzaQfu1ghdkBFOd8cxTZ+cwKmUq57p8RZLgQZYtPMd64eh7UJRVVX2UH6Epg3yt4/3
UZX44HmA9ktjFs7ybZwM42377RPr2ffasNJGwi0u5+1HX7p+yIvARXIqhhcllhwy19yFOrUmqcQR
BFx3kjujjyVD37hXwnYeafO03mN8QKCyKLLs9ThBxPUi1LVveZkUJrvVbAu6w4n9RF+0Hzu2OY8R
6EbQDu8Js6yAo+UCi6puGOHuLEHFqApkZ6R4ASC9zAqPPrnG5fL2h3LumONru/TYcZ8A37KYUduO
aA9lVTfLsu4fizfTpobMrG/FtJzzSb1eDLRPkwLGwAsBz5QjyNb9mbwnljgTiD7tYLc7y2yI/QHW
0nb/6QFlwZSJhhtoaZrRH7yxuG2llAslzB1jn/Q8Rgdu9dgosVdTwQLNPBMAYIkjOA4vLaKno64A
tomA9ExhB3bXkXFekXIrg6BnLkDMT7Dupx2mdUPgEWxP4KUYv/q06+ilhKrF/dv1puY7H3YjuhUy
5rsxUG4PyI4tpliW9IXHTn9e680UxuDYPGrXZID8CpUpa6gF5P/hIUqkGyuKbUWGcx45H2C3YgA4
8bvcD9YfzoLIkALZq90PvgKk5x/u+U6u7pjVb4cVXMBUD56huhp+ZBz+ea6yfzyEbOoTqZfpw5PF
Qqz50nuk7cpoeA5pVrj2R4CfqHHbrUiHFBdS5s2ORSC8UpLsbGrbcMIOq5qdU9OoiKA6bOLmfSNS
b5XaboZJb8M7oT6uiqMHAtwTPPmHfJJtny84uqvpGzbjTvOoCaq6rxThQM2ooE6DniXnc40J8YVS
X5blr2Q7MDoJFjsLJve2hL252Sbka7NOt7+1McxzRO/5xd2j18DHaw99YJ9bAx7SZYfSw9wPvCw7
XFJCc/nnJuI50T96YyQg4gT8Adxp16EFtAT70gPBXy/Nnaf442zkt1N7CIt8ftiNwmVL1hd0mQD3
Hr4WQWmAiKVIS5dZ11EhIkvzgDRQ13B06iZMtW9OZ5khctTKSojIAeyV7DdOJVEjIVweVGWLBD2s
+DECuCVqnRFOM1mcs/xw9PCYet6fwkVQ+Exnzx5RpnC+QSyltVC5WDMBHCD3TiUU40IjmnQz3SyG
1g1yxWab8fH7rwQ96X6eYmHpLIAE6WopzaVCgOK+3XLy7u+YlVFapf9ax2OGTWX1IuhJPpwc8LiX
3wlIXS/+z7ooY5jtN3MFZmbT5dEHPiPRyvxC3TxVF86EkxzeH7VO+Rey0z5g/9aoLp1ZvRUNf+24
fwbzUWu5Y4Hc49FgYk6su1M05WOQvfSxf9Bmcotny4PJg9LK/JnRju/vTfi2pBorxSNr2Z09LqBL
eVbPVb7OwQMcKmnrSW6srclrBjrp9zOrybo8YxU18edwzHvpofWkSwDD7hLHsi81WYeQxZibTNBn
0MC0Cd6LeHpaVGGpI5ISZ4NdoE6OSwyNi1GFBeMkd8wwIUD09gumvDvxO//7W031DPLv6JHKRAFZ
SEEnhxX6Uy13FpnyJb4mo3e803X69tIyw88b29BI6noT3gR+Xxykdv+JYcnu7ofAItkdR8ne00ZZ
b+UoorIfrxjNIPON3W3Wp4hDja5m/wQFr5uQ0RB+C9I8XgzZk7H2v/QjxMFMEX/pzu/n5UacpuaZ
m4uVklpjKpCSV6M7Y1FBgZeaN6MHFzm1yxJuzLKkSmLse6bhH92EA/PBP7/z3jWMXGpb4rWaUPg7
uDIdqLVBMOgF1YzNRFbaEJxldpfLWANFkn5eDvzpkhwyUedDyNhFnGF9tB32v8oYLXP5O3yDyCsc
ynu2wzZVtFozmyh+XeULILXPY8lA5Iu7moayH8yXhLxPeWjpzOcrLnOPnY9tPddt6dw2dzeEcRGw
dIFlwzAtVJw0sRdGqf5CoIZ7NHtuTrzUNNmbDc8xM2WpVs+Je9uyg4KiNvN46Hyq1zok04bHpJNj
Nb4f4yLSCN8+DVbajdeve5uKMAVcAbgd0W9OIFFsKf0GECfzuuei+zfIDChzIRviXVZ8FqfIxYkt
KbPgyR4KxDpSjRP4VW0XA9sGKHi1nXEIumqsVra4wVgPrvgczdDsxmmV6ZpOyWk2yfFfA0fSUeaK
u1fku1TqNFBhr6ZijAgGSV7O6QL8NueShVyfQSKMzvbNoXMDWLqnABVc9K4i1MXP0jRjwzRv1Rzf
3tudgUtNU7Gy0lKtkX/tQXD1MngqqI+3kEE3tK9XLHdAjW5nilkCxItMRyDJhY4EWPhVckxSyVHu
agKycUwOHVdE3IMsKK7RApBskzqTK3+Z6IoiZ6cWhlMFzHJCM6VCgBmSFtAyv9S527JOhiEWNQTb
Oth7D4V2NDWghcl6c6Ja4g16Hjf0t4XKFH84JggKssXGBcxCyM0cXUWxLeW9gXrDrc1KQoaMIA3e
OmJh+obSbX9yKvNDo/IotXY1zORL5Z8cLsZPYovYlvwE4sVnCjEiR8TdxzcM+ZC81FHAQQRqADCh
x6Plofb7QMk9Dt1nkdJqCtxIA58T9I+Yf4nBTMSJNEmOn2M/x3Gl7djRJpkHlAtCEM2Vuazr0zbs
BRkv03BRu9GNWAsarnE3bOimZiG2ldpdIpJDbnZD3+i8N28dHkViBLX4IgxYylFrnMeAhZO1in3S
9o8hRll9XRZB44trjSfcFvJk8NFSywdH1HxLe2Nox1t5GJ8RT5E1slwDgZSZ3sD3FBvWaBFU8su5
h68/WoFcqfRVanwLnzT+NKciMH9X8+jSYsNCF81UZLpEFV9n6VJb5pSlsxLy6xQ3ScLEKD9A1LPz
LrkFlLYETAfPPSTt8T4eB6cHkZdK/3r26FkMOgX2SlgB7uLkCxao/ETS3VvALuB6kCdTff3geTYx
j2pnyGuP4uz9qhYUcqX+3B5/F3yP5adJPiRGNESc2yDpVTscYSq/BH45Jd6Pb4rSOyMwfYWOiMah
rT0z8dtJb1f9D28gDLKY3JNOHfUN0agM/3AJ6joLQh5WwEV73VKXYnKg0xR4Eu8Ok7Z56vlO8sf4
+Ga3syXDU0AAhEhmfWbMTN+rv9uix2NGBx4yUJ/Dhl1XkpRxZ2f/75J2z+W/SxrJNJlA4lJtWnl4
qltf+RzJ/Uyr9zUN79F5aKRb8aXD/d8YVoFWQIbAHDdjLwwF/oCwZFkfAoAhU3zgMqIkENJ/KWqB
oH6sm+gK/Y/DWVF41SqMebw03OX1SDcg4Gk/zlzE0qWVC5SZb1Hwsa2VouzXnAYLTE7VJ7b0uu1i
4tkJmb0ILZHq8ZBQ9zXDBCiTG8SynTdXZabsmymwk5kmhp2QKQDlrsBK1TJzJKrdywKhsEudKGL2
zfRwpnOf9l4L8JaNnUK6RjXOpWWvUbMC6DFDbC0XvVa8abWekc8NX2/4YefDnsBcfOR51AJbSZG/
l9ImCs9ZuxR+R+lcRtZxiOvMFgBQR2u6WkN3zthIlVll8E6rdzEJ7fWDaMbASG8kxLkuU93wsu1W
EqYePYir9QZom9UNnDElG8xzjTnOF4EsR4dK/mlg7aDum5pvLfhZIpWWLJ4flV1I4jrpRp+dLlxy
jM9uhtRaZHhV+oHi3XWn8wRuvPZDxQtxv/qg4kID3iZ4opn7pGLvpE6HXGnDfFNpydF572FzAF5W
UWdBHVM1NaoJgF8G69UYLEaTQAMQQmStZQmIYhIWK7/47Ldo+bVmxK7R26/HZPrUda5cDk7Fcm3c
XSQrRWxZOj24C1nwsiVqknnm8Ug4Sy5DK7bg1Qk/hw0lUsgL6TNZ4mGsWvKuqVUGh4fA9P/vcwjY
hh0upWPnA50+ek6XY6JRQ1TubWcpeAA+/6f4SqqdXWNhgY5vxKO1cBAYyxIgjw/Xvct2d7LhafsM
OIJRf8p7f2/Na+RSEBcuc6Jk0ebxx1cS0+0voyUfQbON4o02mwJ5vhnoWb9U0WZiWwsNIc/Kr3UH
Rwz5k5pUwa1IKx8gslHL0hOe10bZtLf7+DKJRVF2i8GTShYIqv44eQMwbFel37+7QXu3z9LghIoL
yzRapb3xX+m7kg+J44gh/bzszlJkMSRG8808ZWCtNSY32PSd4JICdSi5bAljUtdVxHVCy+ItHwqa
XgL20IOgCinTGTx5vqPgWvNZ8Xx7vUUgeJaOH4Q50fLJkRiI7UX4/K275jyym/qYBy2N87neFGwY
vESMIY40P5TCojRzIVahqFjEAFmp2ushZWb/EsX2Wfm8iBJ+nTiHk5v2sb06c6P4jbSfKoGaKaDM
kg32/zkIFXTj8J1bgLf11P4RS8HlzRvIjHpbMeqV7ybQrESepCHr7683F7VUj9qOwQDPOexnz8OB
raNS7b0tyQJKWMFImp3pm5wlDY9v5fsVTaQYA6Cuhru2Mk0U6X/tQoCIu9Dfc+ID2cKjcsQtH/bo
QBivI64dFJ0/DsuCoFBV8s4wx4zs33zedMoZhNIZ1jTCPe9kp50/O6OGGQYtabVbKd3Ap5Q3N8mF
4qc41wWikwdeUiZCVA1Koxuh98xvyJg6a7CXYHxejj6J+AoQvVvE4CnI5xXptUi2aJaZvsAd8Sw6
JhVVVmi9kW0v/fU0nvhuN3YG6sXv5oS+tXLozf73UIEkkVclLr7BoTnQZ8/z1I+N4hrHl1WvpdCN
7F2IwPWMfo9o3XsWdw8/XbEorRuJPssSpeGPjbstIsb/YrMIMXrAHGrNF6YtsIdIn18r9DYIeqrE
D+2TfI5m7t7toGlU2quYmuJ913b7ILCGMd/sw439UiEg695HeRYu7L27RXMhcC+YjtsSPDElmSpO
Tj9Gpx7HghbDxcWOwL6hP4+5tLK/ddNWo5podlYdqNO2SfuTPz4rbY7ID0xj6u2U51cShL99O2/C
nTMhoAhg8LU2EfN6kL9vA5IOJCnjYzbVxbnAQgBiJaZyRX1x+CoKIMDftw+2GiO/jz5nRapCydN7
+miSfZ5t84Sc1iHa9tZuaPoI+HpTQNIVJNkCyUHbC3PmCAE3Ec8qWrkkh1mutE2u70dRlmFf+ffX
uy29Jkjv3vmNeYgsRcrowdI3XrS/mSHi3UyBxiTRNZjOduPrApP48yqoWuryH5uVKYsFvSSh+YWO
6lACNzXRGXM2eFJdw2XiNuncPXM1HWEfpTuzQvL7yJUk/UO0SIGpwx8NiYsxmY2RcU4viRfj1BYp
jq1zv2pWYb9cng+Z0pZjqd8LUNJXhE0ceT4zFDRDMvcTYa/Jy+O81VzESIxPnJuXJghgtwRU0dYl
+nVibX61kjq9RKzkCT/gJnIu+uh+oX2AVFDEAZl9vO2PpWbrRARV+B9x5tL5MLZZF0/FXbqjIJO1
brUr9NXpLfAzKL+EphBYgRUVfFM/Qfbn36EbG6CHmzVf1pXM1mVL+YPkVT0BGK7u0jg8McQCSaQ5
IhbXmxfkTL/8hmAFZZ2PekUEgzs6Na4r9KIBUlCI9zmrbQIotUhFPgZCtKuLy5jMblvZoribSYv0
uoSyNygLq4Jkc2a2lFeqCN51IHRhQo1Laju5AEDZvD7QjRP3yHxtmQYFj26U1QdRH7nzI3VGgClx
3JmUhCv6ZIJ2IudlS1iXa5qWw77tYA3/BJMQK9oVrKnHpCUOAUTT9X0YyCLrXU3LfATj1BLZy5LC
dXMqxqld2j1FZccpMvRIvGh6a5ShvvkqpHlayMg7n1BKsP2vfrGyFVNugMCJ1jHLDzDNBc2AtOk+
ez3TwAofgq0dsx0mslb1a9NmYrbgsjSwAWsHrdKs8bFIpm9nye02wlIYCOjzV2PH36dY9UGx6QVA
w5QkTDEl2g1uc412C7F0Ae51ORl6wGV/huq6p4lCgkxZuAdb/Yf5AqGCn7/U8d1OWdh2WqlmQZOi
8uAyyk2pH2hpfK0KVmIAP52kOKfBtoyjG8Pon5+btrGKmV4e2W5oe20FXQ9j+iXDzuJC9iW96Ddm
153PG6tE6DEZX6V0AqqPe2WH2Jeb+6RXvZ0EZ6+kbThVMEhWu3hr8B6PwByr51SYYq3hCVYzfg0J
9hfINOAT0hs5tXfmI327ZpOX40hiRye00R0VBJy7A15UP0HKBY4ImuhdQmXyu93Vce97rxCLeiFd
piUVf3RlvcL0msD2V9qUnA6qAbEoNAubBSDa9x7doBL2dyrxxre37YQwfun5+3rwxA6ZyShSR0+0
OP2SG2iVEBfw3gneZlMvVB4W8sklgVBS4slElSv4iJsd1blGLC/K9bmX+Y9PlTloY+zYoFXcDFT9
t20hIdU+WSjTLAp7fE2T87ivTEj1ziiQxyxFKIdWtBgOTJh663WL7c55/rhEbMN9xQN9O3WukD7H
beAl07qRY73hp11gTvvmLCYrWnIDEec19UB88fYop+g8n6WrwrC8WjoYz/OY93ukQ2DTjPpCJNbr
gJ2FRiGCIep+hzKt5ac0khjJVsy9+oXUqj54XPVsWtz6XV9SvTjdq5AxC+lRONATG0IexFu1osCQ
I2XrInN+aGHPMy6Ur9vmdTlca9CCOP2vOFs9qLohTWIjX+RMwcyZ8UBPwPJ8fVaaar+jW/LDYksF
xrutVVLNJ8DSdMr+tfEyp+vedtKqOycG5B5QBD3TcyR141KUiZLWHGktTUp6WJO8E0+JtC6Gg6dk
0o7imH/zYQBrEIYUttVOMhDnTx/btEDWyOZBINZNGmrG3Fy+KLgjU+rQtxdlau2zC8TVniLwpUb4
yUmPdlkrCWN8XF2g//jYpt5Iz0iwGSKi+8kB9OznjwphuGC1qmjLy0MF2YItzq1nB+eigmmFnmUA
HVsoJuWze+WQMmmUBo19QvIVUhUTse2CGmZi85J9FSOIO0IzW2ALkZH6Y2sdPBlkYtE4nMxdhyb1
aAwTUcqv9Is++lHJAZDl8u9remYfkIii4O/io4xPFHA2lRwXYrxLnRCvkY011ZBXFTEIyx8ylmIA
Ce07LbDV12gzNKPkVJ4FgPkWAaeMmAXkyYKOkrh3KyPvTrUqD1P/2M3oLx8jqArK0v0tutgjyzIc
djT++9G7UDP3V6F6WusJ7nYGnVdEW5Mr9wuoilkPzSodQJHCKEKlUkRBxRCLJlna2wf/PM5GEIQE
VqMaIBHTCO2udvKCYzp7o0BNhkzK3EulnbIVMi/y2oEblOAblPwFkk+hfQPxaybBZuUvJBj0tAzQ
+VELAJNVE9O7Nd+6kT0CLZu3/34k+ODXVHh3gz0vhqN7hSIg2kbLKA1GTsd2+wQKHzSZbhhsjoaC
3U6nDbdQXtufMWUjowgBGscuma7+jXJT1bBWVTwXuCGnAYDCNPLDVKYDeBKzv9Ko2xrTZ4g1K90H
wwqkA8+zOceqgmpRa2QKCa2rltDl3QMl63xMdc/Z+Kl4DxdJQMtfxCSck5xKVeE4+Ahx4ZNU/K2a
gPfi63rKZkLCf2a83qxq0MfpyqWRz3fIxEEyP1bplxsxqZQVtzyqRkJF4MXMnExBEe5RJPmEGHo9
LalFIbPw6TmkZkm4iQ4gagdH/v7VB5wKMG5vTTD7hLEOoYDSCyFuYHFCCY+afWdtzD9qwdT8XJVT
9LzZ27ORFEadQSjt2o7Iy1tJhH+cUdb+PqxJB0Qmk7aTF6ZMbw7UGGGUMHV5RiYrHbjfYB7q/HkJ
5WapQUnW1YZ5tN1LBxKN1QvDmW0s4+c94JWxBugAl2KVAC3UHMeQ5P6ysJRmISKWzUMGnzefzF2H
Yyx3PaY2LjeZoMUQgsWfx8lMMjt6rCG4DjVzQ8QucTL5KcKYmcitf/rcjYDzr1/+q1bTmygQIQV0
xMTiapRqTYawZBrmtZXvL4g4LguDEaQuhrfiiEGeZTqUkFQWsQtCevpkX72dCGFrgzGKaFglGCny
8hFIcT5HGqmZarv3Jg8DTJlic8yPgj9wNuPHNyIHZyOizoz6SskGJDnRka/kd6kmusunkuid5WGK
ODqTO/YVDNGUrgsL7WB23XjHitXSBxRPZ0yL/cJghYHsvFzA1WSdIIf/Y4jDsZA6ZdQK/kUDsWpi
54/xGct+HpSgLlcqliEcGghDX/vCiyWLerFNPbKzGYxPASiLX/P3rIyM+0+iQEd3BZ9DL+zUcWM/
WtzJJ8GtWGEz+UA+/yVvCOolWGe41GCd+VHyFoXMA2gTdkJbHrevraI/5A6wNKfwjmHnPCKyBGZo
ZDELovzwlKrsWDlXavy1C/Je5JX1EQLdJCIpzwAKHaMZllUEQh+lLGWXJF8VkHN21OEx8ogotFiL
1MJMVjhqp0OGzOpqdnmdNa6B+zaC5A0QWTfLn3dYHJQCHXGr89ew7hbOcl2L5UAHcba7uVA3YpiA
nlCoIYZSCfUp9CzqIcvlwY5e0lXGBFs9gsPDFXSu4+9KcDGUof/rkKH/F8ybPZP3+gbsRrGATSHY
LQ7sobe+N/Cu+SWXHg6JbyGtCWlodc1w9j1sYWYSwNZmr5V2uXCj5Q1a3xCJVqQBTmo3YW8j537C
4lMHov3ABTcbeVq/IMg1Vj9gDnf+jHZLuSrcaYw3vttT4yhzHIvxvfkRRvhdM6dKsRLqOxvIbn1E
Z6YaBGYWO4q0Ivq/HQem3bG0PiB+nd22vq7XLt9Tp++P4r4nXXmSbj6qCbV0fze6ipPOYvmQYGz+
9HniPorE2koLmOZ8AsOqBYpdNho6OpVTApvTfUUhpIBB2Vdp9+CPihVbuEKx8STFAPx8gsZImnD7
TPD0YQ1YYu+P/rz0VnIOVrDYJ2hnOmTrcPuXYmyIs4T26nerHd3nzqa4MmsXJxUcLEQJ38s5Vy0N
LgC0Yn6HmpYucxmNk6h8BcUYbOHZsvlfVkOl+KB5JtN2vT2yx7cZfx0NJufiDiYJNPiJ6t8s2f4D
s8FxC2ogZaAaIfUiwAV8c4v4cVVGGksXcReCOckWHs60QsJ3tqEOHhTVac1kx1Ft+k0V3+B3s/db
8YV4slQkkqwcbf2fNRMIcGIhBDe9pRx5EjjZw41Qtc/Crjg/MbRJGCYP+vB6zbVwqgG8htnZ+bNp
ruXaMYwKNxnH685mAN4HPuJGGICoChFOk2nX4PyU33/yN7SRL9j9JO0uZg1HfYXrYYqq5SwbbuqX
DCeB74kD3ZzNA2N1P5jSzunZBfo6+L/wY9YYW+Mou5ZlsA8CpLc8MrLS64nu/0YwC16dDat9wg0T
ju2YFoACHTSRkYKqoRpsZUj58QRFqVIqqb1W5V2lgGSrgSr6dmm8rB1yQkvpDu4nqvUxs6rC40a6
o2Nhev3QEM9DNvSam3bKyuPIplNZrOjJfr28b0M0wJgClpQqGYVS960uW1p0rvklzl9ArfStU/Mb
gdqniE+RQ7VJbP0T5nvUfM/A+qxi49m3EWeFTUifdLN9dbNHedS09aEc2WTDjArosgSLWUTaXFia
VVXhTq49iGK2+tKtRwP56iv/dU93EARhX5vXnHBAO2JZs8fY+JvBHUGGZ1Uh8dUELQr03TYUCvAP
f88NrSXV9HuQWpPJGV6AjozKjqF792pMonV2TKivyzT4+NGd3zr4kOy/P0C3C54AH2E8/+b71Gcg
gywGMEt0iWpgLjy58DEC+LGFKUbbg9Hre0P2vSyMRXNVtT0EIElm0tW2fuedpzpOEklWkbydiMmc
4zebse+uGHPy/TIcg0dMJsVZbqXJ8ZMJQ1gYbgfElB+Wk+OO41wDllTc9CgeL4DQBgtu/QJl3NQg
D996muBk5kyWnLA9qAnqrsv3mhwY3NntrSb+UctUABqM/W4PtL7FyMzjizZH3eyJhFQls3H3jek3
N8S3iSN1L0SUuEvBlXcFnaGBcXKmKX3Cndeba0EMnwaIi04QdsQOseSmQntsplj0WU1jmxw+z0VP
OPqjEKIne9nsTo9XbwkGMoAqXD74P6eILpAvLDiPv4Mtf4AGBRljROPCQe/mxjMvADuFpsWVIQMI
35k4sXmn/nCTJUob1D7DTef0xji0+X20lBaX4+vL4Rg9+erQ2LC+frXQuN/TpHCJ4vs6F9BKtvi/
38ldiZ36q6clHp1vvFS7Uj8cjeay6u3Lq7bCGxjY5P6fGWgksBtXc8oYPcNUqb1eppXHonvRGpCI
2oY8vy/mJRcRlIiZQ86mgLUUROyXt9F9YVCz/36TlmDBfJL6Ybtch7gnLbZpowwzEy7NWchhnxAs
KAiy9b+BijeRGOxoWiofvTFw9u2/YErCumZAMTXGJ3IS64xBWRpDzRaya/6iDmbBTpp5hnLsElyy
3DFLFTYNLxqVn0DgGQ2AS32IEs59VeeqD7tovg9KKaq6gIITnrlNtqvjMIFo2e0wQcgCMagvS/J5
RUBLcPRHyPiTOSqgIOm4NzVZ6HEfYlrvLgatYfijHn7Hk0CNYE/AMfMg8JSKrcOeRDEK/ODya3dD
UNMkB3LST8g3saZNn9JcYGOBt+rb79uwcleIOBhSIkA592r7Ty6xxnBOkJ9J4JvgbW9MpG2us6uc
Nx9jGfZQAAcDjOGdvSb1PaCEfOiz046bmHeVmpOySa9QLNN99fqHAaqEy7UgJp7ZyKoxfh4ANDpf
YVLBktq2ktuVgA89uNVuJr/es7QXGBevzlpYyX2ZBEAzE0zWLPkj6YkP+UtUSq4WbYihQ7VgK3G4
BqHobLMMOv/Knkau61KXUzFHkL5p0W7iCkeBs5v+yE24HjKV4a5lY0Sgkeq6r7JKudgn6cEkuc5Z
dUiZFIBHGCzsedgCXrzIyX4UT9G0TqKulknvSrCUy1HWSLJWkzxdIOh31iZJkB12jUVSPd5yAA4i
0NRztMN3B/a14hfU+hSVyVjYRXwM/3jyv8v8TfUlrMPYzJwa67tw8Ti7yAbCcjt0Gui0i2xAMpmx
7L9wHExSLVbcG+Ahydj0nbNR/ucSe+qYapq21dxjKCY04Bu0ZeYL6cxIvkbUEzJtxwFg0FsCvB5a
ZrhGzBJesbFfIhDF9kbJ3HIpbSK1D02k3QpnF3vwTMMy3enX1d41LuDD/MBcjCz9P2vs+Su6XYpK
F2X+fiTrYC5RnAbrUWMFq5XD7mjBZSrniBL/Y/9n9aTqfD1L2wp7Dx8MfRd2rzYJU4yX1nppnwuM
WutyVnuD6gBaL4b55xo+R4Uwjbz/VwVNcHkc1987ZCu11FCeGfZZfj+rPFRYmcUjtONHaAkljwLO
8S0iZ4YXxcfcCFzjTFhpWrNRYeLf4yxEPptO1mHrOhf/adHnxPNV1iyrrwtPkcSkBEJROa3Yb3Im
LD7G8fefDUvkhC000x/O/+cOAwPtIk5uJswRJHyPVCUwebAZaiP7VcF3OhXiXiu9pxqoxa35X7wm
ahZl3Lk0FMB1ZBsLZ/dZ6pIc10o9ahK3mivHCjN6qOazVtFV3Aj62tGKP62c9Xqg8l70i4vPxIkJ
8VeYfhqX8fDVsHMZxczj0Y+XVl4yQKz9fVzb9+kQ88OG3t3IrYJ0uyCTEeB0OVg0tjJH8lxlDytM
5doHfzmQRxylRLDzZglSEoVHtWOhJHOekwj2aJDgwk7bX5edCFVwrJ0QySRz/WRro94UAvt6MHPH
eua2RTmUGfqKDQvmznVLwrcu6HCye05cldchRUODlYTsxLkjeepdkJxbw5q3cQ8YibcGGXz+K4IK
FwAPviZc3O9bNA2526xSRBq75gPPSoyV2/AWAdK0LDPIEEPhTZLmDg/VW0/XB8kpEP6xRRaBETOl
jhmfes5fVTZDjzHrRh8ylZDRyfAHme7ZX1RyNA2A2ucoRTJsPc5S9wk5LN2v84+r1KKUFI8aAzOm
u2Jjw9YCkj5ZViiDrNB1dp1E/+XHEGIuckDRhWrIWCcPZ9JEjF66RdzEciSq2+hSvR10qBLkjSwJ
347KoGiGmsb7iYqjkEP+N824YjKOhpFbjOXjtzLS7MMFAP+jxOiXaKFL7e/neKzUfEMN+HwvmG6n
bibzGxiAtkeZG6BAmyhF0cViL0hkjbi6HBYJVOuOj21yKm0QH5JvrrtpMrrQSeIRAdkSJcaGzyw9
QLrta5oENrlxNOa8dmFygJ0VbijyjxA6MWdmpwVkxk4Sp3GkBgi+FDvjum1AjZKWczZcoiuWJNxP
jfvYAqImwijBuzjtfIIKA2RsvLvrSJ5KNpzELjreyxOS2nB24nOJaRrrjGZdVSoZkC1poJY4bpED
4dqX+hY4bleUnAsQdp1jUfNvONQuNFrxxNR3NjWcChDnn4FCnbVPQXMhGN3V9zlYXHXJm4AAB1p5
qB3S0o51JSukmdlWQIrj115RfO/cIhf01ZI90GTbwVhlSpbNpqe487sH1d2eHa1rWYxiA7+74MO6
xUiV/nwFPigydIZ4J0qjL2LB3WTK9so1R8nIrKWBKYPyauBntlW57cVS1I//k5YeUu3uLEOH70tD
iA133WQfwMUdNgJ3SyrYWzBj1vme4Tms6FSKQmfvAbXfg63N7eueBqCkjyPzTDJiar2qDyBrslNe
slhgCZd5GctCkNjuuRJ+Zsley89hLNCelpbnmR3y+S3rexE1yeUpCmZQgihqa8rT4bFwv2HOGNaF
TXJ8JOD5Sv0OSZpQ5OQnvgjPJMw3uDUmXLVRTqKQy7uRc6hVulZa0cOQ3d719tPktRqNap5lPwEE
zx0ty9LScKVfmJLCywlkhTo5mICOCmEVss7WYDeSciZvCCLgwe0oftvYhNY3yxvidzROcd6iJRaO
EB6E3X95iQXow0DfQadua/HCQx4HY6+I1ExeppnUvgOBFZgb2kZNUt6mUqfLXbb5MHCXuBCkoPCi
CsWJVrS8C9clasGB336TT9WkPcg/uK/5QhgOaChTSqF/JqD94TM6NcQbej18fUaOaYplC3AV5IQm
89Rf5wTOhPKHiatd0mS8gSNuqsgszBm+YkfjgTdfrMbfbJnn8lbO0h4aWoo8aiFehoZqNgf42Epf
eGyAM2UGOGXB99HGroWAQZ9kngkb1XZEJAO3zaPvVzOgAVwjUZA27CvKHqL1pa74YSdE4xOwVZMp
Zj90aIclaTCtWITfJrb/NVFXO8yyBMw/rnjYTa+hK5MUBfXXrjkqnHKF6jdtwz2ejbxo72oQ6D02
8uinJiWMBnFVg95pWAAdSCjJI/nEgVrDvQTVdKcQ2BQrzXy7m3rCeaTaFepr6a5T+dqvK2jR3Xen
4NsA/JcDgio/sUl/vRP0TqR/TD1leU42RiNeDZat8Iy4BFGfnXeI6jqqJgXc16rtwPfogZo2FkOP
CFspJ8HJX3nySxNgAl5Op98eSIl4gBgmG71ursoEx9Q4eURnmL+z6fDzmphzBBphwsr5hu1a1fs2
blXzUioJByf8CrwYusOVPOGB6dMZuC+Rs2XDM+i85gAH0E106PAPSZCPoYf26lsbUlj+LOzterlN
G0CgSd3JtdiNEDh9SBDmXeF7Ik6NZ+xhSHEasbpsYlMP0zidioiVxZ0J2lJ7DXabDibBRCMJr2b9
92Qlm2KD+U6hQTTQ2VXq/T3m0OoHXAx9Pxp8RyGFw0ccjXI5Ch7HuJEK8Tr+J/5I/pvdG3zHlGhq
vGqt7ao7ojtNF6FENfKxU4cnApY7VfXFpWaRJXsH4UjQrXPl4mjhXCD5ZyfFyITSmabdtXVBCgrl
bObeqAy6Wovfg5PxOrfuOvYmcBRW1RM/nESTPiSgw6YLyBGF7wpzpVqKynpyIwnD1/vtNTElgAPX
rXJhBXPS+YZasyJqa4s4XYevZ61HiHpimnGlCTuNES8W2ae9ro35uLz3FT9LHfQ+qzFO6fOUx2yT
aWri+vH/ZkhgU+sBBRniLwC6s6zvlOmLDtKYOWLP7dP5R7c5r6ERwWdTKtqXagN2VvgS/jqPJb4a
YOPs9Pby11jYIxXQeDGUZCJ5u77lx0pk0VKO1Ih7NjcFgNaaadR8dmvMl+0wKIx5QhK/VGTHhioM
4roX5FQhydYdDLQhPFPecos7CGUpFuVsUm4sKGwb/gNCEHYhEEqxUmJa/1Sl0px0HCWbV1ehxqSf
ajQ8Qhnlx54EduK1q+MMfpEDsPp7qHNlvvV79Pf2dOB++KypEkHh+kLi5GO5MHrz3bhsiWvl29kC
1m0I8z+9p3ucVoZWCLKKu8aM+sbRevNNqxstV8w+CO7QxFteONrHI+csX1YsVEfsjjnthMHuT1e5
E7SZv8DCI1e9++6rTKczQsqVCCtd7+eW4vb0tADMqVnkWi093Cv1RMdw7UeNlThtPabMhN4ow17s
CHdvaqFrBUaMKZFb5nBnqNz8mTbv5yCkRlU6pO//fx9RyLRIFOgge+zw3lOAg+CdvojKEMucNwvS
MamFpZxHIX9FZ4VzOFFUHw6Jcx3MrBGclOxxs1A5/jNpo1mlAB6g5uh9Xr2s1ctJix6oLJa4rJCJ
/MO/WD1fH/+izlkp3tgztr3eHXiaQnGfNZxrBFjkLd6Cq5BMhH8OUPxN+Gvt5VFC4U8iNpCPzoMt
DR9GCn+CYh7ko4M/wd71qKDzu2oZKWlHMOZUOZ66IpRNGpR3e0RB8Et9Lp6MSJK9KtbExZILPs9c
pz1eCDHIhXiPUDw1g5g0yHTMThBxvdthosr1ujSTTE4sZn4/5JB0lb1IhGFhYQzH0uo8oYVN/acc
n55BnkWZV9RReEcYI3BpcUQTUE/AbWtdxW8KRMukJK37q0lbFIYwFr+5J0gQ2jHUB3rPmUlhjimv
wU7VqbtK91Zal7BydPQSjfeQdSp5Cz5bgUQi64V8iSLKrCD3M/4T0xbE4zBajHtT4FMLN2E6BCgA
ovrcVr3fIyeK7WWdW81flRlCFQw7y6w7wjddFTXqwAx5cVVLONE5m0mwb10xo8SYrpzoMeimxJJo
WBAKEJirngBICediPIWCA+u5kEQAGkQ5wJl3bV7jQ753WmISeso68rZ+PS4V0B+yxooKXLoWjFTi
LK5hQc+GAgpH7QwiF0ZWlfjZFB/fjikSxlHjevW+GYutNswgF4GRnmDkC4T3EkDDEYJTraTp2wmc
SNlGLXdLtMfnd2nSx0Yts94wfXAFjipZRfdW1uYc9ylj7/MSasTNBQX4ivnWoWKbdXeG76TWKgnQ
5hO6/86lefkEcqYVueJm/jJgZg29wKpKfNS6MwWI+Qxm2UicTZaXUMMiuf6Y9EmszcfxXocjN2ze
rzqjPJjswvjbE6h+hjXw/n4KdxMRfR3+/CPUPikcAFEasCJOp/CPEDcDP+eDUQA5sUqhgVggEtqS
TvAHOtS+aIt4URlZXvQRW9tRZcntM7m2L0aUdLAFxZrTIxr9MzRzm75fxNZXlMmkRoDOSL/dTa8E
gbn2dvZmznfRvlZmmj4G74br63iCwVVuLxSAzNNV1X9gB/H7KJNB02S5aoA1cZ9u2Oy6zgr9bjSh
ezNk90LcDs0OkV1cCoUkZfIlszXdifbb1InCTmazdJMB6xqMoTOISLDbWGfbaSC2mRkAkO0WQH/5
ZmyKGAGlaUAXJnzL/dxd8irylZXT/nAZfrb9VYUIKpTX3UAeP+PdCQxvsEAKv5nUKqOB09zCbhOu
/VEUDy0zp8vzwcMgeU4g3coOykMAQQFDNC2OhoS4W46aHBailG6p2a02pTD7u4zWp9HZV1u1CzqH
10ByMLbsZSOuCiPfut4HwVbqk3QnjpSKau7EvXYYjnCLintKeBQ4tAhWyfZUygnPLt2CktRbNz65
MfZUA4oxGzqwHfkpTRqwslBu6Q84TCOf8vUFad4uNth21MUgFyeTgtiL2EuaSLQNJWWxm4nlG/fm
Z8nnZV/tMMyDQEYq9OzvEWZCJ8+r2LA278QpccWTIBUXJOT+Bk+a5YAMaIG3vKdMbIEoUGsQv3Lw
P6nczgC+tGzWW8okOQALFXxH5Z90AoHa39rrEkPXbhT1+qVUCmH/ksTDGm9FbVNVrUnd4xbEabTH
XwKgeLBckAP6C5enyjHtDQ5fUzJ7ch5DmxJ39J9w//OIVHflanKQQ5ONpsI6A9QIZmMj1vcYPX3k
PMeklm/lIXPS2DR9f2e3Hf75VUoyIATc2xYGPCx9HgTki0pTP8NvxT3VrgUQA3n5aQ0l9S7bZgfx
qqRlEvtFdbC/TwtBvsG4165LoYZGIuCSoyKKoOilefip2bmVXBXFXrYLntspsgcO4op2mm2MVsOk
pKpG8pidHaQYaiohri1rzcBtpT70VnLxq5n6RY2QtAJUvELIhKWWddoK3e5TfJnU36hx7EM7aEP4
QXi90c/3Y8wgn8tEMWrvdadoBud/bySgILofgwKziiKj7+peFCXES9oGsZjldrQ37jOdUfT9wpA4
Xda4QcYsqrZ1UFPOZgAFF4dnk3g9kWgXdVabmYBVF790HvcPfD2uLVALckuzteUds3Ll2ztwoQQj
RYM3cl1OvyFiB0v4EX/EUDTmhgcYUome78a5wt6xz+NODSopnTyNBxBruZznaDO9nAIF/shc/6iS
5fVi2AtlybSnoW7yaJpGwd5Ssvyg5OLhBsEmGViH8PpyPa5sb+93IRXXEjY3rbmxExWLgDr8JM8w
PG6B/K73HUYncJ6u3cRfv0Etq+XyPREcpZwqJE3iJ2Er1Qop3tWNGcHIvi6dXFmDuAWrDrNK6j0z
8555xIMmhZJH5gkDlk2aoAG31t8MYWSBjVn9qqqvSVMa1NgD1GQiMShaHBMzWEJQ8tn/KjotoagF
F/y8WnCwQPpg2jBrmZSTNy557vq566P4tBvMBcd9a158nslx7SQ++2n2oKpYiVMlLxI9FLx4xzaL
y6iwPJM3G8ADqPViwrJ5sAbxI6M8CjAgtFmTzajYSD+m1LrZnT7a5sVmlOeFtHN/xl7BRYtLmEwi
pcNOJT2zqV6tVxArvgTWnbafX5C1y/SvN7G7i7QBecHcvhgc5s6P5YcgM7vjUJ21lOrbPTimE9Kw
CqPieNb3qVkUN+KGt4mxlzluf2NrxG5XZi0a+S/RBf5TX3W4GXEbL6NeIDrLd80aPojYF5Gh70c1
Gl2oZ6PT0tw4XM0cIKXS4ty09zjRdQ9Wc3q8qnIZRMd+31HlkynpoWZmr7qzAb94yn8eHXOIJyn9
O4RQXwWR00q2uHRtd0gAUAg/5iN5AbNyQBKhVbPIU92qbKGiPTqZX7V/CBLQhPjG/ADTFrZPpl4G
qk98PLmeD4j38Qd/sJ3zCz6oJqvjK6TrVW2ke6lHaYKBs+HdM8Nx9ciVDoEr9BxeNKwNUYZSbCX2
hjr1YSCKg/E8GSWkd4QOHUqqbv/r2Jw5+ZnfUW/6ZUvGbhLSrDFN9oW3cIzxm7TTyuj81TX0Ca3h
RIIyv5ATWgiDw95rP+0GVHRKfu9kZEoVTO9pQJQRRNf0JCjPZWsU8/U+Q4DYRylWzCsbcFhj1JnB
0I2sKJUq5UjRenFnCe7Z2qZZi8x7NCapGmBW73sKlUSZgi3D9Q5f7mMW855wNISS5y02slz8zIFd
/XOnIbc/AA0ga6el5D/jyhDc94dFKJDDlim+kLlyYyQkU8LaKAKyPEc/r/7e8gMdSPO/4CA4QydL
dZZ09t8AvLYg8TEDbhlBKneKDA005wRY3PTn9No/EOWyUMbl8bi0jEpB4tQY5Y+nrMeyiy58jAsR
axRZFpSxlWCv6yG3Qs3Bm/WpAI27y/XX2KYray/TwQA4dEqK5+R+yYOztB0zy7ZdU2sIRzJyAN4R
fJcpW6nLGc3zuitgv6LXzBVHJwpl1fT/12zDEqDfwGuKTEmPSNtcTjtWnz47u/fU2l6NkcbPdigS
cEM+s6EZBdBdFAmFI/N/h8ZakjGhLAzkPRle01rDb+PQeODbuIIeGdcSMaFYxYVu2Mo4HjQHgkU6
1vy7XQUbvuFmKRxTZHckhllZ+qGWgAgnJs+XXlhrHGn/OUZJowcPkIOCIYRu2YwWhI6ck2CpWFPu
0eJY1XT0smei4uVv35huinm0EUFuuU/czgG/IWGcw+iMPBIXBwU5aM6ezux+/vssgrIETyuIPMpQ
HBLOHBLtlgqw9ml/0Qjl4oxQLNB3rC50RFwNrDUlREkpmCsZbrLS0nRDYnoxXQasBLlI38tPMCpj
TOOycUdFSCQV9VpQvTX+3mizkXeSuz3n193S/fTpykftKTi6nG/KXnRoH3oyhct514c7PIebNvAV
wP+o0A93wN7nWFTlK8Tn7VDVxEhKlK1/XrIBfToGqtgHvx1s9CDwEfYWNVLDQuSEc59qZ51m/NHm
+P5x/ExV0btUBOtK2Be2bRRliFpCmyIRur8wyjbfUkLopNZu2ZPg2GT4Q16R06m4Yf+4yjtuuWrk
2LY+gYxB6JLYE0zwi3LMuXs2Uilj0JtL1S1bXcMchQlDyjGCWdIT3D/G3PzfzgKcnOpHaFyAaL2i
Q1CBkXN9qwWwU7WlWKIWuvyvCvK8mlvhWwE9y4D0+bK3/hJjipeGU6Rwu2m7b8SNoiUkL+GuaZ7+
gpJE1CAyhoI9yDERyS4kybN1opTcL8YNMxBIwTZlegfAFbh3nTP6ZFDXmmxHXioUPnTAwRXeTUlH
Bbp3BilmHtk+4Li6Eap2LWrWrmE4PYKFxEFrhYWdT3vYrT0Ae+2/1ZqC/wMbP015dXoxWyFXBDgq
FWByLLC2zlU2tZKtfAoPIkGNM8A+68YBiHdASStOrTEH+3NgjWMqz4lWQ6vGtWHEXkFdwrzfTxyt
Wz5aeuMbu8/Uwe6laaZzQlXYRv5irSjlF3DEti3FALyp3yVUbZe94bJb7Ynz9IqSvI54QyVDDHlC
zikbsmWq90wW7ABlGHaTz7bXkFiQVc3l6GQtdak7Y9WVpfoa5w7W5WZAhXjPBtbtqnHTBZL+w2CR
rW/uJKEFwJTL49og3Lyu0GVsBf9pFfXOAqzO7Dc0B4VQzQFQIANaqijYPgnSZaPAGzkH4o1fBmgU
NTssJXV8N0mAaqxIdZ88qV/2l8Xl0v4i/9Fo9hMVPEkeSszbo2PBMzcKlrg9AB4VibV8YT6+rVWU
qkPeckRx614hZ1WeuSbNt/laFt5DkvP9JsFy5u6uTAp1A+4+rk4JWnjNSG0eMxyZYY1A+/vVSJQh
v6qFLqj8fmvA8vyq0Zz1P4uhhzIphB+/N4Toff83S9aeWdkjkypIVbk5Cx5j1IHpBasUNubWKxcU
7gTDJOV+ay81eFZyZ+uIJmfuZUvculuWm32ICo8jaVDYQc0eIPkPvdFnqvuAx0/JSPz/QHAM+su9
319xwk4VA25W5ZIqSUp8NYdk6024TSa1di/BYuct8Z1arPSopMMx+kuPZbrdkqX7MXNX2Wj+Aj8b
6O4MR7beU2b+cUuge1+0XHM5Xro3dWH/RMdHYSinkG8xyM3I6pGfidm0NHIaG/MoCNV3Fh3Fnx2S
+ISyQAbpwVOJHfa7udAQ4iPH09hSj0GYfDaRvfbSwNtHcZnfQePttlkDgHRl4bb34RA4haVnMA9h
iRbj4B3AZS1d/OYa5IGEPjSCopv44IHnwvLGvGPZVuCqMNoOgXcggFF+hUfEwdbMzjo3aqV07fOm
yzuphzQEEcrM99mqkjEqvGL+hET931oXwz59bqdGu/KbdF5g/ch/JHsEHcMYrVIPbLRcOTlEtGPe
oQdjhStPWjEx4Ct28Bcw4AJBnBGtfsL9rnsi1edt+dlA0J2cUqba+21Mw8fuKwicGiK81mJSWIcG
cbomlzkbVym8V21VXoY8f3RoCxGIUG05era4z4PU5WFvNnJQfKgc3DTvChMDQLlHGBXkvz3G7iNg
7cWpKcU+kOxHfC4RjxlpB17y/LNU64OZDGrH+PLHZPgpJlW3inrdXa7MN6Pqjwl7PnsP5Zp7oYDK
z9uSOX88vOi2YPW+iSmZVnrhxrd4/vKY3ivsBk9yt+yEcCnzNXdhbfSy434aFACJtmC6Gr17PrgT
LQaJvRSWS6nJ6qpBhYqbwcRZ2In2hlgC1XBkIbtudSdxvJofhvUug8xSshpxP5fZlRQxLubaOnJZ
g4isSL2yl5S6w0sB717qBbofkGseea5Owk4f1TxqFNKQL56URQkIDMydMG1WJHVABM2q2Rn3KCQ3
RXsQ12tD2A2VEUs2Ks7bNBGWCixV6odCmpwpt7gQbCY2nqe1igQdj492tuepEuGQSnoseadTmvb7
sR353MY671CMtQhKmZdiCzo11I0Ri4pmIuOtd5eROlg5xvE2U2o5P0WcN78FfHDNKov8OnPAkdSd
eC6omAngBhy+4Jkzr+0GY7UlGzvjp9t4hzOJ105Om2MOqGZekon/cpUB5IjgKK/jblYzcuVrRB59
KKiFJ0uewARGOsBKo7qYEzi2PXYQGQXUvsoGhy3TAhnQMHCPPgfZ7DJnYjP3KHP27jUhJ8jJ801l
Qejpffj6n3YP5hoj71HzturN31RyCms605eVVRGzEt1qXP2ppiiRz5NWQgNgMfEJg99DQ9uA2pHb
l5ocyyU41HRFrkBlFW4IlhCq0dDWXvspVvYvsM8gOvPF2r1a2VQ7nPiqdyNE3TnEu2d+PeW5Ig00
kaVfeEtBS71Y2elQnF85RHiXJG9oa/6H+Ysh+cHks6De+KvHhy1Ph1hcGVxizBCJj7RNYKKQRY8Z
qwenFZY0685T+WekhpPDT4o9sMthSxLxQbAyyFso89R5Jiarsei5ItqWrKJ3K37HXr/DS5QXHMtS
yjCODUMND6BsUq+3qtJ4sVW22amrksFzhD9BmLDgOUVBCqNC/pNwhUe+f7ZM6Y1LhalWC4hA7zza
zErFv1lQbJxvGkVzgMT9WjoqwW8z0buQcim2aLDc/hSTTakY9r92rXXDuCJ/BcOnDXj2QxMyyfn8
luHCLJ6anRyF43mF8RRVqxfrvq0CIrVQkHk/8BhnanSZw4l+MMat1g98kpUemSxl9VU7qxwvOBDZ
8vpeW4fF7Qv7EcS7r9wumSquQN0OWtD3PNdZKEQH40J9HtX0D/lrFSDsJntP6Q5GO57xVVw11w/Y
/R+iAupeArfPF3xBNa1Fe6MdYW374SirUQVyLsZ/sUPYiwuOrKXskoZiUIJ3FjGdor9kBYKLPq1T
dyo2yEhP8Mh8QIRZp6FiHwTQYlCF8wSoEYqmsV9WUXu+tj+gz0SmG7pZA2j93eujsmOuxQKrpfH0
q/jwlCMFKjKKIOIDcDe2wAJTM0HlthkKpWy+9GucGxGGPpei4MP0Xt5YvuOyXTUyRPpGeG+Z0Z2D
f9y5m32idBy6E/17Us/TmuVvy+KS7kzAKenXZLJZEgmAcKz3l6aLL5nKgRPJ2zy4lpNAPXLpaeJj
co0R3ZxzfTQRIFoSOksJgdPfUt/tCVeq68peCHK5tcdAoHPbVJL0VsOnuloaMwPVgWDiFk8alSNX
EImZdlft/w945UNFldjoq3kO1ctcfEFZh7znPbqyJG68wbdMGlvqFU2i3Mnfzxyee1ylvDpoEdfS
VVCS//SmO8Uxr0c0QypFX6i6DKRHgb/xEpQx8QIXU6NDDbzL58l6VxiN4UgHwspyNpTGT1Mz/pe8
W663ZvzWUjxviSLbj1TsCzrFtQQkxpewgn0cIyF5A83HQ7V+RAMp04EvUcs+3y9H5Vfn580Rbdvw
+aJYhtgBcEH3fy3AMIWvWzuUH7q8bvHbqjAFqZtXu0EtysAYxQr+gnhWCW2BN6B6U2b/oYK8m4hJ
kirJA6T6lqedv2+tfvMnZAFYAvZLYR5KBoh0h5+wuAR+gJvYsMOMYCMwr7cvJ/sJoFFwL03nEbTN
BhRCi0tER8Nk6vmUR9/MgC4MbeQVUEX4LpMPooE1n/62JSthXRtf6wtuoFUMpjWUDeJlLC0wpVCw
qjXi3jM4JwVg+oipt9kfRvn6mR4llTN3Evlg9a/y7Ss7lGt3KNPWnreQSe3MJOgPmWtaEFmYZFu3
BIsvjDSl+CemjLifqCr4qClnZqE/qdMiKUduXo0A/R3sf5kHBzsMAo4UPHU0XP5uk9wbOr2AbVGZ
CvCvRg+0KHkDoIMriNqswM8sTExkPVgzzk7enVmGyAL3aEN52Kzyv5nNCLDgZ5M1XQ/Q2NaYioc2
UyfHhpnYPZ0NnliQYozikeyn79Pd8bpvOD4IdrN6aPLnLiJhqzSbwFZdoa9GIRfmvWhX8nwNknZx
xAw+w9pWCgw9oL08nocjhL0v9O9ONebTtkmMQO7IUHjbodLgsHGk/nCvFF5nphB+jGzBJJbueHEj
Cq/InWh51EUbYgHk4dR6WMs2pKVKJK/EDJD8U2+m8mpe0PVjc752lpEvxDiNkhfloNYZbVkUVArD
tQqsx0oapEi4ySGRFNBl3w4MPk8BqEZAeVGcRjR08N8O+iR+phdprS4tjJo58s28S2Q4Rjg2ZUSd
XXXn9OgnggouVUSPwSS1yZgRBdLdgyr9ViL3AuLnkcXbcP/xTKt3pm88H0T8vgA5BsmdgfaDzY75
3VUpw7kptwNm2wep33dxMAYLA7b4OB+ERT6DqDGsx6INrW7gE4wGps+n04NqVHj4DQcBYLZWaZtq
655iboQ01fTId+xhn+QG0WtULoe8XaU3zXHEj5K5SpWQsuUQ3aZ7UCxmh8jYuHh3mv2Rt/+UlgLw
pUrinQNLVGzK6L/YzZLghUhFx2va3HHHLiTPGyONW68Xx8+2KItjPweJPKjoz6ya3AhFZ75Z8sRT
tL49MJo3Jyv97Z7pH4iPDrluY8EbmL7gu+rgphtWbmc1hZrJwWtqeznWzXo2S0qnU/vvNXSnT9h4
WopZSMOcLHyXAFL0U01tnpZ4kasX7WJnCC4PGit4SFggpKJYv35fC81jinjgSyPPVaC+6MrUlCgx
FC6Zs93PzyGUgs4fL1/jtsSNqvZvecR1naFkjQoCRqBoV29mlkSRs8VL2vvWYb6sZsTuo/M7Cxz/
46cGwGzGqOtPD6njbzTXTtd4KK29PTSCVP/xeWGOT0kTNNTiFSyxyc7mks4DH+TKKfgPL/FbNHB2
Q8Ywu35qMoQDDjGxs7wavPucd87omskg/WBsiheSrOo5DnrFpZMtRqYJMFv7Z/oOJwVfAy5fuyNb
MRfy9rb09MD++E4ZWSPiR7SjfJS7vl95HUwXky4OiJOnXGwTIhXvWiF2fNW9fb8HLYe4atmqe7im
QJhZ6dHPpyWroM4phWYzGUaL6ZyaSvLrWjLB6DiMVqSpDD72XuKbBPkoLwPpDkk68S/O9E/GWFUw
8tFBhyBsYWCeuC18pi+efroeTG6S32/Qd8tox3HhBKeqAg7E5D6413lipsWJ+7k+Hcc/lRN0gpnp
NBhEWSoRpu0fCyE/V1NcHMwUSbL1nVXXN4CP5E3fmMXWnmn4Rs29czf9HIrGNtijdN9uogIcFcDp
qTNse/8W3tsYyqWek7QAAZlKh/trqua3zHIs2kviigha9ml8MmuIjgkTUBQL7fw7GeaErNlccKqv
BmcxE4R2UXgQCow4OzH+G0VxE3kKi31L0euMak9Znhh4VO3Ae/wNAXaYUDCAcB3Md9vDBGNrpxfh
7h+QLzgPaOhz/McQxZ78dOtDSH7+uebYVCdJ+Ya4yYClZnJrOsR0a2Tnd3Rlzi5wOsYBTFBDO7CY
DOj2feDw8UWC5YXmvivRT6yuuSc+nzCcz1sjHcsvkRK3LYL7l5xANExRhMdumHQRtWljesvVyhOU
GwbW7/thTFb1sPTDfYC0WyUw++ExlQVTQCwX8JYohvyMD7X1pzcjD4zpr1TXElkFf7ikXhu/ejZJ
NHTdmTrgdqw6kApnXqfW6kwoOh0kRmJT4ebnlVM+rmgil52+4FEfgrKdvQQIXS/tYV1Vf248rc6f
cuvIDiDMxvlX1BKDlMLVbK9OzYLluUrlr4siwMFWlEprobLhyNKC3q5zePNFVN++dpbpV8R/B7Uz
tyHYZvFTa1ySGmz0Etwy4ZDaOF4QL6UXdDK6Iw5j49YoKw4OujGJwIqpAJ4xcCkuX5y5lIbbXwDl
9P7bNeRyTu2P7GiIS15OywOOxiZfoOyeqL8J/AL2aXDDKWsj7Xf896GEsdV33bDBCzp7FsAcO6nu
nHRZcL0fOCL8roguANhXgQ9dOPiQuR/0LnQ+axULkl8phrLUD/tMGJY1Q3XpFOw1qoCgg9XJ+um7
5w2dXdFjRLROcL2aQEknw3N4IqIRK++BwPSGDu7iFreea0HuauXWMWR+odQmhdYfyzfsdSmaBlKp
MbWbNhyXBkEZ3Dtm/zb6zSoky830JczUj7/QGEhkdPAPiZmkGv5CyZzZrpr/S8u7cHYa3AGJr1nN
7crEQheTz+qk/7SuqWVFT1dzKPmfN6+yrWLG99gbAJnWTPf7jFC8XCezuNI4BA3HMBhE8oLXHovc
AFPC7U+DJvWnQ02F3360RvxKjs6Qu2tbx7EgBxXpx73JrQwdpZ6VlE1CKGWjNEDGj4ZX08hg26gQ
P/7bSz3Usl28iRffSJ/S9RScWKeUJ6l/PdEUJp7Wp0xmn9fAZzY7QIVuejQPdBRkiDzyoV4YekyY
U+JdxU4NBfZVsoH+BPvnS85QA94L7ZVsSkXoWjyTN4EMTDQPcF9ANdpZ4WfE5qHdw1l8MWtBxOWm
DCH91xvqb87TrkS7QRNMzb8IrCba2TFfscCWUVd/v28qZv2jWMsmzHPYLzAbm5TaksqWA7dkNTN3
I8A6pq1TjbLS2J31hhuITjAahuXVwHHPvk3MKHwA+kNz+Z3FtXrDxjICEl1xSpU0pKbuuFECKWFP
x1Q/LcjRItiXLnS9Doyd++rstIDlyPqkmsNaHmHWuDqHYp0FaaoffgZQh6EHssNW7zZc6a1/Ph89
NypBE2y+M2KtWNw6IPjTxzNSIAGT5CJowbWzr2krxymyd8g2yori4Z0MNwXVXqj7dos5revvboWH
n5DjcbhH4DTrYsKyiMXwZf2oOC4uGgySeZb2vH4omlivVcFP9m0Ox/oSrcso8+jIr8vU2zCa7fQH
UgPg7NyrjRTM8/Mm9FjfJAVD7DY6vzCRssmZMEetAygch4UlBnuUq4a1s2NCbj0d2HsRQajHjxS6
6KmI8xEGC7J2gvQWQJlmoE7MAQ6M95PzsVJIzzD04BZLh19tMsaVGcIH8152e59ecP2FZ6WDsln4
uBQgGZYeblqtF/8/6yZZbJYkuySc59Dp05lAAdYq6tDj65hXPhS1oEOnqcDAt7UuGcgeZagJnX4r
Q4jj6t4KNZvbJeYKQ9t0txfTmAEJTlJJRc11xLiWr6QlKPFWseFWZQLhtD7fWY3fw09CY6r91X2n
WAZjTBHCF0vWxh1Z4DC3Q0Rf575zBmTvZNmrKQb6CCYaRzln+ygh844wHBG36pVVuW1TlXVoltIf
661xPIaZOxiQIokI5+Xqc7iBqBUE8EfyBfid2PKqbpZAhZXOACDj6ag6g/Mt/kUXCYaIE7AxYmaf
HiPUzhsOoVsOIHVQrNvCw4a50jOFRCG8J3QZcCwIJvilpCJIEDRtrsi4XHmoRzNvYo5SzpP4EMdo
IijTd/nhJ6HtgWNyPCg9xS5hC3KdJCLhIk4rb9Uaf8nj4UhE9E8FblUPNNPBqZ7h0JKSP/pg9RIh
D/UgJfFbdSSCmrC0lOmxFTnYlaTxKBshsxasavY0lfAbymU+MasID3D0f3gWFotVYKn4jVkcl1wy
WK3E0yag3i7FitZcgKN2wKTAHSxow3S2MwT9jL0aS1M9duLlxgrxXJAJDKFXM8mswY8ybLLgYw1v
BJCKNdKAjFNXsciHGKBL9u17cUBwVxlwgTvqtnk+EyIcI4dMCKFvdUADFjRlRE+7sSjdDOC291VX
5zoax8DA2FeMRO+BEyE3EEFOFfxXQ2pPbv/M+tGIiRkUxVPC+lstuyBPB36TagM2I4duXgjBdlNL
vZAS9P/D7gtEaSXWe6MAsVV4xtZbN14Ks/roG/Vgf8bAg8DqmPMuHwDfQGpEvFPSOe4iNTWXcYtX
dFiAuotPPF0dWf8gxIGWwvwtsgltn674AxhuOjV8smltIH7H3W3ZjYuLRZJGBvhLD1xkBTemBuMd
SNFWB0Xz8lEbUgViYogJStDYEdzwYyhdtLhhQBCF9UhkINHbyLF0qW+GmWz73vzAIR83oHqbODj7
1TtM0K8kjIS65BRuSYtv21IRoSQrVkomAz9TNTA4GUNhySfSUxt2YPZy5UkR/o/DQyjMnnU8UeUR
6GeH+EwcKGxNmD5819wXjBXs7pNVzaMicq2w5lfuLpHtOcl2HGIZbfgDqCJqiHHtmRhbCvWp04/R
BKtMuLGrGA7GSSefL9tjInkbdk7zvGTlaydrTTFZe8jaGryL3fjz2/WABQ6J3oPDtyjkPdseT11i
sq7GxeIB2/N2RKf89zhBaDfmZwfI5OJ1ROaqxwEaP18+vhgs8GJc+fMx6CdV36TqgVgOxmbfsqrp
PZ+6ucywlF/TZGDoX+KPlACEOwrTzewnXHl6yz97xQKBVY5by/m5zZ0kGxXeykwEILm17PQJcrc9
PGaSDV4jE9JvjPDamuy5cMDZNtQ7xk56ds/7UFH+ul1Qom515UlSRMdvjbjdhgQ1Qcl+AtrNHM0y
KVLxEw+bCERHhSDx74CJ8qHIQJLyTyZmoZCa/GnhyFQcdLMKlGMm32UXYC11arBfD4MR0SWJa1q9
w3ydvLgGR1yq87x4mXTa4bbm+Og82Uce2lmkd28uX1upflCxV/ZD/eSjtxdxkzyZUFupVvk8CR/N
OK1+51EgcHwI5+syBDPYwgTAHSwI4gXVEmDpqjinzwRIzW0qyeLXeyiVbNGq0drHsIUB5DnW0rbI
fwkJQL49O1FAFnM+32k+qcYL+/su2jmWofmSTAX17LWgzbIWaZBzBRARSI3p1KZO6pKRerBgsBSY
lBsG1XU3QeapA41ZQZmvkcfAE9bFnaE9p7STZprXHGN9HCdeRj9OtoKutSm5/vg00SX81k9JCmvp
Y9RB4Dhd1sMxX/kj4wRhOUfRcRddL3q2tPDHsFd/gkGEB/F1G/VDo0jHDTUxi7yYKBOU9ghUxE0z
C3pyHaE2jdFo9Ha33qlSK94qXVlVXeF0/BR0M2KA4bd665L3SzncG4ACkyLnpE8muVs8miLKDgyg
D4uPdWVs1ygl0pPGWwnuVex6e1E2N0fLqaCH34n3VBKZtJ25Bs6F+MWSB/vFTOA/BcENAwE0Poum
KH++RS2NukAk2dlJLE5x0aJKHCyFaF47RwlwHqzz7dah/ZcJAxqunLnToM/23mXH8Pd5Qqx4O5Jv
bCr64vOPMCbfmCBQ7s95Aeb1QrPNN1wb5xUAue462Rix+Sm+Ff/CPUPQOQHyEe0qUafSWo+XKeOK
TQWz2ubZwIUvmRx8bJGzYb/0LZHj5ludzmxNwVnSqXt1kh/yr6P2gtVQ8x8FeU6zlvlO3wn+ew+L
7H1jttcnTM4LZtXPqjskwurCUHjvmDiQ/SzEOrguem2insYikmPMxBBNfo6xVVMANfUu7yhxRHUj
lgD5CKwCj8T9LriznDjx3yAsZxp0PUCwwNgFn/7eCzeeuJfiddfJo3PJ2zwwhu8B6iirBg+ZHQTm
Xp6aSt9UNbA2vqAtMSqkKtmlVVBAT0IRp0Oex04lJCH/ziVuB7PsKGb2v8yY/OzBpf7UVjBYP5Yo
rmuuX/dToDDRzpho6BfSsyapXXWQE3ExXVv4/rg+RXfKMrErsFgcxv7zj8YKcRqSd+kswAINjRBa
7mWOYz1pHSOBmVyXo453+3+B/TfwaFkp3BBeSJyV2w37wWuUMQJIlkCOhDWajI63q2ZwuPk/ouVo
6uARRvuCZ0uWTnx+JHei1HcQLL7Puqw/BNd61EWyWGW/kSZQdq/SZKjYe7Ce+Sr51yqUUzeUFATp
tAY8CUPCR92kg9HzU8AqYBE5fhAe8KURvEJKQcpmZvN0kDcIGSkVosK6ryAh4NS56cKg1Us2i808
WOQj2SQGVcuULkd7j7W5Wa7V+JVdU04FSW5V7eWqkh4EgKy/82CNQ6+lnMSBTVDwCio9SaXJJ2pP
SooXs8I5ihpeJGV9TVr6d10CR0KNsPYTE8zpEUtuJjSrnlpiJSizZp0NIhzXLRpDBxPBXO/FJ2Rp
WCTF1CUt9SCzW8iNxDzfaiOsWXdvK6zUbaqlonR+Dd0AWuBTsU2EHfFCUMZhGebBoY7pzDYTzhgD
dXPee/vhSSQFU2FOakIyEyR4fQfX4HqAqvwt/xnxCtv3MmzTTGH1wxV2W/SCZMUyXyDl/GHSYjXu
mw7IcA7mfKuQ8rEiJ3l2ufHxE1Fk5GoUs7bjiu4lkDW7tfVSNl6FCKWy49PbSiWwbxhGnOCCyd/A
Vlz86Ts9ck6i0OKYuB/V2ATjlM7PVMzmNZb/XI9U6x49C26VxNAVZtys4iVo+n5q38zYzJTRvu3N
VzMesI0Z2c82JJGQos/kWUK/cOHfg3Tx/Zz4mgqACdjpSOvYmI8pixQAidBh7p3Uc+kZAmmakate
TMrE5caSIBm46zpscofQQluQJpJy9nvHgu7zUxsjAdnw5g4U4GlPvbb5VSYFkINMV3lDkOj0FQtx
r4QmZt6D8OSg/rH37y1KkEEgEVH5IxIN9UeCvoEOsBuEuuztD0HQtMOCnhcSnsyHoaXRldlrVQ3A
BmQ2ccFP53miBfCEXUDNVyhDaoi+64XZ938BTskewE7XXLvVOSQ0tQAjMMFoit6w6XCC/pHOGAH4
PDycKLNixGSJCdqxSlIAUwFG1A84owFJFnIAElir9jCBtiodVv/xoutJucRmQuXLvCHeUMyyvAY0
7974zM0etK/cRPt5S+lA9MOF942MY+zX/3NNl3fDk489Mn2Z+3AeLrBbdVTASQbX9fFKGX1faCgw
PfdfhxWzoHKqUnWCcWQC54x7mD9PUIgXVc2ksvaGwuKKOFlTXEcGuagQIdnfX7XpmNmrlGVa/eSQ
BqJ1tBRwoF9qVb2k0FEwujeQjZ+EozT9BlvMtSR0VC/Zlz02AB9vRSx6rpz9PDEcSDnKc6XCc0MS
xCSCcGEbGkICohNZHRwfoHCjbJKRDMQeddDoj+exkwLDBNodApk4XAhwV81Fyek0446PdrrtTEDw
T4mrhzZy2Rhmm91YZ2PTvNnvk7FRwEbAljYtZxqmcCwSGja8tAElj2qmTgwrBK8Zu8h5R/zrfq2u
gKB1Um2OTCH+8Zn09HZ8lDm4kfIb+SO1L8nXz+fpLpWBqBsr8IuHSLUbmfQWTQwIjVewWRP1eLOS
vxvyM44tqNgB9k+37MUTu6ZsbpmA/0TtaC0Kqp24cFu6O66liGDzy5yemOzsIe2UEKV1UH1njDwt
5Ci7pt0m4fXfRJJBGMf7HZwPxFj9/+Knl5b/Q0cum5aQhv/yEiQ53JRO7Sd2+pOzwkkokRwt4ys/
Ad0LYUj2CgJcjQQP9MuwT368n1DqGBlvDeEySscrw/wHoKcXyiaRWy6Lo9aIAh5HPhr31MpaczVF
88UOmz6mhvMLvoc5d3CjtAEURUFOiH39WFfWwfruofhWbpsQTtgIMVzSFZPl4ZDeRv8ZYTaC2p3c
Z+SiKLpDP4YT7sYJNpJ0Kf5KxG0xplPPYsNi1pk+iqUtMlzBkZbnhjZzyvgxr9BaE7MhYEr9ER2W
N6y+uCGs6Ro+dSNzvM0MsukRu8Os+pJEK6QHRR+6MwtYgwnPZLVSwVZunfz7SWeZRoGDtZAdDIc+
mScYGqB//S3usfgEJA+xwPPUY4GKimjGylJghw2o2M01lkrQWbHanzDAja6I4sKvay1HSEvYi2Ed
9CyHbpTPfPcmkfn+rIvYS002C1RTq3r3w7XCT0hGySRm+9y/hzqqGr2dJzO0xztm3BIG3158lSfS
hOfdMOFL9G9h2QKJTKWONidiO3R3yL+FdulRadyL8zujlcbBEtxHue7PgcELzRx2EcYgV888IPrI
Z87f7TN/t2zbo/OLfff+Gx+/p5XyP3cY+TTSOZz5vHdnK6uHDR4tNR08j+mo/8NczTLwO7F2n9w6
NNpORJ7StEXgEG4lLy1AFgOpEcxrPEGZ8dFUtkDHn/6EUZGYqR+dZULwG8QYiXYl0YLHjOZMN1A1
Bfk4FfgF4EpYAvOJYN06CuiY5K68KlOaMacarN2lV2vH0rIapzzRo8A4iQzSwWQWHMo1fyJHuU+n
iYMfDGZrLhMZmbKSFpn6iHaboRMCM05WYJfkK4W2+HkGp8XDnF12HrXlsOiUO2t+fY3nY64okc8O
esWwEKO3+YKe/udGrhydCxBGtpHUpW6qt+eOztCR9jCt/eBeRz0jrgMp/RhZP7VooYC3xbZkIlLc
re2m+jfeZleqbY74GJRKPLzGy5DMzBa8yQa/0yv/k4/vEyfR7Yo2yxFdNeD/lVswnFWAcXp64HHi
XVDlrzHbi9jViGLUnF6wWR4wmAihJ6Id5FQ1k2gDg6JyLm2XrKHh4+O/QJh9vvdc6GNInKYoaOv4
92nqSh5w3EJZ43Ao42x60jRhqnGKnJu0Z9QIPAUXshYQ2zI2/1Rcq0AjQ7o/HOAU5RDUHnkSA0NK
pFBpLdJVtOPhN6q9mlzoheFOMiKMTllncARGf1SHTev4VqKrlAMWUiGRKv5bHMJFlSqvtlRhvZLx
QBIZLpB8CgFj6U/fZaWnPePMsAo2Iy4NGyfzyAKcLLyDStbDkwWowTKCgXCPHsRmI7CX8W2g7XWZ
aT3CyrE+9ymY1qmltmgTOrh2nB+dxHHmVh6DymPq76wgt/akmrdR5wGebjYR4n5N40tUzxeRxVtB
7g4Q/mmsgfryWYi+s11BaQrCQvHt9zzWLQusrwdBzNifaFWgWzzkIiNTqda+tjYicWX5Rs7oAYEL
0iiGUoako2ro292BVfXhgbUsb1hHRvWBoMQSXWObehupv0P56u4UqH5pVaAFOaDa+VyJhJei9gG+
lRvHBVcUDiUVxEeoDmZOpiMkMHWjhhLY+5yvwE926zQ/Fc8Vy4KxKHaCFo3SHa1uyFnVf2nivr+c
op6mSF20ngulBzIWE4TCOz1/zn7+QIcqGD1zM4iRQrnHqzM2mMmM+uCGYk8e0Y4FeUNHaxoBclpj
DGY+m3trSVr11TNYDJ3/bk2etx9KzRUCk0qV3huI+RIktnzgae8vP9ekZAT7NsaGQH6h235IPIWJ
4aepAinQeb719KHVLMWwC38jNvMp18hX/YyLe38oHrkuBd/S7SCQxK7k0S1qshSqA4Or/gJY+nFR
d/hmUp2ETrHMy/I2ffhhek6JZDFQfgonQW2dVndz5pgtcE1EvXCrhsFynHQG8Nh6wavrGa58JrYz
9IXjWwRX5vnUolHDMe2c7d4TWhKX1JUF6oQXKy8lxJLE3VpYRhz1I8V1fTKnXxnCcVR2tLd1JPRl
CKksno6ItSyK/1ZZz3M5TgFKa1fXtnhmyhzXxqa48NLQSq17FN8Q74N4MUOelEiusSS2g9PgZvf4
hZ/RLiTzuGcAkVBfrREowoLVsuIngoShlFWDyKHO008qc3PHZ0jLZyYdXcib+NZi8rzXmRm47hS+
kDq5DCJtkeAMHf0aYqLTGz80UCO9RifiDiMTBDEmUSiKwZh8lJdR+drDyIbqZPePe6GAtEP5WMqZ
kip6YG37ujvsw54y9DEwre2ltabmqVtnokYN5zOtBLheeq+Iw+q4+HZsfzwtHMQ47GHijEG23FZK
H19JbfWXfjLlkVq1Dc3BBmv+UZCSNYdj8dqeNwiBSbdVBfan46cOdr0FP7iKgzoS+Ex0lUvBZml8
sqyjrNLaReW7LsuUEWF9v7ch5zLCt2WXhsQ2dk7N4IbMK6bYB8P7nxQBREH4J+0I4JN5j8JeHnUZ
K0cLvbOrqB+DYHM2/BSRLodnHROhl1gJuEtNbhL1Z7Aje/lDTledolUS8OieeNaCTYdVnb+zt55P
wiLLW5NBozItFAiSR5iBgSnsXj6wn0W7YbxcFGxBEUAjYnOR+RY8IH7v8HvxE3cnTY3RA8Oc5bVY
piTalcAhO7sGbnSA39Ehy7vhiqVbt6vBlDAYWV79FXL+d3SU9nrz/QuyMoMowZgYiB/LFDG84zOx
roTdVIIyOt06FIKNkXJ8b88Q95bpzGHzq2xmrqaVsE318no=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_v13_2_8,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_fifo_generator_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 56;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 250;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 56000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_v13_2_8
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MISO2_C : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \result_DDR_P2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_DDR_A2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_C2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_K2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_M2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_1\ : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ZCheck_cmd_1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd : entity is "rhd";
end recording_inst_0_rhd_axi_0_0_rhd;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd is
  signal CS_b_i_1_n_0 : STD_LOGIC;
  signal CS_b_i_2_n_0 : STD_LOGIC;
  signal CS_b_i_3_n_0 : STD_LOGIC;
  signal \^fifo_rstn\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep_n_0\ : STD_LOGIC;
  signal MOSI : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[10]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[13]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_1_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_9_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[15]\ : STD_LOGIC;
  signal MOSI_cmd_selected : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MOSI_i_10_n_0 : STD_LOGIC;
  signal MOSI_i_11_n_0 : STD_LOGIC;
  signal MOSI_i_12_n_0 : STD_LOGIC;
  signal MOSI_i_13_n_0 : STD_LOGIC;
  signal MOSI_i_14_n_0 : STD_LOGIC;
  signal MOSI_i_1_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal MOSI_reg_i_3_n_0 : STD_LOGIC;
  signal MOSI_reg_i_4_n_0 : STD_LOGIC;
  signal SCLK_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_2_n_0 : STD_LOGIC;
  signal SPI_running_reg_n_0 : STD_LOGIC;
  signal ZCheck_channel : STD_LOGIC;
  signal \ZCheck_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_channel__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ZCheck_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal ZCheck_cmd_1 : STD_LOGIC;
  signal ZCheck_cmd_10_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \ZCheck_cmd_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal ZCheck_cmd_2 : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ZCheck_cmd_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[8]\ : STD_LOGIC;
  signal ZCheck_command_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ZCheck_command_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[4]\ : STD_LOGIC;
  signal ZCheck_loop1 : STD_LOGIC;
  signal ZCheck_loop2_in : STD_LOGIC;
  signal ZCheck_loop_i_1_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_3_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_5_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_6_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_8_n_0 : STD_LOGIC;
  signal ZCheck_loop_reg_n_0 : STD_LOGIC;
  signal ZCheck_run : STD_LOGIC;
  signal ZCheck_run0 : STD_LOGIC;
  signal ZCheck_run1 : STD_LOGIC;
  signal ZCheck_run2 : STD_LOGIC;
  signal ZCheck_run_i_1_n_0 : STD_LOGIC;
  signal ZCheck_run_i_3_n_0 : STD_LOGIC;
  signal ZCheck_run_i_4_n_0 : STD_LOGIC;
  signal ZCheck_run_i_5_n_0 : STD_LOGIC;
  signal ZCheck_run_i_7_n_0 : STD_LOGIC;
  signal ZCheck_run_i_8_n_0 : STD_LOGIC;
  signal ZCheck_run_i_9_n_0 : STD_LOGIC;
  signal ZCheck_run_reg_n_0 : STD_LOGIC;
  signal ZCheck_sine_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ZCheck_sine_cycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[5]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_8_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal channel : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \channel[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel[4]_i_2_n_0\ : STD_LOGIC;
  signal \channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \channel_reg_n_0_[5]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_inst_i_4_n_0 : STD_LOGIC;
  signal flag_lastBatch : STD_LOGIC;
  signal flag_lastBatch_250M : STD_LOGIC;
  signal flag_lastchannel : STD_LOGIC;
  signal flag_lastchannel_250M : STD_LOGIC;
  signal in4x_A1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_A1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_A2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[19]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[23]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[31]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[35]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[39]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[47]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[51]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[55]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_D1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_D2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_I1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_I2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_J1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_J2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_K1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_K2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_L1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_L2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_M1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_M2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_N1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_N2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_O1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_O2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_P1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_P2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_mode_i_1_n_0 : STD_LOGIC;
  signal init_mode_reg_n_0 : STD_LOGIC;
  signal main_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \main_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_en0 : STD_LOGIC;
  signal reg_risingEdge_impCheck : STD_LOGIC;
  signal result_A1 : STD_LOGIC;
  signal \result_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_7_n_0\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal result_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhd_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rhd_data_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal rhd_valid_out : STD_LOGIC;
  signal rhd_valid_out_i_2_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_3_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_4_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_5_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_6_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_7_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_8_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_9_n_0 : STD_LOGIC;
  signal rhd_valid_out_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal timestamp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \timestamp[10]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[13]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[14]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_1_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_3_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_4_n_0\ : STD_LOGIC;
  signal \timestamp[4]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[5]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[8]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[9]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tlast_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal tlast_flag_bit : STD_LOGIC;
  signal valid_fifo_out : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_2_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_3_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_4_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_5_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_6_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_7_n_0 : STD_LOGIC;
  signal NLW_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_5\ : label is "soft_lutpair70";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__19\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__19\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__20\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__20\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__21\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__21\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__24\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__24\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__25\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__25\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__26\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__26\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__13\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__14\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__4\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__7\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__8\ : label is "FSM_sequential_main_state_reg[6]";
  attribute SOFT_HLUTNM of \MOSI_cmd[10]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \MOSI_cmd[11]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \MOSI_cmd[13]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \MOSI_cmd[6]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of MOSI_i_13 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of SPI_running_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ZCheck_channel[1]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ZCheck_channel[2]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ZCheck_channel[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ZCheck_channel[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[15]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ZCheck_command_count[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ZCheck_command_count[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ZCheck_command_count[2]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ZCheck_command_count[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ZCheck_loop_i_2 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of ZCheck_loop_i_8 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of ZCheck_run_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of ZCheck_run_i_8 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ZCheck_run_i_9 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \channel[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \channel[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \channel[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \channel[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \channel[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \channel[5]_i_2\ : label is "soft_lutpair314";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fifo_inst : label is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fifo_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_inst : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fifo_inst_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_A1[10]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_A1[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_A1[32]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_A1[33]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_A1[36]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in4x_A1[37]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_A1[39]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_A1[40]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_A1[41]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_A1[45]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_A1[48]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_A1[49]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in4x_A1[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_A1[51]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \in4x_A1[52]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in4x_A1[53]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_A1[55]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \in4x_A1[57]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_A1[5]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_A1[6]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A1[72]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_A1[73]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A1[8]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A1[9]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A2[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_A2[12]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_A2[13]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_A2[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A2[16]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_A2[17]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_A2[18]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_A2[20]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_A2[21]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_A2[22]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_A2[24]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[25]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[26]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_A2[28]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_A2[29]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_A2[2]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_A2[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[32]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_A2[33]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_A2[34]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_A2[36]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_A2[37]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_A2[38]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A2[3]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[40]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_A2[41]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_A2[42]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[44]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A2[45]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A2[46]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_A2[48]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A2[49]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A2[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A2[50]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_A2[52]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_A2[53]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_A2[54]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_A2[56]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A2[57]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A2[58]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_A2[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A2[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[72]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_A2[73]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_A2[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_A2[9]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_B1[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_B1[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_B1[12]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_B1[13]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[14]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[15]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B1[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_B1[17]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_B1[18]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B1[19]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B1[20]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_B1[21]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_B1[22]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B1[23]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B1[24]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B1[25]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_B1[26]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[27]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[28]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B1[29]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_B1[2]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_B1[30]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_B1[31]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_B1[32]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_B1[33]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_B1[34]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[35]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[36]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_B1[37]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_B1[38]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[39]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_B1[40]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_B1[41]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_B1[42]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[43]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[44]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[45]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B1[46]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_B1[47]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_B1[48]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B1[49]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B1[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[50]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_B1[51]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_B1[52]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[53]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[54]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B1[55]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B1[56]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B1[57]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B1[58]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_B1[59]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_B1[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_B1[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_B1[72]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_B1[73]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_B1[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B1[8]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_B1[9]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B2[10]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_B2[11]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_B2[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[13]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[15]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[16]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B2[17]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B2[18]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[19]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[20]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B2[21]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B2[22]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[23]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[24]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_B2[25]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_B2[26]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[27]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[28]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_B2[29]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_B2[2]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B2[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B2[31]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B2[32]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_B2[33]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_B2[34]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B2[35]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B2[36]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_B2[37]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_B2[38]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[39]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[3]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B2[40]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_B2[41]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_B2[42]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[43]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[44]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B2[45]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B2[46]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_B2[47]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_B2[48]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[49]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_B2[50]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_B2[51]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_B2[52]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[53]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[54]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_B2[55]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_B2[56]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_B2[57]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_B2[58]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_B2[59]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_B2[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_B2[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_B2[72]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_B2[73]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_B2[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_B2[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_B2[9]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C1[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_C1[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_C1[12]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C1[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[14]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[15]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[16]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C1[17]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[18]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[19]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[20]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[21]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C1[22]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_C1[23]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_C1[24]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[25]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C1[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C1[27]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C1[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_C1[29]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_C1[2]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_C1[30]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_C1[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_C1[32]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_C1[33]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_C1[34]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_C1[35]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_C1[36]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C1[37]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C1[38]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C1[39]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C1[3]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_C1[40]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C1[41]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C1[42]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C1[43]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C1[44]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_C1[45]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_C1[46]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[47]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[48]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C1[49]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C1[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C1[50]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_C1[51]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_C1[52]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C1[53]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C1[54]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[55]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[56]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C1[57]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C1[58]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_C1[59]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_C1[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C1[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C1[72]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_C1[73]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_C1[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C1[8]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C1[9]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C2[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_C2[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_C2[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_C2[13]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_C2[14]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C2[15]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C2[16]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[17]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[18]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C2[19]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C2[20]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[21]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[22]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C2[23]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C2[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C2[25]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C2[26]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C2[27]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C2[28]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_C2[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_C2[2]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_C2[30]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C2[31]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C2[32]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_C2[33]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_C2[34]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[35]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[36]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_C2[37]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_C2[38]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C2[39]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C2[3]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_C2[40]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_C2[41]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_C2[42]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_C2[43]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_C2[44]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_C2[45]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_C2[46]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C2[47]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C2[48]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_C2[49]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_C2[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_C2[50]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_C2[51]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_C2[52]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_C2[53]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_C2[54]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C2[55]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C2[56]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_C2[57]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_C2[58]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_C2[59]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_C2[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_C2[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_C2[72]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_C2[73]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_C2[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_C2[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_C2[9]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_D1[12]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \in4x_D1[13]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \in4x_D1[16]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \in4x_D1[17]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \in4x_D1[20]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_D1[21]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_D1[24]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_D1[25]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_D1[28]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \in4x_D1[29]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \in4x_D1[32]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \in4x_D1[33]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \in4x_D1[36]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_D1[37]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_D1[40]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_D1[41]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_D1[44]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \in4x_D1[45]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \in4x_D1[48]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \in4x_D1[49]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \in4x_D1[4]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_D1[52]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_D1[53]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_D1[56]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_D1[57]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_D1[58]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_D1[59]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \in4x_D1[5]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_D1[72]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_D1[73]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_D1[8]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_D1[9]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_D2[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_D2[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_D2[2]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \in4x_D2[3]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \in4x_D2[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_D2[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_D2[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_D2[72]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_D2[73]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_D2[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_D2[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_D2[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_E1[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_E1[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_E1[2]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \in4x_E1[3]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \in4x_E1[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_E1[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_E1[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_E1[72]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_E1[73]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_E1[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_E1[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_E1[9]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_E2[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_E2[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_E2[2]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \in4x_E2[3]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \in4x_E2[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_E2[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_E2[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_E2[72]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_E2[73]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_E2[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_E2[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_E2[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_F1[12]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_F1[13]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_F1[16]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_F1[17]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_F1[20]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_F1[21]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_F1[24]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_F1[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_F1[28]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_F1[29]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_F1[32]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_F1[33]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_F1[36]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_F1[37]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_F1[40]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_F1[41]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_F1[44]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_F1[45]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[48]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[49]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_F1[4]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_F1[52]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_F1[53]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_F1[56]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_F1[57]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_F1[58]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_F1[59]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_F1[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_F1[72]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[73]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[8]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_F1[9]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_F2[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[2]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \in4x_F2[3]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \in4x_F2[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_F2[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_F2[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[72]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_F2[73]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_F2[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_F2[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_G1[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_G1[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_G1[2]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \in4x_G1[3]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \in4x_G1[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_G1[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_G1[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_G1[72]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_G1[73]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_G1[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_G1[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_G1[9]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_G2[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_G2[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_G2[2]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \in4x_G2[3]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \in4x_G2[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_G2[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_G2[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_G2[72]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_G2[73]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_G2[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_G2[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_G2[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_H1[10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_H1[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_H1[3]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \in4x_H1[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_H1[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_H1[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_H1[72]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_H1[73]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_H1[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_H1[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_H1[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_H2[12]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_H2[13]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_H2[16]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_H2[17]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_H2[20]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_H2[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_H2[24]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_H2[25]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_H2[28]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_H2[29]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_H2[32]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_H2[33]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_H2[36]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_H2[37]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_H2[40]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_H2[41]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_H2[44]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_H2[45]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_H2[48]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_H2[49]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_H2[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_H2[52]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_H2[53]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_H2[56]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_H2[57]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_H2[58]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_H2[59]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_H2[5]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_H2[72]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_H2[73]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_H2[8]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_H2[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_I1[12]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_I1[13]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \in4x_I1[16]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_I1[17]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \in4x_I1[20]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_I1[21]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_I1[24]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_I1[25]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_I1[28]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I1[29]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \in4x_I1[32]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \in4x_I1[33]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \in4x_I1[36]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_I1[37]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_I1[40]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_I1[41]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_I1[44]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I1[45]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \in4x_I1[48]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \in4x_I1[49]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \in4x_I1[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_I1[52]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_I1[53]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_I1[56]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_I1[57]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_I1[58]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_I1[59]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_I1[5]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_I1[72]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_I1[73]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_I1[8]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_I1[9]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_I2[12]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_I2[13]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_I2[16]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_I2[17]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_I2[20]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_I2[21]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_I2[24]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_I2[25]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_I2[28]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_I2[29]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_I2[32]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_I2[33]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_I2[36]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_I2[37]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_I2[40]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_I2[41]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_I2[44]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_I2[45]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_I2[48]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_I2[49]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_I2[4]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_I2[52]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_I2[53]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_I2[56]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_I2[57]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_I2[58]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_I2[59]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_I2[5]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_I2[72]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_I2[73]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_I2[8]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_I2[9]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_J1[12]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \in4x_J1[13]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_J1[16]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \in4x_J1[17]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_J1[20]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_J1[21]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_J1[24]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_J1[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_J1[28]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \in4x_J1[29]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \in4x_J1[32]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \in4x_J1[33]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_J1[36]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_J1[37]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_J1[40]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_J1[41]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_J1[44]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \in4x_J1[45]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \in4x_J1[48]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \in4x_J1[49]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_J1[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_J1[52]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_J1[53]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_J1[56]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_J1[57]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_J1[58]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_J1[59]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \in4x_J1[5]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_J1[72]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_J1[73]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_J1[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_J1[9]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_J2[12]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \in4x_J2[13]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \in4x_J2[16]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \in4x_J2[17]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \in4x_J2[20]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_J2[21]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_J2[24]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_J2[25]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_J2[28]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \in4x_J2[29]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \in4x_J2[32]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \in4x_J2[33]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \in4x_J2[36]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_J2[37]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_J2[40]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_J2[41]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_J2[44]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \in4x_J2[45]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \in4x_J2[48]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \in4x_J2[49]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \in4x_J2[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_J2[52]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_J2[53]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_J2[56]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_J2[57]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_J2[58]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_J2[59]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_J2[5]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_J2[72]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_J2[73]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_J2[8]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_J2[9]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_K1[12]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \in4x_K1[13]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \in4x_K1[16]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \in4x_K1[17]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \in4x_K1[20]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_K1[21]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_K1[24]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_K1[25]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_K1[28]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \in4x_K1[29]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \in4x_K1[32]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \in4x_K1[33]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \in4x_K1[36]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_K1[37]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_K1[40]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_K1[41]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_K1[44]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \in4x_K1[45]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \in4x_K1[48]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \in4x_K1[49]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \in4x_K1[4]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_K1[52]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_K1[53]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_K1[56]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_K1[57]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_K1[58]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_K1[59]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \in4x_K1[5]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_K1[72]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_K1[73]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_K1[8]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_K1[9]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_K2[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_K2[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_K2[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_K2[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_K2[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_K2[72]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_K2[73]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_K2[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_K2[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_K2[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_L1[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_L1[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_L1[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_L1[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_L1[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_L1[72]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_L1[73]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_L1[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_L1[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_L1[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_L2[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_L2[11]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_L2[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L2[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L2[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_L2[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_L2[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_L2[72]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_L2[73]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_L2[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_L2[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_L2[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_M1[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_M1[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_M1[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_M1[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_M1[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_M1[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_M1[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_M1[72]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_M1[73]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_M1[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_M1[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_M1[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_M2[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_M2[11]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_M2[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_M2[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_M2[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_M2[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_M2[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_M2[72]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_M2[73]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_M2[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_M2[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_M2[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_N1[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_N1[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_N1[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_N1[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_N1[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_N1[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_N1[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_N1[72]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_N1[73]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_N1[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_N1[8]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_N1[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_N2[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_N2[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_N2[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_N2[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_N2[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_N2[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_N2[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N2[72]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_N2[73]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_N2[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N2[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_N2[9]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_O1[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_O1[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_O1[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_O1[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_O1[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_O1[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_O1[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_O1[72]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_O1[73]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_O1[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_O1[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_O1[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_O2[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_O2[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_O2[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_O2[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_O2[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_O2[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_O2[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O2[72]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_O2[73]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_O2[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O2[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_O2[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_P1[10]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_P1[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_P1[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_P1[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_P1[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_P1[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_P1[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_P1[72]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_P1[73]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_P1[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_P1[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_P1[9]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_P2[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_P2[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_P2[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_P2[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_P2[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_P2[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P2[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_P2[72]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_P2[73]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_P2[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P2[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_P2[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \result_A1[15]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rhd_data_out[12]_i_14\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_14\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_30\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_31\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rhd_data_out[1]_i_14\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rhd_data_out[4]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rhd_data_out[5]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rhd_data_out[8]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rhd_data_out[9]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of rhd_valid_out_i_9 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \timestamp[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \timestamp[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \timestamp[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \timestamp[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \timestamp[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \timestamp[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \timestamp[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \timestamp[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \timestamp[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tlast_cnt[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tlast_cnt[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tlast_cnt[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tlast_cnt[3]_i_2\ : label is "soft_lutpair66";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_1 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_2 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_5bit_inst_3 : label is "xpm_cdc_1bit.hwdef";
begin
  FIFO_rstn <= \^fifo_rstn\;
  MOSI1 <= \^mosi1\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
CS_b_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CS_b_i_2_n_0,
      I1 => main_state(6),
      I2 => CS_b_i_3_n_0,
      O => CS_b_i_1_n_0
    );
CS_b_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0E1E"
    )
        port map (
      I0 => main_state(3),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_2_n_0
    );
CS_b_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_3_n_0
    );
CS_b_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => CS_b_i_1_n_0,
      Q => CS_b,
      S => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \main_state__0\(0)
    );
\FSM_sequential_main_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__19_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__20_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__21_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \main_state__0\(1)
    );
\FSM_sequential_main_state[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__24_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__25_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__26_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => \main_state__0\(2)
    );
\FSM_sequential_main_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \main_state__0\(3)
    );
\FSM_sequential_main_state[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I5 => main_state(3),
      O => \main_state__0\(4)
    );
\FSM_sequential_main_state[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \main_state__0\(5)
    );
\FSM_sequential_main_state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(2),
      O => \FSM_sequential_main_state[5]_i_2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0DFF0DFF0D00"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I5 => Q(0),
      O => \FSM_sequential_main_state[6]_i_1_n_0\
    );
\FSM_sequential_main_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \main_state__0\(6)
    );
\FSM_sequential_main_state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(3),
      O => \FSM_sequential_main_state[6]_i_3_n_0\
    );
\FSM_sequential_main_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_i_4_n_0\
    );
\FSM_sequential_main_state[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => \FSM_sequential_main_state[6]_i_5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(0),
      Q => main_state(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__19\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__19_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__20\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__20_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__21\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__21_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(1),
      Q => main_state(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__19\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__20\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__21\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__22\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__23\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__24\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__24_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__25\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__25_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__26\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__26_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(2),
      Q => main_state(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(3),
      Q => main_state(3),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(4),
      Q => main_state(4),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(5),
      Q => main_state(5),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(6),
      Q => main_state(6),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
MISO_falling_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge
     port map (
      D(15 downto 0) => in_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[71]\,
      Q(68) => \in4x_A1_reg_n_0_[70]\,
      Q(67) => \in4x_A1_reg_n_0_[69]\,
      Q(66) => \in4x_A1_reg_n_0_[68]\,
      Q(65) => \in4x_A1_reg_n_0_[67]\,
      Q(64) => \in4x_A1_reg_n_0_[66]\,
      Q(63) => \in4x_A1_reg_n_0_[65]\,
      Q(62) => \in4x_A1_reg_n_0_[64]\,
      Q(61) => \in4x_A1_reg_n_0_[63]\,
      Q(60) => \in4x_A1_reg_n_0_[62]\,
      Q(59) => \in4x_A1_reg_n_0_[61]\,
      Q(58) => \in4x_A1_reg_n_0_[60]\,
      Q(57) => \in4x_A1_reg_n_0_[59]\,
      Q(56) => \in4x_A1_reg_n_0_[58]\,
      Q(55) => \in4x_A1_reg_n_0_[57]\,
      Q(54) => \in4x_A1_reg_n_0_[56]\,
      Q(53) => \in4x_A1_reg_n_0_[55]\,
      Q(52) => \in4x_A1_reg_n_0_[54]\,
      Q(51) => \in4x_A1_reg_n_0_[53]\,
      Q(50) => \in4x_A1_reg_n_0_[52]\,
      Q(49) => \in4x_A1_reg_n_0_[51]\,
      Q(48) => \in4x_A1_reg_n_0_[50]\,
      Q(47) => \in4x_A1_reg_n_0_[49]\,
      Q(46) => \in4x_A1_reg_n_0_[48]\,
      Q(45) => \in4x_A1_reg_n_0_[47]\,
      Q(44) => \in4x_A1_reg_n_0_[46]\,
      Q(43) => \in4x_A1_reg_n_0_[45]\,
      Q(42) => \in4x_A1_reg_n_0_[44]\,
      Q(41) => \in4x_A1_reg_n_0_[43]\,
      Q(40) => \in4x_A1_reg_n_0_[42]\,
      Q(39) => \in4x_A1_reg_n_0_[41]\,
      Q(38) => \in4x_A1_reg_n_0_[40]\,
      Q(37) => \in4x_A1_reg_n_0_[39]\,
      Q(36) => \in4x_A1_reg_n_0_[38]\,
      Q(35) => \in4x_A1_reg_n_0_[37]\,
      Q(34) => \in4x_A1_reg_n_0_[36]\,
      Q(33) => \in4x_A1_reg_n_0_[35]\,
      Q(32) => \in4x_A1_reg_n_0_[34]\,
      Q(31) => \in4x_A1_reg_n_0_[33]\,
      Q(30) => \in4x_A1_reg_n_0_[32]\,
      Q(29) => \in4x_A1_reg_n_0_[31]\,
      Q(28) => \in4x_A1_reg_n_0_[30]\,
      Q(27) => \in4x_A1_reg_n_0_[29]\,
      Q(26) => \in4x_A1_reg_n_0_[28]\,
      Q(25) => \in4x_A1_reg_n_0_[27]\,
      Q(24) => \in4x_A1_reg_n_0_[26]\,
      Q(23) => \in4x_A1_reg_n_0_[25]\,
      Q(22) => \in4x_A1_reg_n_0_[24]\,
      Q(21) => \in4x_A1_reg_n_0_[23]\,
      Q(20) => \in4x_A1_reg_n_0_[22]\,
      Q(19) => \in4x_A1_reg_n_0_[21]\,
      Q(18) => \in4x_A1_reg_n_0_[20]\,
      Q(17) => \in4x_A1_reg_n_0_[19]\,
      Q(16) => \in4x_A1_reg_n_0_[18]\,
      Q(15) => \in4x_A1_reg_n_0_[17]\,
      Q(14) => \in4x_A1_reg_n_0_[16]\,
      Q(13) => \in4x_A1_reg_n_0_[15]\,
      Q(12) => \in4x_A1_reg_n_0_[14]\,
      Q(11) => \in4x_A1_reg_n_0_[13]\,
      Q(10) => \in4x_A1_reg_n_0_[12]\,
      Q(9) => \in4x_A1_reg_n_0_[11]\,
      Q(8) => \in4x_A1_reg_n_0_[10]\,
      Q(7) => \in4x_A1_reg_n_0_[9]\,
      Q(6) => \in4x_A1_reg_n_0_[8]\,
      Q(5) => \in4x_A1_reg_n_0_[7]\,
      Q(4) => \in4x_A1_reg_n_0_[6]\,
      Q(3) => \in4x_A1_reg_n_0_[5]\,
      Q(2) => \in4x_A1_reg_n_0_[4]\,
      Q(1) => \in4x_A1_reg_n_0_[3]\,
      Q(0) => \in4x_A1_reg_n_0_[2]\,
      \result_A1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0
     port map (
      D(15 downto 0) => in_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[71]\,
      Q(68) => \in4x_E2_reg_n_0_[70]\,
      Q(67) => \in4x_E2_reg_n_0_[69]\,
      Q(66) => \in4x_E2_reg_n_0_[68]\,
      Q(65) => \in4x_E2_reg_n_0_[67]\,
      Q(64) => \in4x_E2_reg_n_0_[66]\,
      Q(63) => \in4x_E2_reg_n_0_[65]\,
      Q(62) => \in4x_E2_reg_n_0_[64]\,
      Q(61) => \in4x_E2_reg_n_0_[63]\,
      Q(60) => \in4x_E2_reg_n_0_[62]\,
      Q(59) => \in4x_E2_reg_n_0_[61]\,
      Q(58) => \in4x_E2_reg_n_0_[60]\,
      Q(57) => \in4x_E2_reg_n_0_[59]\,
      Q(56) => \in4x_E2_reg_n_0_[58]\,
      Q(55) => \in4x_E2_reg_n_0_[57]\,
      Q(54) => \in4x_E2_reg_n_0_[56]\,
      Q(53) => \in4x_E2_reg_n_0_[55]\,
      Q(52) => \in4x_E2_reg_n_0_[54]\,
      Q(51) => \in4x_E2_reg_n_0_[53]\,
      Q(50) => \in4x_E2_reg_n_0_[52]\,
      Q(49) => \in4x_E2_reg_n_0_[51]\,
      Q(48) => \in4x_E2_reg_n_0_[50]\,
      Q(47) => \in4x_E2_reg_n_0_[49]\,
      Q(46) => \in4x_E2_reg_n_0_[48]\,
      Q(45) => \in4x_E2_reg_n_0_[47]\,
      Q(44) => \in4x_E2_reg_n_0_[46]\,
      Q(43) => \in4x_E2_reg_n_0_[45]\,
      Q(42) => \in4x_E2_reg_n_0_[44]\,
      Q(41) => \in4x_E2_reg_n_0_[43]\,
      Q(40) => \in4x_E2_reg_n_0_[42]\,
      Q(39) => \in4x_E2_reg_n_0_[41]\,
      Q(38) => \in4x_E2_reg_n_0_[40]\,
      Q(37) => \in4x_E2_reg_n_0_[39]\,
      Q(36) => \in4x_E2_reg_n_0_[38]\,
      Q(35) => \in4x_E2_reg_n_0_[37]\,
      Q(34) => \in4x_E2_reg_n_0_[36]\,
      Q(33) => \in4x_E2_reg_n_0_[35]\,
      Q(32) => \in4x_E2_reg_n_0_[34]\,
      Q(31) => \in4x_E2_reg_n_0_[33]\,
      Q(30) => \in4x_E2_reg_n_0_[32]\,
      Q(29) => \in4x_E2_reg_n_0_[31]\,
      Q(28) => \in4x_E2_reg_n_0_[30]\,
      Q(27) => \in4x_E2_reg_n_0_[29]\,
      Q(26) => \in4x_E2_reg_n_0_[28]\,
      Q(25) => \in4x_E2_reg_n_0_[27]\,
      Q(24) => \in4x_E2_reg_n_0_[26]\,
      Q(23) => \in4x_E2_reg_n_0_[25]\,
      Q(22) => \in4x_E2_reg_n_0_[24]\,
      Q(21) => \in4x_E2_reg_n_0_[23]\,
      Q(20) => \in4x_E2_reg_n_0_[22]\,
      Q(19) => \in4x_E2_reg_n_0_[21]\,
      Q(18) => \in4x_E2_reg_n_0_[20]\,
      Q(17) => \in4x_E2_reg_n_0_[19]\,
      Q(16) => \in4x_E2_reg_n_0_[18]\,
      Q(15) => \in4x_E2_reg_n_0_[17]\,
      Q(14) => \in4x_E2_reg_n_0_[16]\,
      Q(13) => \in4x_E2_reg_n_0_[15]\,
      Q(12) => \in4x_E2_reg_n_0_[14]\,
      Q(11) => \in4x_E2_reg_n_0_[13]\,
      Q(10) => \in4x_E2_reg_n_0_[12]\,
      Q(9) => \in4x_E2_reg_n_0_[11]\,
      Q(8) => \in4x_E2_reg_n_0_[10]\,
      Q(7) => \in4x_E2_reg_n_0_[9]\,
      Q(6) => \in4x_E2_reg_n_0_[8]\,
      Q(5) => \in4x_E2_reg_n_0_[7]\,
      Q(4) => \in4x_E2_reg_n_0_[6]\,
      Q(3) => \in4x_E2_reg_n_0_[5]\,
      Q(2) => \in4x_E2_reg_n_0_[4]\,
      Q(1) => \in4x_E2_reg_n_0_[3]\,
      Q(0) => \in4x_E2_reg_n_0_[2]\,
      \result_E2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_E2_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_E2_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_E2_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
MISO_falling_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1
     port map (
      D(15 downto 0) => in_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[71]\,
      Q(68) => \in4x_F1_reg_n_0_[70]\,
      Q(67) => \in4x_F1_reg_n_0_[69]\,
      Q(66) => \in4x_F1_reg_n_0_[68]\,
      Q(65) => \in4x_F1_reg_n_0_[67]\,
      Q(64) => \in4x_F1_reg_n_0_[66]\,
      Q(63) => \in4x_F1_reg_n_0_[65]\,
      Q(62) => \in4x_F1_reg_n_0_[64]\,
      Q(61) => \in4x_F1_reg_n_0_[63]\,
      Q(60) => \in4x_F1_reg_n_0_[62]\,
      Q(59) => \in4x_F1_reg_n_0_[61]\,
      Q(58) => \in4x_F1_reg_n_0_[60]\,
      Q(57) => \in4x_F1_reg_n_0_[59]\,
      Q(56) => \in4x_F1_reg_n_0_[58]\,
      Q(55) => \in4x_F1_reg_n_0_[57]\,
      Q(54) => \in4x_F1_reg_n_0_[56]\,
      Q(53) => \in4x_F1_reg_n_0_[55]\,
      Q(52) => \in4x_F1_reg_n_0_[54]\,
      Q(51) => \in4x_F1_reg_n_0_[53]\,
      Q(50) => \in4x_F1_reg_n_0_[52]\,
      Q(49) => \in4x_F1_reg_n_0_[51]\,
      Q(48) => \in4x_F1_reg_n_0_[50]\,
      Q(47) => \in4x_F1_reg_n_0_[49]\,
      Q(46) => \in4x_F1_reg_n_0_[48]\,
      Q(45) => \in4x_F1_reg_n_0_[47]\,
      Q(44) => \in4x_F1_reg_n_0_[46]\,
      Q(43) => \in4x_F1_reg_n_0_[45]\,
      Q(42) => \in4x_F1_reg_n_0_[44]\,
      Q(41) => \in4x_F1_reg_n_0_[43]\,
      Q(40) => \in4x_F1_reg_n_0_[42]\,
      Q(39) => \in4x_F1_reg_n_0_[41]\,
      Q(38) => \in4x_F1_reg_n_0_[40]\,
      Q(37) => \in4x_F1_reg_n_0_[39]\,
      Q(36) => \in4x_F1_reg_n_0_[38]\,
      Q(35) => \in4x_F1_reg_n_0_[37]\,
      Q(34) => \in4x_F1_reg_n_0_[36]\,
      Q(33) => \in4x_F1_reg_n_0_[35]\,
      Q(32) => \in4x_F1_reg_n_0_[34]\,
      Q(31) => \in4x_F1_reg_n_0_[33]\,
      Q(30) => \in4x_F1_reg_n_0_[32]\,
      Q(29) => \in4x_F1_reg_n_0_[31]\,
      Q(28) => \in4x_F1_reg_n_0_[30]\,
      Q(27) => \in4x_F1_reg_n_0_[29]\,
      Q(26) => \in4x_F1_reg_n_0_[28]\,
      Q(25) => \in4x_F1_reg_n_0_[27]\,
      Q(24) => \in4x_F1_reg_n_0_[26]\,
      Q(23) => \in4x_F1_reg_n_0_[25]\,
      Q(22) => \in4x_F1_reg_n_0_[24]\,
      Q(21) => \in4x_F1_reg_n_0_[23]\,
      Q(20) => \in4x_F1_reg_n_0_[22]\,
      Q(19) => \in4x_F1_reg_n_0_[21]\,
      Q(18) => \in4x_F1_reg_n_0_[20]\,
      Q(17) => \in4x_F1_reg_n_0_[19]\,
      Q(16) => \in4x_F1_reg_n_0_[18]\,
      Q(15) => \in4x_F1_reg_n_0_[17]\,
      Q(14) => \in4x_F1_reg_n_0_[16]\,
      Q(13) => \in4x_F1_reg_n_0_[15]\,
      Q(12) => \in4x_F1_reg_n_0_[14]\,
      Q(11) => \in4x_F1_reg_n_0_[13]\,
      Q(10) => \in4x_F1_reg_n_0_[12]\,
      Q(9) => \in4x_F1_reg_n_0_[11]\,
      Q(8) => \in4x_F1_reg_n_0_[10]\,
      Q(7) => \in4x_F1_reg_n_0_[9]\,
      Q(6) => \in4x_F1_reg_n_0_[8]\,
      Q(5) => \in4x_F1_reg_n_0_[7]\,
      Q(4) => \in4x_F1_reg_n_0_[6]\,
      Q(3) => \in4x_F1_reg_n_0_[5]\,
      Q(2) => \in4x_F1_reg_n_0_[4]\,
      Q(1) => \in4x_F1_reg_n_0_[3]\,
      Q(0) => \in4x_F1_reg_n_0_[2]\,
      \result_F1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2
     port map (
      D(15 downto 0) => in_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[71]\,
      Q(68) => \in4x_F2_reg_n_0_[70]\,
      Q(67) => \in4x_F2_reg_n_0_[69]\,
      Q(66) => \in4x_F2_reg_n_0_[68]\,
      Q(65) => \in4x_F2_reg_n_0_[67]\,
      Q(64) => \in4x_F2_reg_n_0_[66]\,
      Q(63) => \in4x_F2_reg_n_0_[65]\,
      Q(62) => \in4x_F2_reg_n_0_[64]\,
      Q(61) => \in4x_F2_reg_n_0_[63]\,
      Q(60) => \in4x_F2_reg_n_0_[62]\,
      Q(59) => \in4x_F2_reg_n_0_[61]\,
      Q(58) => \in4x_F2_reg_n_0_[60]\,
      Q(57) => \in4x_F2_reg_n_0_[59]\,
      Q(56) => \in4x_F2_reg_n_0_[58]\,
      Q(55) => \in4x_F2_reg_n_0_[57]\,
      Q(54) => \in4x_F2_reg_n_0_[56]\,
      Q(53) => \in4x_F2_reg_n_0_[55]\,
      Q(52) => \in4x_F2_reg_n_0_[54]\,
      Q(51) => \in4x_F2_reg_n_0_[53]\,
      Q(50) => \in4x_F2_reg_n_0_[52]\,
      Q(49) => \in4x_F2_reg_n_0_[51]\,
      Q(48) => \in4x_F2_reg_n_0_[50]\,
      Q(47) => \in4x_F2_reg_n_0_[49]\,
      Q(46) => \in4x_F2_reg_n_0_[48]\,
      Q(45) => \in4x_F2_reg_n_0_[47]\,
      Q(44) => \in4x_F2_reg_n_0_[46]\,
      Q(43) => \in4x_F2_reg_n_0_[45]\,
      Q(42) => \in4x_F2_reg_n_0_[44]\,
      Q(41) => \in4x_F2_reg_n_0_[43]\,
      Q(40) => \in4x_F2_reg_n_0_[42]\,
      Q(39) => \in4x_F2_reg_n_0_[41]\,
      Q(38) => \in4x_F2_reg_n_0_[40]\,
      Q(37) => \in4x_F2_reg_n_0_[39]\,
      Q(36) => \in4x_F2_reg_n_0_[38]\,
      Q(35) => \in4x_F2_reg_n_0_[37]\,
      Q(34) => \in4x_F2_reg_n_0_[36]\,
      Q(33) => \in4x_F2_reg_n_0_[35]\,
      Q(32) => \in4x_F2_reg_n_0_[34]\,
      Q(31) => \in4x_F2_reg_n_0_[33]\,
      Q(30) => \in4x_F2_reg_n_0_[32]\,
      Q(29) => \in4x_F2_reg_n_0_[31]\,
      Q(28) => \in4x_F2_reg_n_0_[30]\,
      Q(27) => \in4x_F2_reg_n_0_[29]\,
      Q(26) => \in4x_F2_reg_n_0_[28]\,
      Q(25) => \in4x_F2_reg_n_0_[27]\,
      Q(24) => \in4x_F2_reg_n_0_[26]\,
      Q(23) => \in4x_F2_reg_n_0_[25]\,
      Q(22) => \in4x_F2_reg_n_0_[24]\,
      Q(21) => \in4x_F2_reg_n_0_[23]\,
      Q(20) => \in4x_F2_reg_n_0_[22]\,
      Q(19) => \in4x_F2_reg_n_0_[21]\,
      Q(18) => \in4x_F2_reg_n_0_[20]\,
      Q(17) => \in4x_F2_reg_n_0_[19]\,
      Q(16) => \in4x_F2_reg_n_0_[18]\,
      Q(15) => \in4x_F2_reg_n_0_[17]\,
      Q(14) => \in4x_F2_reg_n_0_[16]\,
      Q(13) => \in4x_F2_reg_n_0_[15]\,
      Q(12) => \in4x_F2_reg_n_0_[14]\,
      Q(11) => \in4x_F2_reg_n_0_[13]\,
      Q(10) => \in4x_F2_reg_n_0_[12]\,
      Q(9) => \in4x_F2_reg_n_0_[11]\,
      Q(8) => \in4x_F2_reg_n_0_[10]\,
      Q(7) => \in4x_F2_reg_n_0_[9]\,
      Q(6) => \in4x_F2_reg_n_0_[8]\,
      Q(5) => \in4x_F2_reg_n_0_[7]\,
      Q(4) => \in4x_F2_reg_n_0_[6]\,
      Q(3) => \in4x_F2_reg_n_0_[5]\,
      Q(2) => \in4x_F2_reg_n_0_[4]\,
      Q(1) => \in4x_F2_reg_n_0_[3]\,
      Q(0) => \in4x_F2_reg_n_0_[2]\,
      \result_F2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_F2_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_F2_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_falling_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3
     port map (
      D(15 downto 0) => in_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[71]\,
      Q(68) => \in4x_G1_reg_n_0_[70]\,
      Q(67) => \in4x_G1_reg_n_0_[69]\,
      Q(66) => \in4x_G1_reg_n_0_[68]\,
      Q(65) => \in4x_G1_reg_n_0_[67]\,
      Q(64) => \in4x_G1_reg_n_0_[66]\,
      Q(63) => \in4x_G1_reg_n_0_[65]\,
      Q(62) => \in4x_G1_reg_n_0_[64]\,
      Q(61) => \in4x_G1_reg_n_0_[63]\,
      Q(60) => \in4x_G1_reg_n_0_[62]\,
      Q(59) => \in4x_G1_reg_n_0_[61]\,
      Q(58) => \in4x_G1_reg_n_0_[60]\,
      Q(57) => \in4x_G1_reg_n_0_[59]\,
      Q(56) => \in4x_G1_reg_n_0_[58]\,
      Q(55) => \in4x_G1_reg_n_0_[57]\,
      Q(54) => \in4x_G1_reg_n_0_[56]\,
      Q(53) => \in4x_G1_reg_n_0_[55]\,
      Q(52) => \in4x_G1_reg_n_0_[54]\,
      Q(51) => \in4x_G1_reg_n_0_[53]\,
      Q(50) => \in4x_G1_reg_n_0_[52]\,
      Q(49) => \in4x_G1_reg_n_0_[51]\,
      Q(48) => \in4x_G1_reg_n_0_[50]\,
      Q(47) => \in4x_G1_reg_n_0_[49]\,
      Q(46) => \in4x_G1_reg_n_0_[48]\,
      Q(45) => \in4x_G1_reg_n_0_[47]\,
      Q(44) => \in4x_G1_reg_n_0_[46]\,
      Q(43) => \in4x_G1_reg_n_0_[45]\,
      Q(42) => \in4x_G1_reg_n_0_[44]\,
      Q(41) => \in4x_G1_reg_n_0_[43]\,
      Q(40) => \in4x_G1_reg_n_0_[42]\,
      Q(39) => \in4x_G1_reg_n_0_[41]\,
      Q(38) => \in4x_G1_reg_n_0_[40]\,
      Q(37) => \in4x_G1_reg_n_0_[39]\,
      Q(36) => \in4x_G1_reg_n_0_[38]\,
      Q(35) => \in4x_G1_reg_n_0_[37]\,
      Q(34) => \in4x_G1_reg_n_0_[36]\,
      Q(33) => \in4x_G1_reg_n_0_[35]\,
      Q(32) => \in4x_G1_reg_n_0_[34]\,
      Q(31) => \in4x_G1_reg_n_0_[33]\,
      Q(30) => \in4x_G1_reg_n_0_[32]\,
      Q(29) => \in4x_G1_reg_n_0_[31]\,
      Q(28) => \in4x_G1_reg_n_0_[30]\,
      Q(27) => \in4x_G1_reg_n_0_[29]\,
      Q(26) => \in4x_G1_reg_n_0_[28]\,
      Q(25) => \in4x_G1_reg_n_0_[27]\,
      Q(24) => \in4x_G1_reg_n_0_[26]\,
      Q(23) => \in4x_G1_reg_n_0_[25]\,
      Q(22) => \in4x_G1_reg_n_0_[24]\,
      Q(21) => \in4x_G1_reg_n_0_[23]\,
      Q(20) => \in4x_G1_reg_n_0_[22]\,
      Q(19) => \in4x_G1_reg_n_0_[21]\,
      Q(18) => \in4x_G1_reg_n_0_[20]\,
      Q(17) => \in4x_G1_reg_n_0_[19]\,
      Q(16) => \in4x_G1_reg_n_0_[18]\,
      Q(15) => \in4x_G1_reg_n_0_[17]\,
      Q(14) => \in4x_G1_reg_n_0_[16]\,
      Q(13) => \in4x_G1_reg_n_0_[15]\,
      Q(12) => \in4x_G1_reg_n_0_[14]\,
      Q(11) => \in4x_G1_reg_n_0_[13]\,
      Q(10) => \in4x_G1_reg_n_0_[12]\,
      Q(9) => \in4x_G1_reg_n_0_[11]\,
      Q(8) => \in4x_G1_reg_n_0_[10]\,
      Q(7) => \in4x_G1_reg_n_0_[9]\,
      Q(6) => \in4x_G1_reg_n_0_[8]\,
      Q(5) => \in4x_G1_reg_n_0_[7]\,
      Q(4) => \in4x_G1_reg_n_0_[6]\,
      Q(3) => \in4x_G1_reg_n_0_[5]\,
      Q(2) => \in4x_G1_reg_n_0_[4]\,
      Q(1) => \in4x_G1_reg_n_0_[3]\,
      Q(0) => \in4x_G1_reg_n_0_[2]\,
      \result_G1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4
     port map (
      D(15 downto 0) => in_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[71]\,
      Q(68) => \in4x_G2_reg_n_0_[70]\,
      Q(67) => \in4x_G2_reg_n_0_[69]\,
      Q(66) => \in4x_G2_reg_n_0_[68]\,
      Q(65) => \in4x_G2_reg_n_0_[67]\,
      Q(64) => \in4x_G2_reg_n_0_[66]\,
      Q(63) => \in4x_G2_reg_n_0_[65]\,
      Q(62) => \in4x_G2_reg_n_0_[64]\,
      Q(61) => \in4x_G2_reg_n_0_[63]\,
      Q(60) => \in4x_G2_reg_n_0_[62]\,
      Q(59) => \in4x_G2_reg_n_0_[61]\,
      Q(58) => \in4x_G2_reg_n_0_[60]\,
      Q(57) => \in4x_G2_reg_n_0_[59]\,
      Q(56) => \in4x_G2_reg_n_0_[58]\,
      Q(55) => \in4x_G2_reg_n_0_[57]\,
      Q(54) => \in4x_G2_reg_n_0_[56]\,
      Q(53) => \in4x_G2_reg_n_0_[55]\,
      Q(52) => \in4x_G2_reg_n_0_[54]\,
      Q(51) => \in4x_G2_reg_n_0_[53]\,
      Q(50) => \in4x_G2_reg_n_0_[52]\,
      Q(49) => \in4x_G2_reg_n_0_[51]\,
      Q(48) => \in4x_G2_reg_n_0_[50]\,
      Q(47) => \in4x_G2_reg_n_0_[49]\,
      Q(46) => \in4x_G2_reg_n_0_[48]\,
      Q(45) => \in4x_G2_reg_n_0_[47]\,
      Q(44) => \in4x_G2_reg_n_0_[46]\,
      Q(43) => \in4x_G2_reg_n_0_[45]\,
      Q(42) => \in4x_G2_reg_n_0_[44]\,
      Q(41) => \in4x_G2_reg_n_0_[43]\,
      Q(40) => \in4x_G2_reg_n_0_[42]\,
      Q(39) => \in4x_G2_reg_n_0_[41]\,
      Q(38) => \in4x_G2_reg_n_0_[40]\,
      Q(37) => \in4x_G2_reg_n_0_[39]\,
      Q(36) => \in4x_G2_reg_n_0_[38]\,
      Q(35) => \in4x_G2_reg_n_0_[37]\,
      Q(34) => \in4x_G2_reg_n_0_[36]\,
      Q(33) => \in4x_G2_reg_n_0_[35]\,
      Q(32) => \in4x_G2_reg_n_0_[34]\,
      Q(31) => \in4x_G2_reg_n_0_[33]\,
      Q(30) => \in4x_G2_reg_n_0_[32]\,
      Q(29) => \in4x_G2_reg_n_0_[31]\,
      Q(28) => \in4x_G2_reg_n_0_[30]\,
      Q(27) => \in4x_G2_reg_n_0_[29]\,
      Q(26) => \in4x_G2_reg_n_0_[28]\,
      Q(25) => \in4x_G2_reg_n_0_[27]\,
      Q(24) => \in4x_G2_reg_n_0_[26]\,
      Q(23) => \in4x_G2_reg_n_0_[25]\,
      Q(22) => \in4x_G2_reg_n_0_[24]\,
      Q(21) => \in4x_G2_reg_n_0_[23]\,
      Q(20) => \in4x_G2_reg_n_0_[22]\,
      Q(19) => \in4x_G2_reg_n_0_[21]\,
      Q(18) => \in4x_G2_reg_n_0_[20]\,
      Q(17) => \in4x_G2_reg_n_0_[19]\,
      Q(16) => \in4x_G2_reg_n_0_[18]\,
      Q(15) => \in4x_G2_reg_n_0_[17]\,
      Q(14) => \in4x_G2_reg_n_0_[16]\,
      Q(13) => \in4x_G2_reg_n_0_[15]\,
      Q(12) => \in4x_G2_reg_n_0_[14]\,
      Q(11) => \in4x_G2_reg_n_0_[13]\,
      Q(10) => \in4x_G2_reg_n_0_[12]\,
      Q(9) => \in4x_G2_reg_n_0_[11]\,
      Q(8) => \in4x_G2_reg_n_0_[10]\,
      Q(7) => \in4x_G2_reg_n_0_[9]\,
      Q(6) => \in4x_G2_reg_n_0_[8]\,
      Q(5) => \in4x_G2_reg_n_0_[7]\,
      Q(4) => \in4x_G2_reg_n_0_[6]\,
      Q(3) => \in4x_G2_reg_n_0_[5]\,
      Q(2) => \in4x_G2_reg_n_0_[4]\,
      Q(1) => \in4x_G2_reg_n_0_[3]\,
      Q(0) => \in4x_G2_reg_n_0_[2]\,
      \result_G2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_G2_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_G2_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_G2_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_falling_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5
     port map (
      D(15 downto 0) => in_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[71]\,
      Q(68) => \in4x_H1_reg_n_0_[70]\,
      Q(67) => \in4x_H1_reg_n_0_[69]\,
      Q(66) => \in4x_H1_reg_n_0_[68]\,
      Q(65) => \in4x_H1_reg_n_0_[67]\,
      Q(64) => \in4x_H1_reg_n_0_[66]\,
      Q(63) => \in4x_H1_reg_n_0_[65]\,
      Q(62) => \in4x_H1_reg_n_0_[64]\,
      Q(61) => \in4x_H1_reg_n_0_[63]\,
      Q(60) => \in4x_H1_reg_n_0_[62]\,
      Q(59) => \in4x_H1_reg_n_0_[61]\,
      Q(58) => \in4x_H1_reg_n_0_[60]\,
      Q(57) => \in4x_H1_reg_n_0_[59]\,
      Q(56) => \in4x_H1_reg_n_0_[58]\,
      Q(55) => \in4x_H1_reg_n_0_[57]\,
      Q(54) => \in4x_H1_reg_n_0_[56]\,
      Q(53) => \in4x_H1_reg_n_0_[55]\,
      Q(52) => \in4x_H1_reg_n_0_[54]\,
      Q(51) => \in4x_H1_reg_n_0_[53]\,
      Q(50) => \in4x_H1_reg_n_0_[52]\,
      Q(49) => \in4x_H1_reg_n_0_[51]\,
      Q(48) => \in4x_H1_reg_n_0_[50]\,
      Q(47) => \in4x_H1_reg_n_0_[49]\,
      Q(46) => \in4x_H1_reg_n_0_[48]\,
      Q(45) => \in4x_H1_reg_n_0_[47]\,
      Q(44) => \in4x_H1_reg_n_0_[46]\,
      Q(43) => \in4x_H1_reg_n_0_[45]\,
      Q(42) => \in4x_H1_reg_n_0_[44]\,
      Q(41) => \in4x_H1_reg_n_0_[43]\,
      Q(40) => \in4x_H1_reg_n_0_[42]\,
      Q(39) => \in4x_H1_reg_n_0_[41]\,
      Q(38) => \in4x_H1_reg_n_0_[40]\,
      Q(37) => \in4x_H1_reg_n_0_[39]\,
      Q(36) => \in4x_H1_reg_n_0_[38]\,
      Q(35) => \in4x_H1_reg_n_0_[37]\,
      Q(34) => \in4x_H1_reg_n_0_[36]\,
      Q(33) => \in4x_H1_reg_n_0_[35]\,
      Q(32) => \in4x_H1_reg_n_0_[34]\,
      Q(31) => \in4x_H1_reg_n_0_[33]\,
      Q(30) => \in4x_H1_reg_n_0_[32]\,
      Q(29) => \in4x_H1_reg_n_0_[31]\,
      Q(28) => \in4x_H1_reg_n_0_[30]\,
      Q(27) => \in4x_H1_reg_n_0_[29]\,
      Q(26) => \in4x_H1_reg_n_0_[28]\,
      Q(25) => \in4x_H1_reg_n_0_[27]\,
      Q(24) => \in4x_H1_reg_n_0_[26]\,
      Q(23) => \in4x_H1_reg_n_0_[25]\,
      Q(22) => \in4x_H1_reg_n_0_[24]\,
      Q(21) => \in4x_H1_reg_n_0_[23]\,
      Q(20) => \in4x_H1_reg_n_0_[22]\,
      Q(19) => \in4x_H1_reg_n_0_[21]\,
      Q(18) => \in4x_H1_reg_n_0_[20]\,
      Q(17) => \in4x_H1_reg_n_0_[19]\,
      Q(16) => \in4x_H1_reg_n_0_[18]\,
      Q(15) => \in4x_H1_reg_n_0_[17]\,
      Q(14) => \in4x_H1_reg_n_0_[16]\,
      Q(13) => \in4x_H1_reg_n_0_[15]\,
      Q(12) => \in4x_H1_reg_n_0_[14]\,
      Q(11) => \in4x_H1_reg_n_0_[13]\,
      Q(10) => \in4x_H1_reg_n_0_[12]\,
      Q(9) => \in4x_H1_reg_n_0_[11]\,
      Q(8) => \in4x_H1_reg_n_0_[10]\,
      Q(7) => \in4x_H1_reg_n_0_[9]\,
      Q(6) => \in4x_H1_reg_n_0_[8]\,
      Q(5) => \in4x_H1_reg_n_0_[7]\,
      Q(4) => \in4x_H1_reg_n_0_[6]\,
      Q(3) => \in4x_H1_reg_n_0_[5]\,
      Q(2) => \in4x_H1_reg_n_0_[4]\,
      Q(1) => \in4x_H1_reg_n_0_[3]\,
      Q(0) => \in4x_H1_reg_n_0_[2]\,
      \result_H1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6
     port map (
      D(15 downto 0) => in_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[71]\,
      Q(68) => \in4x_H2_reg_n_0_[70]\,
      Q(67) => \in4x_H2_reg_n_0_[69]\,
      Q(66) => \in4x_H2_reg_n_0_[68]\,
      Q(65) => \in4x_H2_reg_n_0_[67]\,
      Q(64) => \in4x_H2_reg_n_0_[66]\,
      Q(63) => \in4x_H2_reg_n_0_[65]\,
      Q(62) => \in4x_H2_reg_n_0_[64]\,
      Q(61) => \in4x_H2_reg_n_0_[63]\,
      Q(60) => \in4x_H2_reg_n_0_[62]\,
      Q(59) => \in4x_H2_reg_n_0_[61]\,
      Q(58) => \in4x_H2_reg_n_0_[60]\,
      Q(57) => \in4x_H2_reg_n_0_[59]\,
      Q(56) => \in4x_H2_reg_n_0_[58]\,
      Q(55) => \in4x_H2_reg_n_0_[57]\,
      Q(54) => \in4x_H2_reg_n_0_[56]\,
      Q(53) => \in4x_H2_reg_n_0_[55]\,
      Q(52) => \in4x_H2_reg_n_0_[54]\,
      Q(51) => \in4x_H2_reg_n_0_[53]\,
      Q(50) => \in4x_H2_reg_n_0_[52]\,
      Q(49) => \in4x_H2_reg_n_0_[51]\,
      Q(48) => \in4x_H2_reg_n_0_[50]\,
      Q(47) => \in4x_H2_reg_n_0_[49]\,
      Q(46) => \in4x_H2_reg_n_0_[48]\,
      Q(45) => \in4x_H2_reg_n_0_[47]\,
      Q(44) => \in4x_H2_reg_n_0_[46]\,
      Q(43) => \in4x_H2_reg_n_0_[45]\,
      Q(42) => \in4x_H2_reg_n_0_[44]\,
      Q(41) => \in4x_H2_reg_n_0_[43]\,
      Q(40) => \in4x_H2_reg_n_0_[42]\,
      Q(39) => \in4x_H2_reg_n_0_[41]\,
      Q(38) => \in4x_H2_reg_n_0_[40]\,
      Q(37) => \in4x_H2_reg_n_0_[39]\,
      Q(36) => \in4x_H2_reg_n_0_[38]\,
      Q(35) => \in4x_H2_reg_n_0_[37]\,
      Q(34) => \in4x_H2_reg_n_0_[36]\,
      Q(33) => \in4x_H2_reg_n_0_[35]\,
      Q(32) => \in4x_H2_reg_n_0_[34]\,
      Q(31) => \in4x_H2_reg_n_0_[33]\,
      Q(30) => \in4x_H2_reg_n_0_[32]\,
      Q(29) => \in4x_H2_reg_n_0_[31]\,
      Q(28) => \in4x_H2_reg_n_0_[30]\,
      Q(27) => \in4x_H2_reg_n_0_[29]\,
      Q(26) => \in4x_H2_reg_n_0_[28]\,
      Q(25) => \in4x_H2_reg_n_0_[27]\,
      Q(24) => \in4x_H2_reg_n_0_[26]\,
      Q(23) => \in4x_H2_reg_n_0_[25]\,
      Q(22) => \in4x_H2_reg_n_0_[24]\,
      Q(21) => \in4x_H2_reg_n_0_[23]\,
      Q(20) => \in4x_H2_reg_n_0_[22]\,
      Q(19) => \in4x_H2_reg_n_0_[21]\,
      Q(18) => \in4x_H2_reg_n_0_[20]\,
      Q(17) => \in4x_H2_reg_n_0_[19]\,
      Q(16) => \in4x_H2_reg_n_0_[18]\,
      Q(15) => \in4x_H2_reg_n_0_[17]\,
      Q(14) => \in4x_H2_reg_n_0_[16]\,
      Q(13) => \in4x_H2_reg_n_0_[15]\,
      Q(12) => \in4x_H2_reg_n_0_[14]\,
      Q(11) => \in4x_H2_reg_n_0_[13]\,
      Q(10) => \in4x_H2_reg_n_0_[12]\,
      Q(9) => \in4x_H2_reg_n_0_[11]\,
      Q(8) => \in4x_H2_reg_n_0_[10]\,
      Q(7) => \in4x_H2_reg_n_0_[9]\,
      Q(6) => \in4x_H2_reg_n_0_[8]\,
      Q(5) => \in4x_H2_reg_n_0_[7]\,
      Q(4) => \in4x_H2_reg_n_0_[6]\,
      Q(3) => \in4x_H2_reg_n_0_[5]\,
      Q(2) => \in4x_H2_reg_n_0_[4]\,
      Q(1) => \in4x_H2_reg_n_0_[3]\,
      Q(0) => \in4x_H2_reg_n_0_[2]\,
      \result_H2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_H2_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_H2_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_falling_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7
     port map (
      D(15 downto 0) => in_I1(15 downto 0),
      Q(69) => \in4x_I1_reg_n_0_[71]\,
      Q(68) => \in4x_I1_reg_n_0_[70]\,
      Q(67) => \in4x_I1_reg_n_0_[69]\,
      Q(66) => \in4x_I1_reg_n_0_[68]\,
      Q(65) => \in4x_I1_reg_n_0_[67]\,
      Q(64) => \in4x_I1_reg_n_0_[66]\,
      Q(63) => \in4x_I1_reg_n_0_[65]\,
      Q(62) => \in4x_I1_reg_n_0_[64]\,
      Q(61) => \in4x_I1_reg_n_0_[63]\,
      Q(60) => \in4x_I1_reg_n_0_[62]\,
      Q(59) => \in4x_I1_reg_n_0_[61]\,
      Q(58) => \in4x_I1_reg_n_0_[60]\,
      Q(57) => \in4x_I1_reg_n_0_[59]\,
      Q(56) => \in4x_I1_reg_n_0_[58]\,
      Q(55) => \in4x_I1_reg_n_0_[57]\,
      Q(54) => \in4x_I1_reg_n_0_[56]\,
      Q(53) => \in4x_I1_reg_n_0_[55]\,
      Q(52) => \in4x_I1_reg_n_0_[54]\,
      Q(51) => \in4x_I1_reg_n_0_[53]\,
      Q(50) => \in4x_I1_reg_n_0_[52]\,
      Q(49) => \in4x_I1_reg_n_0_[51]\,
      Q(48) => \in4x_I1_reg_n_0_[50]\,
      Q(47) => \in4x_I1_reg_n_0_[49]\,
      Q(46) => \in4x_I1_reg_n_0_[48]\,
      Q(45) => \in4x_I1_reg_n_0_[47]\,
      Q(44) => \in4x_I1_reg_n_0_[46]\,
      Q(43) => \in4x_I1_reg_n_0_[45]\,
      Q(42) => \in4x_I1_reg_n_0_[44]\,
      Q(41) => \in4x_I1_reg_n_0_[43]\,
      Q(40) => \in4x_I1_reg_n_0_[42]\,
      Q(39) => \in4x_I1_reg_n_0_[41]\,
      Q(38) => \in4x_I1_reg_n_0_[40]\,
      Q(37) => \in4x_I1_reg_n_0_[39]\,
      Q(36) => \in4x_I1_reg_n_0_[38]\,
      Q(35) => \in4x_I1_reg_n_0_[37]\,
      Q(34) => \in4x_I1_reg_n_0_[36]\,
      Q(33) => \in4x_I1_reg_n_0_[35]\,
      Q(32) => \in4x_I1_reg_n_0_[34]\,
      Q(31) => \in4x_I1_reg_n_0_[33]\,
      Q(30) => \in4x_I1_reg_n_0_[32]\,
      Q(29) => \in4x_I1_reg_n_0_[31]\,
      Q(28) => \in4x_I1_reg_n_0_[30]\,
      Q(27) => \in4x_I1_reg_n_0_[29]\,
      Q(26) => \in4x_I1_reg_n_0_[28]\,
      Q(25) => \in4x_I1_reg_n_0_[27]\,
      Q(24) => \in4x_I1_reg_n_0_[26]\,
      Q(23) => \in4x_I1_reg_n_0_[25]\,
      Q(22) => \in4x_I1_reg_n_0_[24]\,
      Q(21) => \in4x_I1_reg_n_0_[23]\,
      Q(20) => \in4x_I1_reg_n_0_[22]\,
      Q(19) => \in4x_I1_reg_n_0_[21]\,
      Q(18) => \in4x_I1_reg_n_0_[20]\,
      Q(17) => \in4x_I1_reg_n_0_[19]\,
      Q(16) => \in4x_I1_reg_n_0_[18]\,
      Q(15) => \in4x_I1_reg_n_0_[17]\,
      Q(14) => \in4x_I1_reg_n_0_[16]\,
      Q(13) => \in4x_I1_reg_n_0_[15]\,
      Q(12) => \in4x_I1_reg_n_0_[14]\,
      Q(11) => \in4x_I1_reg_n_0_[13]\,
      Q(10) => \in4x_I1_reg_n_0_[12]\,
      Q(9) => \in4x_I1_reg_n_0_[11]\,
      Q(8) => \in4x_I1_reg_n_0_[10]\,
      Q(7) => \in4x_I1_reg_n_0_[9]\,
      Q(6) => \in4x_I1_reg_n_0_[8]\,
      Q(5) => \in4x_I1_reg_n_0_[7]\,
      Q(4) => \in4x_I1_reg_n_0_[6]\,
      Q(3) => \in4x_I1_reg_n_0_[5]\,
      Q(2) => \in4x_I1_reg_n_0_[4]\,
      Q(1) => \in4x_I1_reg_n_0_[3]\,
      Q(0) => \in4x_I1_reg_n_0_[2]\,
      \result_I1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8
     port map (
      D(15 downto 0) => in_I2(15 downto 0),
      Q(69) => \in4x_I2_reg_n_0_[71]\,
      Q(68) => \in4x_I2_reg_n_0_[70]\,
      Q(67) => \in4x_I2_reg_n_0_[69]\,
      Q(66) => \in4x_I2_reg_n_0_[68]\,
      Q(65) => \in4x_I2_reg_n_0_[67]\,
      Q(64) => \in4x_I2_reg_n_0_[66]\,
      Q(63) => \in4x_I2_reg_n_0_[65]\,
      Q(62) => \in4x_I2_reg_n_0_[64]\,
      Q(61) => \in4x_I2_reg_n_0_[63]\,
      Q(60) => \in4x_I2_reg_n_0_[62]\,
      Q(59) => \in4x_I2_reg_n_0_[61]\,
      Q(58) => \in4x_I2_reg_n_0_[60]\,
      Q(57) => \in4x_I2_reg_n_0_[59]\,
      Q(56) => \in4x_I2_reg_n_0_[58]\,
      Q(55) => \in4x_I2_reg_n_0_[57]\,
      Q(54) => \in4x_I2_reg_n_0_[56]\,
      Q(53) => \in4x_I2_reg_n_0_[55]\,
      Q(52) => \in4x_I2_reg_n_0_[54]\,
      Q(51) => \in4x_I2_reg_n_0_[53]\,
      Q(50) => \in4x_I2_reg_n_0_[52]\,
      Q(49) => \in4x_I2_reg_n_0_[51]\,
      Q(48) => \in4x_I2_reg_n_0_[50]\,
      Q(47) => \in4x_I2_reg_n_0_[49]\,
      Q(46) => \in4x_I2_reg_n_0_[48]\,
      Q(45) => \in4x_I2_reg_n_0_[47]\,
      Q(44) => \in4x_I2_reg_n_0_[46]\,
      Q(43) => \in4x_I2_reg_n_0_[45]\,
      Q(42) => \in4x_I2_reg_n_0_[44]\,
      Q(41) => \in4x_I2_reg_n_0_[43]\,
      Q(40) => \in4x_I2_reg_n_0_[42]\,
      Q(39) => \in4x_I2_reg_n_0_[41]\,
      Q(38) => \in4x_I2_reg_n_0_[40]\,
      Q(37) => \in4x_I2_reg_n_0_[39]\,
      Q(36) => \in4x_I2_reg_n_0_[38]\,
      Q(35) => \in4x_I2_reg_n_0_[37]\,
      Q(34) => \in4x_I2_reg_n_0_[36]\,
      Q(33) => \in4x_I2_reg_n_0_[35]\,
      Q(32) => \in4x_I2_reg_n_0_[34]\,
      Q(31) => \in4x_I2_reg_n_0_[33]\,
      Q(30) => \in4x_I2_reg_n_0_[32]\,
      Q(29) => \in4x_I2_reg_n_0_[31]\,
      Q(28) => \in4x_I2_reg_n_0_[30]\,
      Q(27) => \in4x_I2_reg_n_0_[29]\,
      Q(26) => \in4x_I2_reg_n_0_[28]\,
      Q(25) => \in4x_I2_reg_n_0_[27]\,
      Q(24) => \in4x_I2_reg_n_0_[26]\,
      Q(23) => \in4x_I2_reg_n_0_[25]\,
      Q(22) => \in4x_I2_reg_n_0_[24]\,
      Q(21) => \in4x_I2_reg_n_0_[23]\,
      Q(20) => \in4x_I2_reg_n_0_[22]\,
      Q(19) => \in4x_I2_reg_n_0_[21]\,
      Q(18) => \in4x_I2_reg_n_0_[20]\,
      Q(17) => \in4x_I2_reg_n_0_[19]\,
      Q(16) => \in4x_I2_reg_n_0_[18]\,
      Q(15) => \in4x_I2_reg_n_0_[17]\,
      Q(14) => \in4x_I2_reg_n_0_[16]\,
      Q(13) => \in4x_I2_reg_n_0_[15]\,
      Q(12) => \in4x_I2_reg_n_0_[14]\,
      Q(11) => \in4x_I2_reg_n_0_[13]\,
      Q(10) => \in4x_I2_reg_n_0_[12]\,
      Q(9) => \in4x_I2_reg_n_0_[11]\,
      Q(8) => \in4x_I2_reg_n_0_[10]\,
      Q(7) => \in4x_I2_reg_n_0_[9]\,
      Q(6) => \in4x_I2_reg_n_0_[8]\,
      Q(5) => \in4x_I2_reg_n_0_[7]\,
      Q(4) => \in4x_I2_reg_n_0_[6]\,
      Q(3) => \in4x_I2_reg_n_0_[5]\,
      Q(2) => \in4x_I2_reg_n_0_[4]\,
      Q(1) => \in4x_I2_reg_n_0_[3]\,
      Q(0) => \in4x_I2_reg_n_0_[2]\,
      \result_I2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_I2_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_I2_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_I2_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_I2_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_falling_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9
     port map (
      D(15 downto 0) => in_J1(15 downto 0),
      Q(69) => \in4x_J1_reg_n_0_[71]\,
      Q(68) => \in4x_J1_reg_n_0_[70]\,
      Q(67) => \in4x_J1_reg_n_0_[69]\,
      Q(66) => \in4x_J1_reg_n_0_[68]\,
      Q(65) => \in4x_J1_reg_n_0_[67]\,
      Q(64) => \in4x_J1_reg_n_0_[66]\,
      Q(63) => \in4x_J1_reg_n_0_[65]\,
      Q(62) => \in4x_J1_reg_n_0_[64]\,
      Q(61) => \in4x_J1_reg_n_0_[63]\,
      Q(60) => \in4x_J1_reg_n_0_[62]\,
      Q(59) => \in4x_J1_reg_n_0_[61]\,
      Q(58) => \in4x_J1_reg_n_0_[60]\,
      Q(57) => \in4x_J1_reg_n_0_[59]\,
      Q(56) => \in4x_J1_reg_n_0_[58]\,
      Q(55) => \in4x_J1_reg_n_0_[57]\,
      Q(54) => \in4x_J1_reg_n_0_[56]\,
      Q(53) => \in4x_J1_reg_n_0_[55]\,
      Q(52) => \in4x_J1_reg_n_0_[54]\,
      Q(51) => \in4x_J1_reg_n_0_[53]\,
      Q(50) => \in4x_J1_reg_n_0_[52]\,
      Q(49) => \in4x_J1_reg_n_0_[51]\,
      Q(48) => \in4x_J1_reg_n_0_[50]\,
      Q(47) => \in4x_J1_reg_n_0_[49]\,
      Q(46) => \in4x_J1_reg_n_0_[48]\,
      Q(45) => \in4x_J1_reg_n_0_[47]\,
      Q(44) => \in4x_J1_reg_n_0_[46]\,
      Q(43) => \in4x_J1_reg_n_0_[45]\,
      Q(42) => \in4x_J1_reg_n_0_[44]\,
      Q(41) => \in4x_J1_reg_n_0_[43]\,
      Q(40) => \in4x_J1_reg_n_0_[42]\,
      Q(39) => \in4x_J1_reg_n_0_[41]\,
      Q(38) => \in4x_J1_reg_n_0_[40]\,
      Q(37) => \in4x_J1_reg_n_0_[39]\,
      Q(36) => \in4x_J1_reg_n_0_[38]\,
      Q(35) => \in4x_J1_reg_n_0_[37]\,
      Q(34) => \in4x_J1_reg_n_0_[36]\,
      Q(33) => \in4x_J1_reg_n_0_[35]\,
      Q(32) => \in4x_J1_reg_n_0_[34]\,
      Q(31) => \in4x_J1_reg_n_0_[33]\,
      Q(30) => \in4x_J1_reg_n_0_[32]\,
      Q(29) => \in4x_J1_reg_n_0_[31]\,
      Q(28) => \in4x_J1_reg_n_0_[30]\,
      Q(27) => \in4x_J1_reg_n_0_[29]\,
      Q(26) => \in4x_J1_reg_n_0_[28]\,
      Q(25) => \in4x_J1_reg_n_0_[27]\,
      Q(24) => \in4x_J1_reg_n_0_[26]\,
      Q(23) => \in4x_J1_reg_n_0_[25]\,
      Q(22) => \in4x_J1_reg_n_0_[24]\,
      Q(21) => \in4x_J1_reg_n_0_[23]\,
      Q(20) => \in4x_J1_reg_n_0_[22]\,
      Q(19) => \in4x_J1_reg_n_0_[21]\,
      Q(18) => \in4x_J1_reg_n_0_[20]\,
      Q(17) => \in4x_J1_reg_n_0_[19]\,
      Q(16) => \in4x_J1_reg_n_0_[18]\,
      Q(15) => \in4x_J1_reg_n_0_[17]\,
      Q(14) => \in4x_J1_reg_n_0_[16]\,
      Q(13) => \in4x_J1_reg_n_0_[15]\,
      Q(12) => \in4x_J1_reg_n_0_[14]\,
      Q(11) => \in4x_J1_reg_n_0_[13]\,
      Q(10) => \in4x_J1_reg_n_0_[12]\,
      Q(9) => \in4x_J1_reg_n_0_[11]\,
      Q(8) => \in4x_J1_reg_n_0_[10]\,
      Q(7) => \in4x_J1_reg_n_0_[9]\,
      Q(6) => \in4x_J1_reg_n_0_[8]\,
      Q(5) => \in4x_J1_reg_n_0_[7]\,
      Q(4) => \in4x_J1_reg_n_0_[6]\,
      Q(3) => \in4x_J1_reg_n_0_[5]\,
      Q(2) => \in4x_J1_reg_n_0_[4]\,
      Q(1) => \in4x_J1_reg_n_0_[3]\,
      Q(0) => \in4x_J1_reg_n_0_[2]\,
      \result_J1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(7),
      \result_J1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(5 downto 4),
      \result_J1_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_falling_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10
     port map (
      D(15 downto 0) => in_A2(15 downto 0),
      Q(69) => \in4x_A2_reg_n_0_[71]\,
      Q(68) => \in4x_A2_reg_n_0_[70]\,
      Q(67) => \in4x_A2_reg_n_0_[69]\,
      Q(66) => \in4x_A2_reg_n_0_[68]\,
      Q(65) => \in4x_A2_reg_n_0_[67]\,
      Q(64) => \in4x_A2_reg_n_0_[66]\,
      Q(63) => \in4x_A2_reg_n_0_[65]\,
      Q(62) => \in4x_A2_reg_n_0_[64]\,
      Q(61) => \in4x_A2_reg_n_0_[63]\,
      Q(60) => \in4x_A2_reg_n_0_[62]\,
      Q(59) => \in4x_A2_reg_n_0_[61]\,
      Q(58) => \in4x_A2_reg_n_0_[60]\,
      Q(57) => \in4x_A2_reg_n_0_[59]\,
      Q(56) => \in4x_A2_reg_n_0_[58]\,
      Q(55) => \in4x_A2_reg_n_0_[57]\,
      Q(54) => \in4x_A2_reg_n_0_[56]\,
      Q(53) => \in4x_A2_reg_n_0_[55]\,
      Q(52) => \in4x_A2_reg_n_0_[54]\,
      Q(51) => \in4x_A2_reg_n_0_[53]\,
      Q(50) => \in4x_A2_reg_n_0_[52]\,
      Q(49) => \in4x_A2_reg_n_0_[51]\,
      Q(48) => \in4x_A2_reg_n_0_[50]\,
      Q(47) => \in4x_A2_reg_n_0_[49]\,
      Q(46) => \in4x_A2_reg_n_0_[48]\,
      Q(45) => \in4x_A2_reg_n_0_[47]\,
      Q(44) => \in4x_A2_reg_n_0_[46]\,
      Q(43) => \in4x_A2_reg_n_0_[45]\,
      Q(42) => \in4x_A2_reg_n_0_[44]\,
      Q(41) => \in4x_A2_reg_n_0_[43]\,
      Q(40) => \in4x_A2_reg_n_0_[42]\,
      Q(39) => \in4x_A2_reg_n_0_[41]\,
      Q(38) => \in4x_A2_reg_n_0_[40]\,
      Q(37) => \in4x_A2_reg_n_0_[39]\,
      Q(36) => \in4x_A2_reg_n_0_[38]\,
      Q(35) => \in4x_A2_reg_n_0_[37]\,
      Q(34) => \in4x_A2_reg_n_0_[36]\,
      Q(33) => \in4x_A2_reg_n_0_[35]\,
      Q(32) => \in4x_A2_reg_n_0_[34]\,
      Q(31) => \in4x_A2_reg_n_0_[33]\,
      Q(30) => \in4x_A2_reg_n_0_[32]\,
      Q(29) => \in4x_A2_reg_n_0_[31]\,
      Q(28) => \in4x_A2_reg_n_0_[30]\,
      Q(27) => \in4x_A2_reg_n_0_[29]\,
      Q(26) => \in4x_A2_reg_n_0_[28]\,
      Q(25) => \in4x_A2_reg_n_0_[27]\,
      Q(24) => \in4x_A2_reg_n_0_[26]\,
      Q(23) => \in4x_A2_reg_n_0_[25]\,
      Q(22) => \in4x_A2_reg_n_0_[24]\,
      Q(21) => \in4x_A2_reg_n_0_[23]\,
      Q(20) => \in4x_A2_reg_n_0_[22]\,
      Q(19) => \in4x_A2_reg_n_0_[21]\,
      Q(18) => \in4x_A2_reg_n_0_[20]\,
      Q(17) => \in4x_A2_reg_n_0_[19]\,
      Q(16) => \in4x_A2_reg_n_0_[18]\,
      Q(15) => \in4x_A2_reg_n_0_[17]\,
      Q(14) => \in4x_A2_reg_n_0_[16]\,
      Q(13) => \in4x_A2_reg_n_0_[15]\,
      Q(12) => \in4x_A2_reg_n_0_[14]\,
      Q(11) => \in4x_A2_reg_n_0_[13]\,
      Q(10) => \in4x_A2_reg_n_0_[12]\,
      Q(9) => \in4x_A2_reg_n_0_[11]\,
      Q(8) => \in4x_A2_reg_n_0_[10]\,
      Q(7) => \in4x_A2_reg_n_0_[9]\,
      Q(6) => \in4x_A2_reg_n_0_[8]\,
      Q(5) => \in4x_A2_reg_n_0_[7]\,
      Q(4) => \in4x_A2_reg_n_0_[6]\,
      Q(3) => \in4x_A2_reg_n_0_[5]\,
      Q(2) => \in4x_A2_reg_n_0_[4]\,
      Q(1) => \in4x_A2_reg_n_0_[3]\,
      Q(0) => \in4x_A2_reg_n_0_[2]\,
      \result_A2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_A2_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_A2_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_A2_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_falling_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11
     port map (
      D(15 downto 0) => in_J2(15 downto 0),
      Q(69) => \in4x_J2_reg_n_0_[71]\,
      Q(68) => \in4x_J2_reg_n_0_[70]\,
      Q(67) => \in4x_J2_reg_n_0_[69]\,
      Q(66) => \in4x_J2_reg_n_0_[68]\,
      Q(65) => \in4x_J2_reg_n_0_[67]\,
      Q(64) => \in4x_J2_reg_n_0_[66]\,
      Q(63) => \in4x_J2_reg_n_0_[65]\,
      Q(62) => \in4x_J2_reg_n_0_[64]\,
      Q(61) => \in4x_J2_reg_n_0_[63]\,
      Q(60) => \in4x_J2_reg_n_0_[62]\,
      Q(59) => \in4x_J2_reg_n_0_[61]\,
      Q(58) => \in4x_J2_reg_n_0_[60]\,
      Q(57) => \in4x_J2_reg_n_0_[59]\,
      Q(56) => \in4x_J2_reg_n_0_[58]\,
      Q(55) => \in4x_J2_reg_n_0_[57]\,
      Q(54) => \in4x_J2_reg_n_0_[56]\,
      Q(53) => \in4x_J2_reg_n_0_[55]\,
      Q(52) => \in4x_J2_reg_n_0_[54]\,
      Q(51) => \in4x_J2_reg_n_0_[53]\,
      Q(50) => \in4x_J2_reg_n_0_[52]\,
      Q(49) => \in4x_J2_reg_n_0_[51]\,
      Q(48) => \in4x_J2_reg_n_0_[50]\,
      Q(47) => \in4x_J2_reg_n_0_[49]\,
      Q(46) => \in4x_J2_reg_n_0_[48]\,
      Q(45) => \in4x_J2_reg_n_0_[47]\,
      Q(44) => \in4x_J2_reg_n_0_[46]\,
      Q(43) => \in4x_J2_reg_n_0_[45]\,
      Q(42) => \in4x_J2_reg_n_0_[44]\,
      Q(41) => \in4x_J2_reg_n_0_[43]\,
      Q(40) => \in4x_J2_reg_n_0_[42]\,
      Q(39) => \in4x_J2_reg_n_0_[41]\,
      Q(38) => \in4x_J2_reg_n_0_[40]\,
      Q(37) => \in4x_J2_reg_n_0_[39]\,
      Q(36) => \in4x_J2_reg_n_0_[38]\,
      Q(35) => \in4x_J2_reg_n_0_[37]\,
      Q(34) => \in4x_J2_reg_n_0_[36]\,
      Q(33) => \in4x_J2_reg_n_0_[35]\,
      Q(32) => \in4x_J2_reg_n_0_[34]\,
      Q(31) => \in4x_J2_reg_n_0_[33]\,
      Q(30) => \in4x_J2_reg_n_0_[32]\,
      Q(29) => \in4x_J2_reg_n_0_[31]\,
      Q(28) => \in4x_J2_reg_n_0_[30]\,
      Q(27) => \in4x_J2_reg_n_0_[29]\,
      Q(26) => \in4x_J2_reg_n_0_[28]\,
      Q(25) => \in4x_J2_reg_n_0_[27]\,
      Q(24) => \in4x_J2_reg_n_0_[26]\,
      Q(23) => \in4x_J2_reg_n_0_[25]\,
      Q(22) => \in4x_J2_reg_n_0_[24]\,
      Q(21) => \in4x_J2_reg_n_0_[23]\,
      Q(20) => \in4x_J2_reg_n_0_[22]\,
      Q(19) => \in4x_J2_reg_n_0_[21]\,
      Q(18) => \in4x_J2_reg_n_0_[20]\,
      Q(17) => \in4x_J2_reg_n_0_[19]\,
      Q(16) => \in4x_J2_reg_n_0_[18]\,
      Q(15) => \in4x_J2_reg_n_0_[17]\,
      Q(14) => \in4x_J2_reg_n_0_[16]\,
      Q(13) => \in4x_J2_reg_n_0_[15]\,
      Q(12) => \in4x_J2_reg_n_0_[14]\,
      Q(11) => \in4x_J2_reg_n_0_[13]\,
      Q(10) => \in4x_J2_reg_n_0_[12]\,
      Q(9) => \in4x_J2_reg_n_0_[11]\,
      Q(8) => \in4x_J2_reg_n_0_[10]\,
      Q(7) => \in4x_J2_reg_n_0_[9]\,
      Q(6) => \in4x_J2_reg_n_0_[8]\,
      Q(5) => \in4x_J2_reg_n_0_[7]\,
      Q(4) => \in4x_J2_reg_n_0_[6]\,
      Q(3) => \in4x_J2_reg_n_0_[5]\,
      Q(2) => \in4x_J2_reg_n_0_[4]\,
      Q(1) => \in4x_J2_reg_n_0_[3]\,
      Q(0) => \in4x_J2_reg_n_0_[2]\,
      \result_J2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_J2_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_J2_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_J2_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_falling_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12
     port map (
      D(15 downto 0) => in_K1(15 downto 0),
      Q(69) => \in4x_K1_reg_n_0_[71]\,
      Q(68) => \in4x_K1_reg_n_0_[70]\,
      Q(67) => \in4x_K1_reg_n_0_[69]\,
      Q(66) => \in4x_K1_reg_n_0_[68]\,
      Q(65) => \in4x_K1_reg_n_0_[67]\,
      Q(64) => \in4x_K1_reg_n_0_[66]\,
      Q(63) => \in4x_K1_reg_n_0_[65]\,
      Q(62) => \in4x_K1_reg_n_0_[64]\,
      Q(61) => \in4x_K1_reg_n_0_[63]\,
      Q(60) => \in4x_K1_reg_n_0_[62]\,
      Q(59) => \in4x_K1_reg_n_0_[61]\,
      Q(58) => \in4x_K1_reg_n_0_[60]\,
      Q(57) => \in4x_K1_reg_n_0_[59]\,
      Q(56) => \in4x_K1_reg_n_0_[58]\,
      Q(55) => \in4x_K1_reg_n_0_[57]\,
      Q(54) => \in4x_K1_reg_n_0_[56]\,
      Q(53) => \in4x_K1_reg_n_0_[55]\,
      Q(52) => \in4x_K1_reg_n_0_[54]\,
      Q(51) => \in4x_K1_reg_n_0_[53]\,
      Q(50) => \in4x_K1_reg_n_0_[52]\,
      Q(49) => \in4x_K1_reg_n_0_[51]\,
      Q(48) => \in4x_K1_reg_n_0_[50]\,
      Q(47) => \in4x_K1_reg_n_0_[49]\,
      Q(46) => \in4x_K1_reg_n_0_[48]\,
      Q(45) => \in4x_K1_reg_n_0_[47]\,
      Q(44) => \in4x_K1_reg_n_0_[46]\,
      Q(43) => \in4x_K1_reg_n_0_[45]\,
      Q(42) => \in4x_K1_reg_n_0_[44]\,
      Q(41) => \in4x_K1_reg_n_0_[43]\,
      Q(40) => \in4x_K1_reg_n_0_[42]\,
      Q(39) => \in4x_K1_reg_n_0_[41]\,
      Q(38) => \in4x_K1_reg_n_0_[40]\,
      Q(37) => \in4x_K1_reg_n_0_[39]\,
      Q(36) => \in4x_K1_reg_n_0_[38]\,
      Q(35) => \in4x_K1_reg_n_0_[37]\,
      Q(34) => \in4x_K1_reg_n_0_[36]\,
      Q(33) => \in4x_K1_reg_n_0_[35]\,
      Q(32) => \in4x_K1_reg_n_0_[34]\,
      Q(31) => \in4x_K1_reg_n_0_[33]\,
      Q(30) => \in4x_K1_reg_n_0_[32]\,
      Q(29) => \in4x_K1_reg_n_0_[31]\,
      Q(28) => \in4x_K1_reg_n_0_[30]\,
      Q(27) => \in4x_K1_reg_n_0_[29]\,
      Q(26) => \in4x_K1_reg_n_0_[28]\,
      Q(25) => \in4x_K1_reg_n_0_[27]\,
      Q(24) => \in4x_K1_reg_n_0_[26]\,
      Q(23) => \in4x_K1_reg_n_0_[25]\,
      Q(22) => \in4x_K1_reg_n_0_[24]\,
      Q(21) => \in4x_K1_reg_n_0_[23]\,
      Q(20) => \in4x_K1_reg_n_0_[22]\,
      Q(19) => \in4x_K1_reg_n_0_[21]\,
      Q(18) => \in4x_K1_reg_n_0_[20]\,
      Q(17) => \in4x_K1_reg_n_0_[19]\,
      Q(16) => \in4x_K1_reg_n_0_[18]\,
      Q(15) => \in4x_K1_reg_n_0_[17]\,
      Q(14) => \in4x_K1_reg_n_0_[16]\,
      Q(13) => \in4x_K1_reg_n_0_[15]\,
      Q(12) => \in4x_K1_reg_n_0_[14]\,
      Q(11) => \in4x_K1_reg_n_0_[13]\,
      Q(10) => \in4x_K1_reg_n_0_[12]\,
      Q(9) => \in4x_K1_reg_n_0_[11]\,
      Q(8) => \in4x_K1_reg_n_0_[10]\,
      Q(7) => \in4x_K1_reg_n_0_[9]\,
      Q(6) => \in4x_K1_reg_n_0_[8]\,
      Q(5) => \in4x_K1_reg_n_0_[7]\,
      Q(4) => \in4x_K1_reg_n_0_[6]\,
      Q(3) => \in4x_K1_reg_n_0_[5]\,
      Q(2) => \in4x_K1_reg_n_0_[4]\,
      Q(1) => \in4x_K1_reg_n_0_[3]\,
      Q(0) => \in4x_K1_reg_n_0_[2]\,
      \result_K1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13
     port map (
      D(15 downto 0) => in_K2(15 downto 0),
      Q(69) => \in4x_K2_reg_n_0_[71]\,
      Q(68) => \in4x_K2_reg_n_0_[70]\,
      Q(67) => \in4x_K2_reg_n_0_[69]\,
      Q(66) => \in4x_K2_reg_n_0_[68]\,
      Q(65) => \in4x_K2_reg_n_0_[67]\,
      Q(64) => \in4x_K2_reg_n_0_[66]\,
      Q(63) => \in4x_K2_reg_n_0_[65]\,
      Q(62) => \in4x_K2_reg_n_0_[64]\,
      Q(61) => \in4x_K2_reg_n_0_[63]\,
      Q(60) => \in4x_K2_reg_n_0_[62]\,
      Q(59) => \in4x_K2_reg_n_0_[61]\,
      Q(58) => \in4x_K2_reg_n_0_[60]\,
      Q(57) => \in4x_K2_reg_n_0_[59]\,
      Q(56) => \in4x_K2_reg_n_0_[58]\,
      Q(55) => \in4x_K2_reg_n_0_[57]\,
      Q(54) => \in4x_K2_reg_n_0_[56]\,
      Q(53) => \in4x_K2_reg_n_0_[55]\,
      Q(52) => \in4x_K2_reg_n_0_[54]\,
      Q(51) => \in4x_K2_reg_n_0_[53]\,
      Q(50) => \in4x_K2_reg_n_0_[52]\,
      Q(49) => \in4x_K2_reg_n_0_[51]\,
      Q(48) => \in4x_K2_reg_n_0_[50]\,
      Q(47) => \in4x_K2_reg_n_0_[49]\,
      Q(46) => \in4x_K2_reg_n_0_[48]\,
      Q(45) => \in4x_K2_reg_n_0_[47]\,
      Q(44) => \in4x_K2_reg_n_0_[46]\,
      Q(43) => \in4x_K2_reg_n_0_[45]\,
      Q(42) => \in4x_K2_reg_n_0_[44]\,
      Q(41) => \in4x_K2_reg_n_0_[43]\,
      Q(40) => \in4x_K2_reg_n_0_[42]\,
      Q(39) => \in4x_K2_reg_n_0_[41]\,
      Q(38) => \in4x_K2_reg_n_0_[40]\,
      Q(37) => \in4x_K2_reg_n_0_[39]\,
      Q(36) => \in4x_K2_reg_n_0_[38]\,
      Q(35) => \in4x_K2_reg_n_0_[37]\,
      Q(34) => \in4x_K2_reg_n_0_[36]\,
      Q(33) => \in4x_K2_reg_n_0_[35]\,
      Q(32) => \in4x_K2_reg_n_0_[34]\,
      Q(31) => \in4x_K2_reg_n_0_[33]\,
      Q(30) => \in4x_K2_reg_n_0_[32]\,
      Q(29) => \in4x_K2_reg_n_0_[31]\,
      Q(28) => \in4x_K2_reg_n_0_[30]\,
      Q(27) => \in4x_K2_reg_n_0_[29]\,
      Q(26) => \in4x_K2_reg_n_0_[28]\,
      Q(25) => \in4x_K2_reg_n_0_[27]\,
      Q(24) => \in4x_K2_reg_n_0_[26]\,
      Q(23) => \in4x_K2_reg_n_0_[25]\,
      Q(22) => \in4x_K2_reg_n_0_[24]\,
      Q(21) => \in4x_K2_reg_n_0_[23]\,
      Q(20) => \in4x_K2_reg_n_0_[22]\,
      Q(19) => \in4x_K2_reg_n_0_[21]\,
      Q(18) => \in4x_K2_reg_n_0_[20]\,
      Q(17) => \in4x_K2_reg_n_0_[19]\,
      Q(16) => \in4x_K2_reg_n_0_[18]\,
      Q(15) => \in4x_K2_reg_n_0_[17]\,
      Q(14) => \in4x_K2_reg_n_0_[16]\,
      Q(13) => \in4x_K2_reg_n_0_[15]\,
      Q(12) => \in4x_K2_reg_n_0_[14]\,
      Q(11) => \in4x_K2_reg_n_0_[13]\,
      Q(10) => \in4x_K2_reg_n_0_[12]\,
      Q(9) => \in4x_K2_reg_n_0_[11]\,
      Q(8) => \in4x_K2_reg_n_0_[10]\,
      Q(7) => \in4x_K2_reg_n_0_[9]\,
      Q(6) => \in4x_K2_reg_n_0_[8]\,
      Q(5) => \in4x_K2_reg_n_0_[7]\,
      Q(4) => \in4x_K2_reg_n_0_[6]\,
      Q(3) => \in4x_K2_reg_n_0_[5]\,
      Q(2) => \in4x_K2_reg_n_0_[4]\,
      Q(1) => \in4x_K2_reg_n_0_[3]\,
      Q(0) => \in4x_K2_reg_n_0_[2]\,
      \result_K2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_K2_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_K2_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_K2_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_K2_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_falling_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14
     port map (
      D(15 downto 0) => in_L1(15 downto 0),
      Q(69) => \in4x_L1_reg_n_0_[71]\,
      Q(68) => \in4x_L1_reg_n_0_[70]\,
      Q(67) => \in4x_L1_reg_n_0_[69]\,
      Q(66) => \in4x_L1_reg_n_0_[68]\,
      Q(65) => \in4x_L1_reg_n_0_[67]\,
      Q(64) => \in4x_L1_reg_n_0_[66]\,
      Q(63) => \in4x_L1_reg_n_0_[65]\,
      Q(62) => \in4x_L1_reg_n_0_[64]\,
      Q(61) => \in4x_L1_reg_n_0_[63]\,
      Q(60) => \in4x_L1_reg_n_0_[62]\,
      Q(59) => \in4x_L1_reg_n_0_[61]\,
      Q(58) => \in4x_L1_reg_n_0_[60]\,
      Q(57) => \in4x_L1_reg_n_0_[59]\,
      Q(56) => \in4x_L1_reg_n_0_[58]\,
      Q(55) => \in4x_L1_reg_n_0_[57]\,
      Q(54) => \in4x_L1_reg_n_0_[56]\,
      Q(53) => \in4x_L1_reg_n_0_[55]\,
      Q(52) => \in4x_L1_reg_n_0_[54]\,
      Q(51) => \in4x_L1_reg_n_0_[53]\,
      Q(50) => \in4x_L1_reg_n_0_[52]\,
      Q(49) => \in4x_L1_reg_n_0_[51]\,
      Q(48) => \in4x_L1_reg_n_0_[50]\,
      Q(47) => \in4x_L1_reg_n_0_[49]\,
      Q(46) => \in4x_L1_reg_n_0_[48]\,
      Q(45) => \in4x_L1_reg_n_0_[47]\,
      Q(44) => \in4x_L1_reg_n_0_[46]\,
      Q(43) => \in4x_L1_reg_n_0_[45]\,
      Q(42) => \in4x_L1_reg_n_0_[44]\,
      Q(41) => \in4x_L1_reg_n_0_[43]\,
      Q(40) => \in4x_L1_reg_n_0_[42]\,
      Q(39) => \in4x_L1_reg_n_0_[41]\,
      Q(38) => \in4x_L1_reg_n_0_[40]\,
      Q(37) => \in4x_L1_reg_n_0_[39]\,
      Q(36) => \in4x_L1_reg_n_0_[38]\,
      Q(35) => \in4x_L1_reg_n_0_[37]\,
      Q(34) => \in4x_L1_reg_n_0_[36]\,
      Q(33) => \in4x_L1_reg_n_0_[35]\,
      Q(32) => \in4x_L1_reg_n_0_[34]\,
      Q(31) => \in4x_L1_reg_n_0_[33]\,
      Q(30) => \in4x_L1_reg_n_0_[32]\,
      Q(29) => \in4x_L1_reg_n_0_[31]\,
      Q(28) => \in4x_L1_reg_n_0_[30]\,
      Q(27) => \in4x_L1_reg_n_0_[29]\,
      Q(26) => \in4x_L1_reg_n_0_[28]\,
      Q(25) => \in4x_L1_reg_n_0_[27]\,
      Q(24) => \in4x_L1_reg_n_0_[26]\,
      Q(23) => \in4x_L1_reg_n_0_[25]\,
      Q(22) => \in4x_L1_reg_n_0_[24]\,
      Q(21) => \in4x_L1_reg_n_0_[23]\,
      Q(20) => \in4x_L1_reg_n_0_[22]\,
      Q(19) => \in4x_L1_reg_n_0_[21]\,
      Q(18) => \in4x_L1_reg_n_0_[20]\,
      Q(17) => \in4x_L1_reg_n_0_[19]\,
      Q(16) => \in4x_L1_reg_n_0_[18]\,
      Q(15) => \in4x_L1_reg_n_0_[17]\,
      Q(14) => \in4x_L1_reg_n_0_[16]\,
      Q(13) => \in4x_L1_reg_n_0_[15]\,
      Q(12) => \in4x_L1_reg_n_0_[14]\,
      Q(11) => \in4x_L1_reg_n_0_[13]\,
      Q(10) => \in4x_L1_reg_n_0_[12]\,
      Q(9) => \in4x_L1_reg_n_0_[11]\,
      Q(8) => \in4x_L1_reg_n_0_[10]\,
      Q(7) => \in4x_L1_reg_n_0_[9]\,
      Q(6) => \in4x_L1_reg_n_0_[8]\,
      Q(5) => \in4x_L1_reg_n_0_[7]\,
      Q(4) => \in4x_L1_reg_n_0_[6]\,
      Q(3) => \in4x_L1_reg_n_0_[5]\,
      Q(2) => \in4x_L1_reg_n_0_[4]\,
      Q(1) => \in4x_L1_reg_n_0_[3]\,
      Q(0) => \in4x_L1_reg_n_0_[2]\,
      \result_L1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(15),
      \result_L1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(13 downto 12),
      \result_L1_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_falling_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15
     port map (
      D(15 downto 0) => in_L2(15 downto 0),
      Q(69) => \in4x_L2_reg_n_0_[71]\,
      Q(68) => \in4x_L2_reg_n_0_[70]\,
      Q(67) => \in4x_L2_reg_n_0_[69]\,
      Q(66) => \in4x_L2_reg_n_0_[68]\,
      Q(65) => \in4x_L2_reg_n_0_[67]\,
      Q(64) => \in4x_L2_reg_n_0_[66]\,
      Q(63) => \in4x_L2_reg_n_0_[65]\,
      Q(62) => \in4x_L2_reg_n_0_[64]\,
      Q(61) => \in4x_L2_reg_n_0_[63]\,
      Q(60) => \in4x_L2_reg_n_0_[62]\,
      Q(59) => \in4x_L2_reg_n_0_[61]\,
      Q(58) => \in4x_L2_reg_n_0_[60]\,
      Q(57) => \in4x_L2_reg_n_0_[59]\,
      Q(56) => \in4x_L2_reg_n_0_[58]\,
      Q(55) => \in4x_L2_reg_n_0_[57]\,
      Q(54) => \in4x_L2_reg_n_0_[56]\,
      Q(53) => \in4x_L2_reg_n_0_[55]\,
      Q(52) => \in4x_L2_reg_n_0_[54]\,
      Q(51) => \in4x_L2_reg_n_0_[53]\,
      Q(50) => \in4x_L2_reg_n_0_[52]\,
      Q(49) => \in4x_L2_reg_n_0_[51]\,
      Q(48) => \in4x_L2_reg_n_0_[50]\,
      Q(47) => \in4x_L2_reg_n_0_[49]\,
      Q(46) => \in4x_L2_reg_n_0_[48]\,
      Q(45) => \in4x_L2_reg_n_0_[47]\,
      Q(44) => \in4x_L2_reg_n_0_[46]\,
      Q(43) => \in4x_L2_reg_n_0_[45]\,
      Q(42) => \in4x_L2_reg_n_0_[44]\,
      Q(41) => \in4x_L2_reg_n_0_[43]\,
      Q(40) => \in4x_L2_reg_n_0_[42]\,
      Q(39) => \in4x_L2_reg_n_0_[41]\,
      Q(38) => \in4x_L2_reg_n_0_[40]\,
      Q(37) => \in4x_L2_reg_n_0_[39]\,
      Q(36) => \in4x_L2_reg_n_0_[38]\,
      Q(35) => \in4x_L2_reg_n_0_[37]\,
      Q(34) => \in4x_L2_reg_n_0_[36]\,
      Q(33) => \in4x_L2_reg_n_0_[35]\,
      Q(32) => \in4x_L2_reg_n_0_[34]\,
      Q(31) => \in4x_L2_reg_n_0_[33]\,
      Q(30) => \in4x_L2_reg_n_0_[32]\,
      Q(29) => \in4x_L2_reg_n_0_[31]\,
      Q(28) => \in4x_L2_reg_n_0_[30]\,
      Q(27) => \in4x_L2_reg_n_0_[29]\,
      Q(26) => \in4x_L2_reg_n_0_[28]\,
      Q(25) => \in4x_L2_reg_n_0_[27]\,
      Q(24) => \in4x_L2_reg_n_0_[26]\,
      Q(23) => \in4x_L2_reg_n_0_[25]\,
      Q(22) => \in4x_L2_reg_n_0_[24]\,
      Q(21) => \in4x_L2_reg_n_0_[23]\,
      Q(20) => \in4x_L2_reg_n_0_[22]\,
      Q(19) => \in4x_L2_reg_n_0_[21]\,
      Q(18) => \in4x_L2_reg_n_0_[20]\,
      Q(17) => \in4x_L2_reg_n_0_[19]\,
      Q(16) => \in4x_L2_reg_n_0_[18]\,
      Q(15) => \in4x_L2_reg_n_0_[17]\,
      Q(14) => \in4x_L2_reg_n_0_[16]\,
      Q(13) => \in4x_L2_reg_n_0_[15]\,
      Q(12) => \in4x_L2_reg_n_0_[14]\,
      Q(11) => \in4x_L2_reg_n_0_[13]\,
      Q(10) => \in4x_L2_reg_n_0_[12]\,
      Q(9) => \in4x_L2_reg_n_0_[11]\,
      Q(8) => \in4x_L2_reg_n_0_[10]\,
      Q(7) => \in4x_L2_reg_n_0_[9]\,
      Q(6) => \in4x_L2_reg_n_0_[8]\,
      Q(5) => \in4x_L2_reg_n_0_[7]\,
      Q(4) => \in4x_L2_reg_n_0_[6]\,
      Q(3) => \in4x_L2_reg_n_0_[5]\,
      Q(2) => \in4x_L2_reg_n_0_[4]\,
      Q(1) => \in4x_L2_reg_n_0_[3]\,
      Q(0) => \in4x_L2_reg_n_0_[2]\,
      \result_L2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_L2_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_L2_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_L2_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_falling_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16
     port map (
      D(15 downto 0) => in_M1(15 downto 0),
      Q(69) => \in4x_M1_reg_n_0_[71]\,
      Q(68) => \in4x_M1_reg_n_0_[70]\,
      Q(67) => \in4x_M1_reg_n_0_[69]\,
      Q(66) => \in4x_M1_reg_n_0_[68]\,
      Q(65) => \in4x_M1_reg_n_0_[67]\,
      Q(64) => \in4x_M1_reg_n_0_[66]\,
      Q(63) => \in4x_M1_reg_n_0_[65]\,
      Q(62) => \in4x_M1_reg_n_0_[64]\,
      Q(61) => \in4x_M1_reg_n_0_[63]\,
      Q(60) => \in4x_M1_reg_n_0_[62]\,
      Q(59) => \in4x_M1_reg_n_0_[61]\,
      Q(58) => \in4x_M1_reg_n_0_[60]\,
      Q(57) => \in4x_M1_reg_n_0_[59]\,
      Q(56) => \in4x_M1_reg_n_0_[58]\,
      Q(55) => \in4x_M1_reg_n_0_[57]\,
      Q(54) => \in4x_M1_reg_n_0_[56]\,
      Q(53) => \in4x_M1_reg_n_0_[55]\,
      Q(52) => \in4x_M1_reg_n_0_[54]\,
      Q(51) => \in4x_M1_reg_n_0_[53]\,
      Q(50) => \in4x_M1_reg_n_0_[52]\,
      Q(49) => \in4x_M1_reg_n_0_[51]\,
      Q(48) => \in4x_M1_reg_n_0_[50]\,
      Q(47) => \in4x_M1_reg_n_0_[49]\,
      Q(46) => \in4x_M1_reg_n_0_[48]\,
      Q(45) => \in4x_M1_reg_n_0_[47]\,
      Q(44) => \in4x_M1_reg_n_0_[46]\,
      Q(43) => \in4x_M1_reg_n_0_[45]\,
      Q(42) => \in4x_M1_reg_n_0_[44]\,
      Q(41) => \in4x_M1_reg_n_0_[43]\,
      Q(40) => \in4x_M1_reg_n_0_[42]\,
      Q(39) => \in4x_M1_reg_n_0_[41]\,
      Q(38) => \in4x_M1_reg_n_0_[40]\,
      Q(37) => \in4x_M1_reg_n_0_[39]\,
      Q(36) => \in4x_M1_reg_n_0_[38]\,
      Q(35) => \in4x_M1_reg_n_0_[37]\,
      Q(34) => \in4x_M1_reg_n_0_[36]\,
      Q(33) => \in4x_M1_reg_n_0_[35]\,
      Q(32) => \in4x_M1_reg_n_0_[34]\,
      Q(31) => \in4x_M1_reg_n_0_[33]\,
      Q(30) => \in4x_M1_reg_n_0_[32]\,
      Q(29) => \in4x_M1_reg_n_0_[31]\,
      Q(28) => \in4x_M1_reg_n_0_[30]\,
      Q(27) => \in4x_M1_reg_n_0_[29]\,
      Q(26) => \in4x_M1_reg_n_0_[28]\,
      Q(25) => \in4x_M1_reg_n_0_[27]\,
      Q(24) => \in4x_M1_reg_n_0_[26]\,
      Q(23) => \in4x_M1_reg_n_0_[25]\,
      Q(22) => \in4x_M1_reg_n_0_[24]\,
      Q(21) => \in4x_M1_reg_n_0_[23]\,
      Q(20) => \in4x_M1_reg_n_0_[22]\,
      Q(19) => \in4x_M1_reg_n_0_[21]\,
      Q(18) => \in4x_M1_reg_n_0_[20]\,
      Q(17) => \in4x_M1_reg_n_0_[19]\,
      Q(16) => \in4x_M1_reg_n_0_[18]\,
      Q(15) => \in4x_M1_reg_n_0_[17]\,
      Q(14) => \in4x_M1_reg_n_0_[16]\,
      Q(13) => \in4x_M1_reg_n_0_[15]\,
      Q(12) => \in4x_M1_reg_n_0_[14]\,
      Q(11) => \in4x_M1_reg_n_0_[13]\,
      Q(10) => \in4x_M1_reg_n_0_[12]\,
      Q(9) => \in4x_M1_reg_n_0_[11]\,
      Q(8) => \in4x_M1_reg_n_0_[10]\,
      Q(7) => \in4x_M1_reg_n_0_[9]\,
      Q(6) => \in4x_M1_reg_n_0_[8]\,
      Q(5) => \in4x_M1_reg_n_0_[7]\,
      Q(4) => \in4x_M1_reg_n_0_[6]\,
      Q(3) => \in4x_M1_reg_n_0_[5]\,
      Q(2) => \in4x_M1_reg_n_0_[4]\,
      Q(1) => \in4x_M1_reg_n_0_[3]\,
      Q(0) => \in4x_M1_reg_n_0_[2]\,
      \result_M1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_falling_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17
     port map (
      D(15 downto 0) => in_M2(15 downto 0),
      Q(69) => \in4x_M2_reg_n_0_[71]\,
      Q(68) => \in4x_M2_reg_n_0_[70]\,
      Q(67) => \in4x_M2_reg_n_0_[69]\,
      Q(66) => \in4x_M2_reg_n_0_[68]\,
      Q(65) => \in4x_M2_reg_n_0_[67]\,
      Q(64) => \in4x_M2_reg_n_0_[66]\,
      Q(63) => \in4x_M2_reg_n_0_[65]\,
      Q(62) => \in4x_M2_reg_n_0_[64]\,
      Q(61) => \in4x_M2_reg_n_0_[63]\,
      Q(60) => \in4x_M2_reg_n_0_[62]\,
      Q(59) => \in4x_M2_reg_n_0_[61]\,
      Q(58) => \in4x_M2_reg_n_0_[60]\,
      Q(57) => \in4x_M2_reg_n_0_[59]\,
      Q(56) => \in4x_M2_reg_n_0_[58]\,
      Q(55) => \in4x_M2_reg_n_0_[57]\,
      Q(54) => \in4x_M2_reg_n_0_[56]\,
      Q(53) => \in4x_M2_reg_n_0_[55]\,
      Q(52) => \in4x_M2_reg_n_0_[54]\,
      Q(51) => \in4x_M2_reg_n_0_[53]\,
      Q(50) => \in4x_M2_reg_n_0_[52]\,
      Q(49) => \in4x_M2_reg_n_0_[51]\,
      Q(48) => \in4x_M2_reg_n_0_[50]\,
      Q(47) => \in4x_M2_reg_n_0_[49]\,
      Q(46) => \in4x_M2_reg_n_0_[48]\,
      Q(45) => \in4x_M2_reg_n_0_[47]\,
      Q(44) => \in4x_M2_reg_n_0_[46]\,
      Q(43) => \in4x_M2_reg_n_0_[45]\,
      Q(42) => \in4x_M2_reg_n_0_[44]\,
      Q(41) => \in4x_M2_reg_n_0_[43]\,
      Q(40) => \in4x_M2_reg_n_0_[42]\,
      Q(39) => \in4x_M2_reg_n_0_[41]\,
      Q(38) => \in4x_M2_reg_n_0_[40]\,
      Q(37) => \in4x_M2_reg_n_0_[39]\,
      Q(36) => \in4x_M2_reg_n_0_[38]\,
      Q(35) => \in4x_M2_reg_n_0_[37]\,
      Q(34) => \in4x_M2_reg_n_0_[36]\,
      Q(33) => \in4x_M2_reg_n_0_[35]\,
      Q(32) => \in4x_M2_reg_n_0_[34]\,
      Q(31) => \in4x_M2_reg_n_0_[33]\,
      Q(30) => \in4x_M2_reg_n_0_[32]\,
      Q(29) => \in4x_M2_reg_n_0_[31]\,
      Q(28) => \in4x_M2_reg_n_0_[30]\,
      Q(27) => \in4x_M2_reg_n_0_[29]\,
      Q(26) => \in4x_M2_reg_n_0_[28]\,
      Q(25) => \in4x_M2_reg_n_0_[27]\,
      Q(24) => \in4x_M2_reg_n_0_[26]\,
      Q(23) => \in4x_M2_reg_n_0_[25]\,
      Q(22) => \in4x_M2_reg_n_0_[24]\,
      Q(21) => \in4x_M2_reg_n_0_[23]\,
      Q(20) => \in4x_M2_reg_n_0_[22]\,
      Q(19) => \in4x_M2_reg_n_0_[21]\,
      Q(18) => \in4x_M2_reg_n_0_[20]\,
      Q(17) => \in4x_M2_reg_n_0_[19]\,
      Q(16) => \in4x_M2_reg_n_0_[18]\,
      Q(15) => \in4x_M2_reg_n_0_[17]\,
      Q(14) => \in4x_M2_reg_n_0_[16]\,
      Q(13) => \in4x_M2_reg_n_0_[15]\,
      Q(12) => \in4x_M2_reg_n_0_[14]\,
      Q(11) => \in4x_M2_reg_n_0_[13]\,
      Q(10) => \in4x_M2_reg_n_0_[12]\,
      Q(9) => \in4x_M2_reg_n_0_[11]\,
      Q(8) => \in4x_M2_reg_n_0_[10]\,
      Q(7) => \in4x_M2_reg_n_0_[9]\,
      Q(6) => \in4x_M2_reg_n_0_[8]\,
      Q(5) => \in4x_M2_reg_n_0_[7]\,
      Q(4) => \in4x_M2_reg_n_0_[6]\,
      Q(3) => \in4x_M2_reg_n_0_[5]\,
      Q(2) => \in4x_M2_reg_n_0_[4]\,
      Q(1) => \in4x_M2_reg_n_0_[3]\,
      Q(0) => \in4x_M2_reg_n_0_[2]\,
      \result_M2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_M2_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_M2_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_M2_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_M2_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_falling_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18
     port map (
      D(15 downto 0) => in_N1(15 downto 0),
      Q(69) => \in4x_N1_reg_n_0_[71]\,
      Q(68) => \in4x_N1_reg_n_0_[70]\,
      Q(67) => \in4x_N1_reg_n_0_[69]\,
      Q(66) => \in4x_N1_reg_n_0_[68]\,
      Q(65) => \in4x_N1_reg_n_0_[67]\,
      Q(64) => \in4x_N1_reg_n_0_[66]\,
      Q(63) => \in4x_N1_reg_n_0_[65]\,
      Q(62) => \in4x_N1_reg_n_0_[64]\,
      Q(61) => \in4x_N1_reg_n_0_[63]\,
      Q(60) => \in4x_N1_reg_n_0_[62]\,
      Q(59) => \in4x_N1_reg_n_0_[61]\,
      Q(58) => \in4x_N1_reg_n_0_[60]\,
      Q(57) => \in4x_N1_reg_n_0_[59]\,
      Q(56) => \in4x_N1_reg_n_0_[58]\,
      Q(55) => \in4x_N1_reg_n_0_[57]\,
      Q(54) => \in4x_N1_reg_n_0_[56]\,
      Q(53) => \in4x_N1_reg_n_0_[55]\,
      Q(52) => \in4x_N1_reg_n_0_[54]\,
      Q(51) => \in4x_N1_reg_n_0_[53]\,
      Q(50) => \in4x_N1_reg_n_0_[52]\,
      Q(49) => \in4x_N1_reg_n_0_[51]\,
      Q(48) => \in4x_N1_reg_n_0_[50]\,
      Q(47) => \in4x_N1_reg_n_0_[49]\,
      Q(46) => \in4x_N1_reg_n_0_[48]\,
      Q(45) => \in4x_N1_reg_n_0_[47]\,
      Q(44) => \in4x_N1_reg_n_0_[46]\,
      Q(43) => \in4x_N1_reg_n_0_[45]\,
      Q(42) => \in4x_N1_reg_n_0_[44]\,
      Q(41) => \in4x_N1_reg_n_0_[43]\,
      Q(40) => \in4x_N1_reg_n_0_[42]\,
      Q(39) => \in4x_N1_reg_n_0_[41]\,
      Q(38) => \in4x_N1_reg_n_0_[40]\,
      Q(37) => \in4x_N1_reg_n_0_[39]\,
      Q(36) => \in4x_N1_reg_n_0_[38]\,
      Q(35) => \in4x_N1_reg_n_0_[37]\,
      Q(34) => \in4x_N1_reg_n_0_[36]\,
      Q(33) => \in4x_N1_reg_n_0_[35]\,
      Q(32) => \in4x_N1_reg_n_0_[34]\,
      Q(31) => \in4x_N1_reg_n_0_[33]\,
      Q(30) => \in4x_N1_reg_n_0_[32]\,
      Q(29) => \in4x_N1_reg_n_0_[31]\,
      Q(28) => \in4x_N1_reg_n_0_[30]\,
      Q(27) => \in4x_N1_reg_n_0_[29]\,
      Q(26) => \in4x_N1_reg_n_0_[28]\,
      Q(25) => \in4x_N1_reg_n_0_[27]\,
      Q(24) => \in4x_N1_reg_n_0_[26]\,
      Q(23) => \in4x_N1_reg_n_0_[25]\,
      Q(22) => \in4x_N1_reg_n_0_[24]\,
      Q(21) => \in4x_N1_reg_n_0_[23]\,
      Q(20) => \in4x_N1_reg_n_0_[22]\,
      Q(19) => \in4x_N1_reg_n_0_[21]\,
      Q(18) => \in4x_N1_reg_n_0_[20]\,
      Q(17) => \in4x_N1_reg_n_0_[19]\,
      Q(16) => \in4x_N1_reg_n_0_[18]\,
      Q(15) => \in4x_N1_reg_n_0_[17]\,
      Q(14) => \in4x_N1_reg_n_0_[16]\,
      Q(13) => \in4x_N1_reg_n_0_[15]\,
      Q(12) => \in4x_N1_reg_n_0_[14]\,
      Q(11) => \in4x_N1_reg_n_0_[13]\,
      Q(10) => \in4x_N1_reg_n_0_[12]\,
      Q(9) => \in4x_N1_reg_n_0_[11]\,
      Q(8) => \in4x_N1_reg_n_0_[10]\,
      Q(7) => \in4x_N1_reg_n_0_[9]\,
      Q(6) => \in4x_N1_reg_n_0_[8]\,
      Q(5) => \in4x_N1_reg_n_0_[7]\,
      Q(4) => \in4x_N1_reg_n_0_[6]\,
      Q(3) => \in4x_N1_reg_n_0_[5]\,
      Q(2) => \in4x_N1_reg_n_0_[4]\,
      Q(1) => \in4x_N1_reg_n_0_[3]\,
      Q(0) => \in4x_N1_reg_n_0_[2]\,
      \result_N1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(23),
      \result_N1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(21 downto 20),
      \result_N1_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_falling_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19
     port map (
      D(15 downto 0) => in_N2(15 downto 0),
      Q(69) => \in4x_N2_reg_n_0_[71]\,
      Q(68) => \in4x_N2_reg_n_0_[70]\,
      Q(67) => \in4x_N2_reg_n_0_[69]\,
      Q(66) => \in4x_N2_reg_n_0_[68]\,
      Q(65) => \in4x_N2_reg_n_0_[67]\,
      Q(64) => \in4x_N2_reg_n_0_[66]\,
      Q(63) => \in4x_N2_reg_n_0_[65]\,
      Q(62) => \in4x_N2_reg_n_0_[64]\,
      Q(61) => \in4x_N2_reg_n_0_[63]\,
      Q(60) => \in4x_N2_reg_n_0_[62]\,
      Q(59) => \in4x_N2_reg_n_0_[61]\,
      Q(58) => \in4x_N2_reg_n_0_[60]\,
      Q(57) => \in4x_N2_reg_n_0_[59]\,
      Q(56) => \in4x_N2_reg_n_0_[58]\,
      Q(55) => \in4x_N2_reg_n_0_[57]\,
      Q(54) => \in4x_N2_reg_n_0_[56]\,
      Q(53) => \in4x_N2_reg_n_0_[55]\,
      Q(52) => \in4x_N2_reg_n_0_[54]\,
      Q(51) => \in4x_N2_reg_n_0_[53]\,
      Q(50) => \in4x_N2_reg_n_0_[52]\,
      Q(49) => \in4x_N2_reg_n_0_[51]\,
      Q(48) => \in4x_N2_reg_n_0_[50]\,
      Q(47) => \in4x_N2_reg_n_0_[49]\,
      Q(46) => \in4x_N2_reg_n_0_[48]\,
      Q(45) => \in4x_N2_reg_n_0_[47]\,
      Q(44) => \in4x_N2_reg_n_0_[46]\,
      Q(43) => \in4x_N2_reg_n_0_[45]\,
      Q(42) => \in4x_N2_reg_n_0_[44]\,
      Q(41) => \in4x_N2_reg_n_0_[43]\,
      Q(40) => \in4x_N2_reg_n_0_[42]\,
      Q(39) => \in4x_N2_reg_n_0_[41]\,
      Q(38) => \in4x_N2_reg_n_0_[40]\,
      Q(37) => \in4x_N2_reg_n_0_[39]\,
      Q(36) => \in4x_N2_reg_n_0_[38]\,
      Q(35) => \in4x_N2_reg_n_0_[37]\,
      Q(34) => \in4x_N2_reg_n_0_[36]\,
      Q(33) => \in4x_N2_reg_n_0_[35]\,
      Q(32) => \in4x_N2_reg_n_0_[34]\,
      Q(31) => \in4x_N2_reg_n_0_[33]\,
      Q(30) => \in4x_N2_reg_n_0_[32]\,
      Q(29) => \in4x_N2_reg_n_0_[31]\,
      Q(28) => \in4x_N2_reg_n_0_[30]\,
      Q(27) => \in4x_N2_reg_n_0_[29]\,
      Q(26) => \in4x_N2_reg_n_0_[28]\,
      Q(25) => \in4x_N2_reg_n_0_[27]\,
      Q(24) => \in4x_N2_reg_n_0_[26]\,
      Q(23) => \in4x_N2_reg_n_0_[25]\,
      Q(22) => \in4x_N2_reg_n_0_[24]\,
      Q(21) => \in4x_N2_reg_n_0_[23]\,
      Q(20) => \in4x_N2_reg_n_0_[22]\,
      Q(19) => \in4x_N2_reg_n_0_[21]\,
      Q(18) => \in4x_N2_reg_n_0_[20]\,
      Q(17) => \in4x_N2_reg_n_0_[19]\,
      Q(16) => \in4x_N2_reg_n_0_[18]\,
      Q(15) => \in4x_N2_reg_n_0_[17]\,
      Q(14) => \in4x_N2_reg_n_0_[16]\,
      Q(13) => \in4x_N2_reg_n_0_[15]\,
      Q(12) => \in4x_N2_reg_n_0_[14]\,
      Q(11) => \in4x_N2_reg_n_0_[13]\,
      Q(10) => \in4x_N2_reg_n_0_[12]\,
      Q(9) => \in4x_N2_reg_n_0_[11]\,
      Q(8) => \in4x_N2_reg_n_0_[10]\,
      Q(7) => \in4x_N2_reg_n_0_[9]\,
      Q(6) => \in4x_N2_reg_n_0_[8]\,
      Q(5) => \in4x_N2_reg_n_0_[7]\,
      Q(4) => \in4x_N2_reg_n_0_[6]\,
      Q(3) => \in4x_N2_reg_n_0_[5]\,
      Q(2) => \in4x_N2_reg_n_0_[4]\,
      Q(1) => \in4x_N2_reg_n_0_[3]\,
      Q(0) => \in4x_N2_reg_n_0_[2]\,
      \result_N2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_N2_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_N2_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_N2_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_falling_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20
     port map (
      D(15 downto 0) => in_O1(15 downto 0),
      Q(69) => \in4x_O1_reg_n_0_[71]\,
      Q(68) => \in4x_O1_reg_n_0_[70]\,
      Q(67) => \in4x_O1_reg_n_0_[69]\,
      Q(66) => \in4x_O1_reg_n_0_[68]\,
      Q(65) => \in4x_O1_reg_n_0_[67]\,
      Q(64) => \in4x_O1_reg_n_0_[66]\,
      Q(63) => \in4x_O1_reg_n_0_[65]\,
      Q(62) => \in4x_O1_reg_n_0_[64]\,
      Q(61) => \in4x_O1_reg_n_0_[63]\,
      Q(60) => \in4x_O1_reg_n_0_[62]\,
      Q(59) => \in4x_O1_reg_n_0_[61]\,
      Q(58) => \in4x_O1_reg_n_0_[60]\,
      Q(57) => \in4x_O1_reg_n_0_[59]\,
      Q(56) => \in4x_O1_reg_n_0_[58]\,
      Q(55) => \in4x_O1_reg_n_0_[57]\,
      Q(54) => \in4x_O1_reg_n_0_[56]\,
      Q(53) => \in4x_O1_reg_n_0_[55]\,
      Q(52) => \in4x_O1_reg_n_0_[54]\,
      Q(51) => \in4x_O1_reg_n_0_[53]\,
      Q(50) => \in4x_O1_reg_n_0_[52]\,
      Q(49) => \in4x_O1_reg_n_0_[51]\,
      Q(48) => \in4x_O1_reg_n_0_[50]\,
      Q(47) => \in4x_O1_reg_n_0_[49]\,
      Q(46) => \in4x_O1_reg_n_0_[48]\,
      Q(45) => \in4x_O1_reg_n_0_[47]\,
      Q(44) => \in4x_O1_reg_n_0_[46]\,
      Q(43) => \in4x_O1_reg_n_0_[45]\,
      Q(42) => \in4x_O1_reg_n_0_[44]\,
      Q(41) => \in4x_O1_reg_n_0_[43]\,
      Q(40) => \in4x_O1_reg_n_0_[42]\,
      Q(39) => \in4x_O1_reg_n_0_[41]\,
      Q(38) => \in4x_O1_reg_n_0_[40]\,
      Q(37) => \in4x_O1_reg_n_0_[39]\,
      Q(36) => \in4x_O1_reg_n_0_[38]\,
      Q(35) => \in4x_O1_reg_n_0_[37]\,
      Q(34) => \in4x_O1_reg_n_0_[36]\,
      Q(33) => \in4x_O1_reg_n_0_[35]\,
      Q(32) => \in4x_O1_reg_n_0_[34]\,
      Q(31) => \in4x_O1_reg_n_0_[33]\,
      Q(30) => \in4x_O1_reg_n_0_[32]\,
      Q(29) => \in4x_O1_reg_n_0_[31]\,
      Q(28) => \in4x_O1_reg_n_0_[30]\,
      Q(27) => \in4x_O1_reg_n_0_[29]\,
      Q(26) => \in4x_O1_reg_n_0_[28]\,
      Q(25) => \in4x_O1_reg_n_0_[27]\,
      Q(24) => \in4x_O1_reg_n_0_[26]\,
      Q(23) => \in4x_O1_reg_n_0_[25]\,
      Q(22) => \in4x_O1_reg_n_0_[24]\,
      Q(21) => \in4x_O1_reg_n_0_[23]\,
      Q(20) => \in4x_O1_reg_n_0_[22]\,
      Q(19) => \in4x_O1_reg_n_0_[21]\,
      Q(18) => \in4x_O1_reg_n_0_[20]\,
      Q(17) => \in4x_O1_reg_n_0_[19]\,
      Q(16) => \in4x_O1_reg_n_0_[18]\,
      Q(15) => \in4x_O1_reg_n_0_[17]\,
      Q(14) => \in4x_O1_reg_n_0_[16]\,
      Q(13) => \in4x_O1_reg_n_0_[15]\,
      Q(12) => \in4x_O1_reg_n_0_[14]\,
      Q(11) => \in4x_O1_reg_n_0_[13]\,
      Q(10) => \in4x_O1_reg_n_0_[12]\,
      Q(9) => \in4x_O1_reg_n_0_[11]\,
      Q(8) => \in4x_O1_reg_n_0_[10]\,
      Q(7) => \in4x_O1_reg_n_0_[9]\,
      Q(6) => \in4x_O1_reg_n_0_[8]\,
      Q(5) => \in4x_O1_reg_n_0_[7]\,
      Q(4) => \in4x_O1_reg_n_0_[6]\,
      Q(3) => \in4x_O1_reg_n_0_[5]\,
      Q(2) => \in4x_O1_reg_n_0_[4]\,
      Q(1) => \in4x_O1_reg_n_0_[3]\,
      Q(0) => \in4x_O1_reg_n_0_[2]\,
      \result_O1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21
     port map (
      D(15 downto 0) => in_B1(15 downto 0),
      Q(69) => \in4x_B1_reg_n_0_[71]\,
      Q(68) => \in4x_B1_reg_n_0_[70]\,
      Q(67) => \in4x_B1_reg_n_0_[69]\,
      Q(66) => \in4x_B1_reg_n_0_[68]\,
      Q(65) => \in4x_B1_reg_n_0_[67]\,
      Q(64) => \in4x_B1_reg_n_0_[66]\,
      Q(63) => \in4x_B1_reg_n_0_[65]\,
      Q(62) => \in4x_B1_reg_n_0_[64]\,
      Q(61) => \in4x_B1_reg_n_0_[63]\,
      Q(60) => \in4x_B1_reg_n_0_[62]\,
      Q(59) => \in4x_B1_reg_n_0_[61]\,
      Q(58) => \in4x_B1_reg_n_0_[60]\,
      Q(57) => \in4x_B1_reg_n_0_[59]\,
      Q(56) => \in4x_B1_reg_n_0_[58]\,
      Q(55) => \in4x_B1_reg_n_0_[57]\,
      Q(54) => \in4x_B1_reg_n_0_[56]\,
      Q(53) => \in4x_B1_reg_n_0_[55]\,
      Q(52) => \in4x_B1_reg_n_0_[54]\,
      Q(51) => \in4x_B1_reg_n_0_[53]\,
      Q(50) => \in4x_B1_reg_n_0_[52]\,
      Q(49) => \in4x_B1_reg_n_0_[51]\,
      Q(48) => \in4x_B1_reg_n_0_[50]\,
      Q(47) => \in4x_B1_reg_n_0_[49]\,
      Q(46) => \in4x_B1_reg_n_0_[48]\,
      Q(45) => \in4x_B1_reg_n_0_[47]\,
      Q(44) => \in4x_B1_reg_n_0_[46]\,
      Q(43) => \in4x_B1_reg_n_0_[45]\,
      Q(42) => \in4x_B1_reg_n_0_[44]\,
      Q(41) => \in4x_B1_reg_n_0_[43]\,
      Q(40) => \in4x_B1_reg_n_0_[42]\,
      Q(39) => \in4x_B1_reg_n_0_[41]\,
      Q(38) => \in4x_B1_reg_n_0_[40]\,
      Q(37) => \in4x_B1_reg_n_0_[39]\,
      Q(36) => \in4x_B1_reg_n_0_[38]\,
      Q(35) => \in4x_B1_reg_n_0_[37]\,
      Q(34) => \in4x_B1_reg_n_0_[36]\,
      Q(33) => \in4x_B1_reg_n_0_[35]\,
      Q(32) => \in4x_B1_reg_n_0_[34]\,
      Q(31) => \in4x_B1_reg_n_0_[33]\,
      Q(30) => \in4x_B1_reg_n_0_[32]\,
      Q(29) => \in4x_B1_reg_n_0_[31]\,
      Q(28) => \in4x_B1_reg_n_0_[30]\,
      Q(27) => \in4x_B1_reg_n_0_[29]\,
      Q(26) => \in4x_B1_reg_n_0_[28]\,
      Q(25) => \in4x_B1_reg_n_0_[27]\,
      Q(24) => \in4x_B1_reg_n_0_[26]\,
      Q(23) => \in4x_B1_reg_n_0_[25]\,
      Q(22) => \in4x_B1_reg_n_0_[24]\,
      Q(21) => \in4x_B1_reg_n_0_[23]\,
      Q(20) => \in4x_B1_reg_n_0_[22]\,
      Q(19) => \in4x_B1_reg_n_0_[21]\,
      Q(18) => \in4x_B1_reg_n_0_[20]\,
      Q(17) => \in4x_B1_reg_n_0_[19]\,
      Q(16) => \in4x_B1_reg_n_0_[18]\,
      Q(15) => \in4x_B1_reg_n_0_[17]\,
      Q(14) => \in4x_B1_reg_n_0_[16]\,
      Q(13) => \in4x_B1_reg_n_0_[15]\,
      Q(12) => \in4x_B1_reg_n_0_[14]\,
      Q(11) => \in4x_B1_reg_n_0_[13]\,
      Q(10) => \in4x_B1_reg_n_0_[12]\,
      Q(9) => \in4x_B1_reg_n_0_[11]\,
      Q(8) => \in4x_B1_reg_n_0_[10]\,
      Q(7) => \in4x_B1_reg_n_0_[9]\,
      Q(6) => \in4x_B1_reg_n_0_[8]\,
      Q(5) => \in4x_B1_reg_n_0_[7]\,
      Q(4) => \in4x_B1_reg_n_0_[6]\,
      Q(3) => \in4x_B1_reg_n_0_[5]\,
      Q(2) => \in4x_B1_reg_n_0_[4]\,
      Q(1) => \in4x_B1_reg_n_0_[3]\,
      Q(0) => \in4x_B1_reg_n_0_[2]\,
      \result_B1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22
     port map (
      D(15 downto 0) => in_O2(15 downto 0),
      Q(69) => \in4x_O2_reg_n_0_[71]\,
      Q(68) => \in4x_O2_reg_n_0_[70]\,
      Q(67) => \in4x_O2_reg_n_0_[69]\,
      Q(66) => \in4x_O2_reg_n_0_[68]\,
      Q(65) => \in4x_O2_reg_n_0_[67]\,
      Q(64) => \in4x_O2_reg_n_0_[66]\,
      Q(63) => \in4x_O2_reg_n_0_[65]\,
      Q(62) => \in4x_O2_reg_n_0_[64]\,
      Q(61) => \in4x_O2_reg_n_0_[63]\,
      Q(60) => \in4x_O2_reg_n_0_[62]\,
      Q(59) => \in4x_O2_reg_n_0_[61]\,
      Q(58) => \in4x_O2_reg_n_0_[60]\,
      Q(57) => \in4x_O2_reg_n_0_[59]\,
      Q(56) => \in4x_O2_reg_n_0_[58]\,
      Q(55) => \in4x_O2_reg_n_0_[57]\,
      Q(54) => \in4x_O2_reg_n_0_[56]\,
      Q(53) => \in4x_O2_reg_n_0_[55]\,
      Q(52) => \in4x_O2_reg_n_0_[54]\,
      Q(51) => \in4x_O2_reg_n_0_[53]\,
      Q(50) => \in4x_O2_reg_n_0_[52]\,
      Q(49) => \in4x_O2_reg_n_0_[51]\,
      Q(48) => \in4x_O2_reg_n_0_[50]\,
      Q(47) => \in4x_O2_reg_n_0_[49]\,
      Q(46) => \in4x_O2_reg_n_0_[48]\,
      Q(45) => \in4x_O2_reg_n_0_[47]\,
      Q(44) => \in4x_O2_reg_n_0_[46]\,
      Q(43) => \in4x_O2_reg_n_0_[45]\,
      Q(42) => \in4x_O2_reg_n_0_[44]\,
      Q(41) => \in4x_O2_reg_n_0_[43]\,
      Q(40) => \in4x_O2_reg_n_0_[42]\,
      Q(39) => \in4x_O2_reg_n_0_[41]\,
      Q(38) => \in4x_O2_reg_n_0_[40]\,
      Q(37) => \in4x_O2_reg_n_0_[39]\,
      Q(36) => \in4x_O2_reg_n_0_[38]\,
      Q(35) => \in4x_O2_reg_n_0_[37]\,
      Q(34) => \in4x_O2_reg_n_0_[36]\,
      Q(33) => \in4x_O2_reg_n_0_[35]\,
      Q(32) => \in4x_O2_reg_n_0_[34]\,
      Q(31) => \in4x_O2_reg_n_0_[33]\,
      Q(30) => \in4x_O2_reg_n_0_[32]\,
      Q(29) => \in4x_O2_reg_n_0_[31]\,
      Q(28) => \in4x_O2_reg_n_0_[30]\,
      Q(27) => \in4x_O2_reg_n_0_[29]\,
      Q(26) => \in4x_O2_reg_n_0_[28]\,
      Q(25) => \in4x_O2_reg_n_0_[27]\,
      Q(24) => \in4x_O2_reg_n_0_[26]\,
      Q(23) => \in4x_O2_reg_n_0_[25]\,
      Q(22) => \in4x_O2_reg_n_0_[24]\,
      Q(21) => \in4x_O2_reg_n_0_[23]\,
      Q(20) => \in4x_O2_reg_n_0_[22]\,
      Q(19) => \in4x_O2_reg_n_0_[21]\,
      Q(18) => \in4x_O2_reg_n_0_[20]\,
      Q(17) => \in4x_O2_reg_n_0_[19]\,
      Q(16) => \in4x_O2_reg_n_0_[18]\,
      Q(15) => \in4x_O2_reg_n_0_[17]\,
      Q(14) => \in4x_O2_reg_n_0_[16]\,
      Q(13) => \in4x_O2_reg_n_0_[15]\,
      Q(12) => \in4x_O2_reg_n_0_[14]\,
      Q(11) => \in4x_O2_reg_n_0_[13]\,
      Q(10) => \in4x_O2_reg_n_0_[12]\,
      Q(9) => \in4x_O2_reg_n_0_[11]\,
      Q(8) => \in4x_O2_reg_n_0_[10]\,
      Q(7) => \in4x_O2_reg_n_0_[9]\,
      Q(6) => \in4x_O2_reg_n_0_[8]\,
      Q(5) => \in4x_O2_reg_n_0_[7]\,
      Q(4) => \in4x_O2_reg_n_0_[6]\,
      Q(3) => \in4x_O2_reg_n_0_[5]\,
      Q(2) => \in4x_O2_reg_n_0_[4]\,
      Q(1) => \in4x_O2_reg_n_0_[3]\,
      Q(0) => \in4x_O2_reg_n_0_[2]\,
      \result_O2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_O2_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_O2_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_O2_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_O2_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_falling_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23
     port map (
      D(15 downto 0) => in_P1(15 downto 0),
      Q(69) => \in4x_P1_reg_n_0_[71]\,
      Q(68) => \in4x_P1_reg_n_0_[70]\,
      Q(67) => \in4x_P1_reg_n_0_[69]\,
      Q(66) => \in4x_P1_reg_n_0_[68]\,
      Q(65) => \in4x_P1_reg_n_0_[67]\,
      Q(64) => \in4x_P1_reg_n_0_[66]\,
      Q(63) => \in4x_P1_reg_n_0_[65]\,
      Q(62) => \in4x_P1_reg_n_0_[64]\,
      Q(61) => \in4x_P1_reg_n_0_[63]\,
      Q(60) => \in4x_P1_reg_n_0_[62]\,
      Q(59) => \in4x_P1_reg_n_0_[61]\,
      Q(58) => \in4x_P1_reg_n_0_[60]\,
      Q(57) => \in4x_P1_reg_n_0_[59]\,
      Q(56) => \in4x_P1_reg_n_0_[58]\,
      Q(55) => \in4x_P1_reg_n_0_[57]\,
      Q(54) => \in4x_P1_reg_n_0_[56]\,
      Q(53) => \in4x_P1_reg_n_0_[55]\,
      Q(52) => \in4x_P1_reg_n_0_[54]\,
      Q(51) => \in4x_P1_reg_n_0_[53]\,
      Q(50) => \in4x_P1_reg_n_0_[52]\,
      Q(49) => \in4x_P1_reg_n_0_[51]\,
      Q(48) => \in4x_P1_reg_n_0_[50]\,
      Q(47) => \in4x_P1_reg_n_0_[49]\,
      Q(46) => \in4x_P1_reg_n_0_[48]\,
      Q(45) => \in4x_P1_reg_n_0_[47]\,
      Q(44) => \in4x_P1_reg_n_0_[46]\,
      Q(43) => \in4x_P1_reg_n_0_[45]\,
      Q(42) => \in4x_P1_reg_n_0_[44]\,
      Q(41) => \in4x_P1_reg_n_0_[43]\,
      Q(40) => \in4x_P1_reg_n_0_[42]\,
      Q(39) => \in4x_P1_reg_n_0_[41]\,
      Q(38) => \in4x_P1_reg_n_0_[40]\,
      Q(37) => \in4x_P1_reg_n_0_[39]\,
      Q(36) => \in4x_P1_reg_n_0_[38]\,
      Q(35) => \in4x_P1_reg_n_0_[37]\,
      Q(34) => \in4x_P1_reg_n_0_[36]\,
      Q(33) => \in4x_P1_reg_n_0_[35]\,
      Q(32) => \in4x_P1_reg_n_0_[34]\,
      Q(31) => \in4x_P1_reg_n_0_[33]\,
      Q(30) => \in4x_P1_reg_n_0_[32]\,
      Q(29) => \in4x_P1_reg_n_0_[31]\,
      Q(28) => \in4x_P1_reg_n_0_[30]\,
      Q(27) => \in4x_P1_reg_n_0_[29]\,
      Q(26) => \in4x_P1_reg_n_0_[28]\,
      Q(25) => \in4x_P1_reg_n_0_[27]\,
      Q(24) => \in4x_P1_reg_n_0_[26]\,
      Q(23) => \in4x_P1_reg_n_0_[25]\,
      Q(22) => \in4x_P1_reg_n_0_[24]\,
      Q(21) => \in4x_P1_reg_n_0_[23]\,
      Q(20) => \in4x_P1_reg_n_0_[22]\,
      Q(19) => \in4x_P1_reg_n_0_[21]\,
      Q(18) => \in4x_P1_reg_n_0_[20]\,
      Q(17) => \in4x_P1_reg_n_0_[19]\,
      Q(16) => \in4x_P1_reg_n_0_[18]\,
      Q(15) => \in4x_P1_reg_n_0_[17]\,
      Q(14) => \in4x_P1_reg_n_0_[16]\,
      Q(13) => \in4x_P1_reg_n_0_[15]\,
      Q(12) => \in4x_P1_reg_n_0_[14]\,
      Q(11) => \in4x_P1_reg_n_0_[13]\,
      Q(10) => \in4x_P1_reg_n_0_[12]\,
      Q(9) => \in4x_P1_reg_n_0_[11]\,
      Q(8) => \in4x_P1_reg_n_0_[10]\,
      Q(7) => \in4x_P1_reg_n_0_[9]\,
      Q(6) => \in4x_P1_reg_n_0_[8]\,
      Q(5) => \in4x_P1_reg_n_0_[7]\,
      Q(4) => \in4x_P1_reg_n_0_[6]\,
      Q(3) => \in4x_P1_reg_n_0_[5]\,
      Q(2) => \in4x_P1_reg_n_0_[4]\,
      Q(1) => \in4x_P1_reg_n_0_[3]\,
      Q(0) => \in4x_P1_reg_n_0_[2]\,
      \result_P1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(31),
      \result_P1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(29 downto 28),
      \result_P1_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_falling_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24
     port map (
      D(15 downto 0) => in_P2(15 downto 0),
      Q(69) => \in4x_P2_reg_n_0_[71]\,
      Q(68) => \in4x_P2_reg_n_0_[70]\,
      Q(67) => \in4x_P2_reg_n_0_[69]\,
      Q(66) => \in4x_P2_reg_n_0_[68]\,
      Q(65) => \in4x_P2_reg_n_0_[67]\,
      Q(64) => \in4x_P2_reg_n_0_[66]\,
      Q(63) => \in4x_P2_reg_n_0_[65]\,
      Q(62) => \in4x_P2_reg_n_0_[64]\,
      Q(61) => \in4x_P2_reg_n_0_[63]\,
      Q(60) => \in4x_P2_reg_n_0_[62]\,
      Q(59) => \in4x_P2_reg_n_0_[61]\,
      Q(58) => \in4x_P2_reg_n_0_[60]\,
      Q(57) => \in4x_P2_reg_n_0_[59]\,
      Q(56) => \in4x_P2_reg_n_0_[58]\,
      Q(55) => \in4x_P2_reg_n_0_[57]\,
      Q(54) => \in4x_P2_reg_n_0_[56]\,
      Q(53) => \in4x_P2_reg_n_0_[55]\,
      Q(52) => \in4x_P2_reg_n_0_[54]\,
      Q(51) => \in4x_P2_reg_n_0_[53]\,
      Q(50) => \in4x_P2_reg_n_0_[52]\,
      Q(49) => \in4x_P2_reg_n_0_[51]\,
      Q(48) => \in4x_P2_reg_n_0_[50]\,
      Q(47) => \in4x_P2_reg_n_0_[49]\,
      Q(46) => \in4x_P2_reg_n_0_[48]\,
      Q(45) => \in4x_P2_reg_n_0_[47]\,
      Q(44) => \in4x_P2_reg_n_0_[46]\,
      Q(43) => \in4x_P2_reg_n_0_[45]\,
      Q(42) => \in4x_P2_reg_n_0_[44]\,
      Q(41) => \in4x_P2_reg_n_0_[43]\,
      Q(40) => \in4x_P2_reg_n_0_[42]\,
      Q(39) => \in4x_P2_reg_n_0_[41]\,
      Q(38) => \in4x_P2_reg_n_0_[40]\,
      Q(37) => \in4x_P2_reg_n_0_[39]\,
      Q(36) => \in4x_P2_reg_n_0_[38]\,
      Q(35) => \in4x_P2_reg_n_0_[37]\,
      Q(34) => \in4x_P2_reg_n_0_[36]\,
      Q(33) => \in4x_P2_reg_n_0_[35]\,
      Q(32) => \in4x_P2_reg_n_0_[34]\,
      Q(31) => \in4x_P2_reg_n_0_[33]\,
      Q(30) => \in4x_P2_reg_n_0_[32]\,
      Q(29) => \in4x_P2_reg_n_0_[31]\,
      Q(28) => \in4x_P2_reg_n_0_[30]\,
      Q(27) => \in4x_P2_reg_n_0_[29]\,
      Q(26) => \in4x_P2_reg_n_0_[28]\,
      Q(25) => \in4x_P2_reg_n_0_[27]\,
      Q(24) => \in4x_P2_reg_n_0_[26]\,
      Q(23) => \in4x_P2_reg_n_0_[25]\,
      Q(22) => \in4x_P2_reg_n_0_[24]\,
      Q(21) => \in4x_P2_reg_n_0_[23]\,
      Q(20) => \in4x_P2_reg_n_0_[22]\,
      Q(19) => \in4x_P2_reg_n_0_[21]\,
      Q(18) => \in4x_P2_reg_n_0_[20]\,
      Q(17) => \in4x_P2_reg_n_0_[19]\,
      Q(16) => \in4x_P2_reg_n_0_[18]\,
      Q(15) => \in4x_P2_reg_n_0_[17]\,
      Q(14) => \in4x_P2_reg_n_0_[16]\,
      Q(13) => \in4x_P2_reg_n_0_[15]\,
      Q(12) => \in4x_P2_reg_n_0_[14]\,
      Q(11) => \in4x_P2_reg_n_0_[13]\,
      Q(10) => \in4x_P2_reg_n_0_[12]\,
      Q(9) => \in4x_P2_reg_n_0_[11]\,
      Q(8) => \in4x_P2_reg_n_0_[10]\,
      Q(7) => \in4x_P2_reg_n_0_[9]\,
      Q(6) => \in4x_P2_reg_n_0_[8]\,
      Q(5) => \in4x_P2_reg_n_0_[7]\,
      Q(4) => \in4x_P2_reg_n_0_[6]\,
      Q(3) => \in4x_P2_reg_n_0_[5]\,
      Q(2) => \in4x_P2_reg_n_0_[4]\,
      Q(1) => \in4x_P2_reg_n_0_[3]\,
      Q(0) => \in4x_P2_reg_n_0_[2]\,
      \result_P2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_P2_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_P2_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_P2_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_falling_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25
     port map (
      D(15 downto 0) => in_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[71]\,
      Q(68) => \in4x_B2_reg_n_0_[70]\,
      Q(67) => \in4x_B2_reg_n_0_[69]\,
      Q(66) => \in4x_B2_reg_n_0_[68]\,
      Q(65) => \in4x_B2_reg_n_0_[67]\,
      Q(64) => \in4x_B2_reg_n_0_[66]\,
      Q(63) => \in4x_B2_reg_n_0_[65]\,
      Q(62) => \in4x_B2_reg_n_0_[64]\,
      Q(61) => \in4x_B2_reg_n_0_[63]\,
      Q(60) => \in4x_B2_reg_n_0_[62]\,
      Q(59) => \in4x_B2_reg_n_0_[61]\,
      Q(58) => \in4x_B2_reg_n_0_[60]\,
      Q(57) => \in4x_B2_reg_n_0_[59]\,
      Q(56) => \in4x_B2_reg_n_0_[58]\,
      Q(55) => \in4x_B2_reg_n_0_[57]\,
      Q(54) => \in4x_B2_reg_n_0_[56]\,
      Q(53) => \in4x_B2_reg_n_0_[55]\,
      Q(52) => \in4x_B2_reg_n_0_[54]\,
      Q(51) => \in4x_B2_reg_n_0_[53]\,
      Q(50) => \in4x_B2_reg_n_0_[52]\,
      Q(49) => \in4x_B2_reg_n_0_[51]\,
      Q(48) => \in4x_B2_reg_n_0_[50]\,
      Q(47) => \in4x_B2_reg_n_0_[49]\,
      Q(46) => \in4x_B2_reg_n_0_[48]\,
      Q(45) => \in4x_B2_reg_n_0_[47]\,
      Q(44) => \in4x_B2_reg_n_0_[46]\,
      Q(43) => \in4x_B2_reg_n_0_[45]\,
      Q(42) => \in4x_B2_reg_n_0_[44]\,
      Q(41) => \in4x_B2_reg_n_0_[43]\,
      Q(40) => \in4x_B2_reg_n_0_[42]\,
      Q(39) => \in4x_B2_reg_n_0_[41]\,
      Q(38) => \in4x_B2_reg_n_0_[40]\,
      Q(37) => \in4x_B2_reg_n_0_[39]\,
      Q(36) => \in4x_B2_reg_n_0_[38]\,
      Q(35) => \in4x_B2_reg_n_0_[37]\,
      Q(34) => \in4x_B2_reg_n_0_[36]\,
      Q(33) => \in4x_B2_reg_n_0_[35]\,
      Q(32) => \in4x_B2_reg_n_0_[34]\,
      Q(31) => \in4x_B2_reg_n_0_[33]\,
      Q(30) => \in4x_B2_reg_n_0_[32]\,
      Q(29) => \in4x_B2_reg_n_0_[31]\,
      Q(28) => \in4x_B2_reg_n_0_[30]\,
      Q(27) => \in4x_B2_reg_n_0_[29]\,
      Q(26) => \in4x_B2_reg_n_0_[28]\,
      Q(25) => \in4x_B2_reg_n_0_[27]\,
      Q(24) => \in4x_B2_reg_n_0_[26]\,
      Q(23) => \in4x_B2_reg_n_0_[25]\,
      Q(22) => \in4x_B2_reg_n_0_[24]\,
      Q(21) => \in4x_B2_reg_n_0_[23]\,
      Q(20) => \in4x_B2_reg_n_0_[22]\,
      Q(19) => \in4x_B2_reg_n_0_[21]\,
      Q(18) => \in4x_B2_reg_n_0_[20]\,
      Q(17) => \in4x_B2_reg_n_0_[19]\,
      Q(16) => \in4x_B2_reg_n_0_[18]\,
      Q(15) => \in4x_B2_reg_n_0_[17]\,
      Q(14) => \in4x_B2_reg_n_0_[16]\,
      Q(13) => \in4x_B2_reg_n_0_[15]\,
      Q(12) => \in4x_B2_reg_n_0_[14]\,
      Q(11) => \in4x_B2_reg_n_0_[13]\,
      Q(10) => \in4x_B2_reg_n_0_[12]\,
      Q(9) => \in4x_B2_reg_n_0_[11]\,
      Q(8) => \in4x_B2_reg_n_0_[10]\,
      Q(7) => \in4x_B2_reg_n_0_[9]\,
      Q(6) => \in4x_B2_reg_n_0_[8]\,
      Q(5) => \in4x_B2_reg_n_0_[7]\,
      Q(4) => \in4x_B2_reg_n_0_[6]\,
      Q(3) => \in4x_B2_reg_n_0_[5]\,
      Q(2) => \in4x_B2_reg_n_0_[4]\,
      Q(1) => \in4x_B2_reg_n_0_[3]\,
      Q(0) => \in4x_B2_reg_n_0_[2]\,
      \result_B2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_B2_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_B2_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_falling_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26
     port map (
      D(15 downto 0) => in_C1(15 downto 0),
      Q(69) => \in4x_C1_reg_n_0_[71]\,
      Q(68) => \in4x_C1_reg_n_0_[70]\,
      Q(67) => \in4x_C1_reg_n_0_[69]\,
      Q(66) => \in4x_C1_reg_n_0_[68]\,
      Q(65) => \in4x_C1_reg_n_0_[67]\,
      Q(64) => \in4x_C1_reg_n_0_[66]\,
      Q(63) => \in4x_C1_reg_n_0_[65]\,
      Q(62) => \in4x_C1_reg_n_0_[64]\,
      Q(61) => \in4x_C1_reg_n_0_[63]\,
      Q(60) => \in4x_C1_reg_n_0_[62]\,
      Q(59) => \in4x_C1_reg_n_0_[61]\,
      Q(58) => \in4x_C1_reg_n_0_[60]\,
      Q(57) => \in4x_C1_reg_n_0_[59]\,
      Q(56) => \in4x_C1_reg_n_0_[58]\,
      Q(55) => \in4x_C1_reg_n_0_[57]\,
      Q(54) => \in4x_C1_reg_n_0_[56]\,
      Q(53) => \in4x_C1_reg_n_0_[55]\,
      Q(52) => \in4x_C1_reg_n_0_[54]\,
      Q(51) => \in4x_C1_reg_n_0_[53]\,
      Q(50) => \in4x_C1_reg_n_0_[52]\,
      Q(49) => \in4x_C1_reg_n_0_[51]\,
      Q(48) => \in4x_C1_reg_n_0_[50]\,
      Q(47) => \in4x_C1_reg_n_0_[49]\,
      Q(46) => \in4x_C1_reg_n_0_[48]\,
      Q(45) => \in4x_C1_reg_n_0_[47]\,
      Q(44) => \in4x_C1_reg_n_0_[46]\,
      Q(43) => \in4x_C1_reg_n_0_[45]\,
      Q(42) => \in4x_C1_reg_n_0_[44]\,
      Q(41) => \in4x_C1_reg_n_0_[43]\,
      Q(40) => \in4x_C1_reg_n_0_[42]\,
      Q(39) => \in4x_C1_reg_n_0_[41]\,
      Q(38) => \in4x_C1_reg_n_0_[40]\,
      Q(37) => \in4x_C1_reg_n_0_[39]\,
      Q(36) => \in4x_C1_reg_n_0_[38]\,
      Q(35) => \in4x_C1_reg_n_0_[37]\,
      Q(34) => \in4x_C1_reg_n_0_[36]\,
      Q(33) => \in4x_C1_reg_n_0_[35]\,
      Q(32) => \in4x_C1_reg_n_0_[34]\,
      Q(31) => \in4x_C1_reg_n_0_[33]\,
      Q(30) => \in4x_C1_reg_n_0_[32]\,
      Q(29) => \in4x_C1_reg_n_0_[31]\,
      Q(28) => \in4x_C1_reg_n_0_[30]\,
      Q(27) => \in4x_C1_reg_n_0_[29]\,
      Q(26) => \in4x_C1_reg_n_0_[28]\,
      Q(25) => \in4x_C1_reg_n_0_[27]\,
      Q(24) => \in4x_C1_reg_n_0_[26]\,
      Q(23) => \in4x_C1_reg_n_0_[25]\,
      Q(22) => \in4x_C1_reg_n_0_[24]\,
      Q(21) => \in4x_C1_reg_n_0_[23]\,
      Q(20) => \in4x_C1_reg_n_0_[22]\,
      Q(19) => \in4x_C1_reg_n_0_[21]\,
      Q(18) => \in4x_C1_reg_n_0_[20]\,
      Q(17) => \in4x_C1_reg_n_0_[19]\,
      Q(16) => \in4x_C1_reg_n_0_[18]\,
      Q(15) => \in4x_C1_reg_n_0_[17]\,
      Q(14) => \in4x_C1_reg_n_0_[16]\,
      Q(13) => \in4x_C1_reg_n_0_[15]\,
      Q(12) => \in4x_C1_reg_n_0_[14]\,
      Q(11) => \in4x_C1_reg_n_0_[13]\,
      Q(10) => \in4x_C1_reg_n_0_[12]\,
      Q(9) => \in4x_C1_reg_n_0_[11]\,
      Q(8) => \in4x_C1_reg_n_0_[10]\,
      Q(7) => \in4x_C1_reg_n_0_[9]\,
      Q(6) => \in4x_C1_reg_n_0_[8]\,
      Q(5) => \in4x_C1_reg_n_0_[7]\,
      Q(4) => \in4x_C1_reg_n_0_[6]\,
      Q(3) => \in4x_C1_reg_n_0_[5]\,
      Q(2) => \in4x_C1_reg_n_0_[4]\,
      Q(1) => \in4x_C1_reg_n_0_[3]\,
      Q(0) => \in4x_C1_reg_n_0_[2]\,
      \result_C1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27
     port map (
      D(15 downto 0) => in_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[71]\,
      Q(68) => \in4x_C2_reg_n_0_[70]\,
      Q(67) => \in4x_C2_reg_n_0_[69]\,
      Q(66) => \in4x_C2_reg_n_0_[68]\,
      Q(65) => \in4x_C2_reg_n_0_[67]\,
      Q(64) => \in4x_C2_reg_n_0_[66]\,
      Q(63) => \in4x_C2_reg_n_0_[65]\,
      Q(62) => \in4x_C2_reg_n_0_[64]\,
      Q(61) => \in4x_C2_reg_n_0_[63]\,
      Q(60) => \in4x_C2_reg_n_0_[62]\,
      Q(59) => \in4x_C2_reg_n_0_[61]\,
      Q(58) => \in4x_C2_reg_n_0_[60]\,
      Q(57) => \in4x_C2_reg_n_0_[59]\,
      Q(56) => \in4x_C2_reg_n_0_[58]\,
      Q(55) => \in4x_C2_reg_n_0_[57]\,
      Q(54) => \in4x_C2_reg_n_0_[56]\,
      Q(53) => \in4x_C2_reg_n_0_[55]\,
      Q(52) => \in4x_C2_reg_n_0_[54]\,
      Q(51) => \in4x_C2_reg_n_0_[53]\,
      Q(50) => \in4x_C2_reg_n_0_[52]\,
      Q(49) => \in4x_C2_reg_n_0_[51]\,
      Q(48) => \in4x_C2_reg_n_0_[50]\,
      Q(47) => \in4x_C2_reg_n_0_[49]\,
      Q(46) => \in4x_C2_reg_n_0_[48]\,
      Q(45) => \in4x_C2_reg_n_0_[47]\,
      Q(44) => \in4x_C2_reg_n_0_[46]\,
      Q(43) => \in4x_C2_reg_n_0_[45]\,
      Q(42) => \in4x_C2_reg_n_0_[44]\,
      Q(41) => \in4x_C2_reg_n_0_[43]\,
      Q(40) => \in4x_C2_reg_n_0_[42]\,
      Q(39) => \in4x_C2_reg_n_0_[41]\,
      Q(38) => \in4x_C2_reg_n_0_[40]\,
      Q(37) => \in4x_C2_reg_n_0_[39]\,
      Q(36) => \in4x_C2_reg_n_0_[38]\,
      Q(35) => \in4x_C2_reg_n_0_[37]\,
      Q(34) => \in4x_C2_reg_n_0_[36]\,
      Q(33) => \in4x_C2_reg_n_0_[35]\,
      Q(32) => \in4x_C2_reg_n_0_[34]\,
      Q(31) => \in4x_C2_reg_n_0_[33]\,
      Q(30) => \in4x_C2_reg_n_0_[32]\,
      Q(29) => \in4x_C2_reg_n_0_[31]\,
      Q(28) => \in4x_C2_reg_n_0_[30]\,
      Q(27) => \in4x_C2_reg_n_0_[29]\,
      Q(26) => \in4x_C2_reg_n_0_[28]\,
      Q(25) => \in4x_C2_reg_n_0_[27]\,
      Q(24) => \in4x_C2_reg_n_0_[26]\,
      Q(23) => \in4x_C2_reg_n_0_[25]\,
      Q(22) => \in4x_C2_reg_n_0_[24]\,
      Q(21) => \in4x_C2_reg_n_0_[23]\,
      Q(20) => \in4x_C2_reg_n_0_[22]\,
      Q(19) => \in4x_C2_reg_n_0_[21]\,
      Q(18) => \in4x_C2_reg_n_0_[20]\,
      Q(17) => \in4x_C2_reg_n_0_[19]\,
      Q(16) => \in4x_C2_reg_n_0_[18]\,
      Q(15) => \in4x_C2_reg_n_0_[17]\,
      Q(14) => \in4x_C2_reg_n_0_[16]\,
      Q(13) => \in4x_C2_reg_n_0_[15]\,
      Q(12) => \in4x_C2_reg_n_0_[14]\,
      Q(11) => \in4x_C2_reg_n_0_[13]\,
      Q(10) => \in4x_C2_reg_n_0_[12]\,
      Q(9) => \in4x_C2_reg_n_0_[11]\,
      Q(8) => \in4x_C2_reg_n_0_[10]\,
      Q(7) => \in4x_C2_reg_n_0_[9]\,
      Q(6) => \in4x_C2_reg_n_0_[8]\,
      Q(5) => \in4x_C2_reg_n_0_[7]\,
      Q(4) => \in4x_C2_reg_n_0_[6]\,
      Q(3) => \in4x_C2_reg_n_0_[5]\,
      Q(2) => \in4x_C2_reg_n_0_[4]\,
      Q(1) => \in4x_C2_reg_n_0_[3]\,
      Q(0) => \in4x_C2_reg_n_0_[2]\,
      \result_C2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_C2_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_C2_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_C2_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_falling_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28
     port map (
      D(15 downto 0) => in_D1(15 downto 0),
      Q(69) => \in4x_D1_reg_n_0_[71]\,
      Q(68) => \in4x_D1_reg_n_0_[70]\,
      Q(67) => \in4x_D1_reg_n_0_[69]\,
      Q(66) => \in4x_D1_reg_n_0_[68]\,
      Q(65) => \in4x_D1_reg_n_0_[67]\,
      Q(64) => \in4x_D1_reg_n_0_[66]\,
      Q(63) => \in4x_D1_reg_n_0_[65]\,
      Q(62) => \in4x_D1_reg_n_0_[64]\,
      Q(61) => \in4x_D1_reg_n_0_[63]\,
      Q(60) => \in4x_D1_reg_n_0_[62]\,
      Q(59) => \in4x_D1_reg_n_0_[61]\,
      Q(58) => \in4x_D1_reg_n_0_[60]\,
      Q(57) => \in4x_D1_reg_n_0_[59]\,
      Q(56) => \in4x_D1_reg_n_0_[58]\,
      Q(55) => \in4x_D1_reg_n_0_[57]\,
      Q(54) => \in4x_D1_reg_n_0_[56]\,
      Q(53) => \in4x_D1_reg_n_0_[55]\,
      Q(52) => \in4x_D1_reg_n_0_[54]\,
      Q(51) => \in4x_D1_reg_n_0_[53]\,
      Q(50) => \in4x_D1_reg_n_0_[52]\,
      Q(49) => \in4x_D1_reg_n_0_[51]\,
      Q(48) => \in4x_D1_reg_n_0_[50]\,
      Q(47) => \in4x_D1_reg_n_0_[49]\,
      Q(46) => \in4x_D1_reg_n_0_[48]\,
      Q(45) => \in4x_D1_reg_n_0_[47]\,
      Q(44) => \in4x_D1_reg_n_0_[46]\,
      Q(43) => \in4x_D1_reg_n_0_[45]\,
      Q(42) => \in4x_D1_reg_n_0_[44]\,
      Q(41) => \in4x_D1_reg_n_0_[43]\,
      Q(40) => \in4x_D1_reg_n_0_[42]\,
      Q(39) => \in4x_D1_reg_n_0_[41]\,
      Q(38) => \in4x_D1_reg_n_0_[40]\,
      Q(37) => \in4x_D1_reg_n_0_[39]\,
      Q(36) => \in4x_D1_reg_n_0_[38]\,
      Q(35) => \in4x_D1_reg_n_0_[37]\,
      Q(34) => \in4x_D1_reg_n_0_[36]\,
      Q(33) => \in4x_D1_reg_n_0_[35]\,
      Q(32) => \in4x_D1_reg_n_0_[34]\,
      Q(31) => \in4x_D1_reg_n_0_[33]\,
      Q(30) => \in4x_D1_reg_n_0_[32]\,
      Q(29) => \in4x_D1_reg_n_0_[31]\,
      Q(28) => \in4x_D1_reg_n_0_[30]\,
      Q(27) => \in4x_D1_reg_n_0_[29]\,
      Q(26) => \in4x_D1_reg_n_0_[28]\,
      Q(25) => \in4x_D1_reg_n_0_[27]\,
      Q(24) => \in4x_D1_reg_n_0_[26]\,
      Q(23) => \in4x_D1_reg_n_0_[25]\,
      Q(22) => \in4x_D1_reg_n_0_[24]\,
      Q(21) => \in4x_D1_reg_n_0_[23]\,
      Q(20) => \in4x_D1_reg_n_0_[22]\,
      Q(19) => \in4x_D1_reg_n_0_[21]\,
      Q(18) => \in4x_D1_reg_n_0_[20]\,
      Q(17) => \in4x_D1_reg_n_0_[19]\,
      Q(16) => \in4x_D1_reg_n_0_[18]\,
      Q(15) => \in4x_D1_reg_n_0_[17]\,
      Q(14) => \in4x_D1_reg_n_0_[16]\,
      Q(13) => \in4x_D1_reg_n_0_[15]\,
      Q(12) => \in4x_D1_reg_n_0_[14]\,
      Q(11) => \in4x_D1_reg_n_0_[13]\,
      Q(10) => \in4x_D1_reg_n_0_[12]\,
      Q(9) => \in4x_D1_reg_n_0_[11]\,
      Q(8) => \in4x_D1_reg_n_0_[10]\,
      Q(7) => \in4x_D1_reg_n_0_[9]\,
      Q(6) => \in4x_D1_reg_n_0_[8]\,
      Q(5) => \in4x_D1_reg_n_0_[7]\,
      Q(4) => \in4x_D1_reg_n_0_[6]\,
      Q(3) => \in4x_D1_reg_n_0_[5]\,
      Q(2) => \in4x_D1_reg_n_0_[4]\,
      Q(1) => \in4x_D1_reg_n_0_[3]\,
      Q(0) => \in4x_D1_reg_n_0_[2]\,
      \result_D1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29
     port map (
      D(15 downto 0) => in_D2(15 downto 0),
      Q(69) => \in4x_D2_reg_n_0_[71]\,
      Q(68) => \in4x_D2_reg_n_0_[70]\,
      Q(67) => \in4x_D2_reg_n_0_[69]\,
      Q(66) => \in4x_D2_reg_n_0_[68]\,
      Q(65) => \in4x_D2_reg_n_0_[67]\,
      Q(64) => \in4x_D2_reg_n_0_[66]\,
      Q(63) => \in4x_D2_reg_n_0_[65]\,
      Q(62) => \in4x_D2_reg_n_0_[64]\,
      Q(61) => \in4x_D2_reg_n_0_[63]\,
      Q(60) => \in4x_D2_reg_n_0_[62]\,
      Q(59) => \in4x_D2_reg_n_0_[61]\,
      Q(58) => \in4x_D2_reg_n_0_[60]\,
      Q(57) => \in4x_D2_reg_n_0_[59]\,
      Q(56) => \in4x_D2_reg_n_0_[58]\,
      Q(55) => \in4x_D2_reg_n_0_[57]\,
      Q(54) => \in4x_D2_reg_n_0_[56]\,
      Q(53) => \in4x_D2_reg_n_0_[55]\,
      Q(52) => \in4x_D2_reg_n_0_[54]\,
      Q(51) => \in4x_D2_reg_n_0_[53]\,
      Q(50) => \in4x_D2_reg_n_0_[52]\,
      Q(49) => \in4x_D2_reg_n_0_[51]\,
      Q(48) => \in4x_D2_reg_n_0_[50]\,
      Q(47) => \in4x_D2_reg_n_0_[49]\,
      Q(46) => \in4x_D2_reg_n_0_[48]\,
      Q(45) => \in4x_D2_reg_n_0_[47]\,
      Q(44) => \in4x_D2_reg_n_0_[46]\,
      Q(43) => \in4x_D2_reg_n_0_[45]\,
      Q(42) => \in4x_D2_reg_n_0_[44]\,
      Q(41) => \in4x_D2_reg_n_0_[43]\,
      Q(40) => \in4x_D2_reg_n_0_[42]\,
      Q(39) => \in4x_D2_reg_n_0_[41]\,
      Q(38) => \in4x_D2_reg_n_0_[40]\,
      Q(37) => \in4x_D2_reg_n_0_[39]\,
      Q(36) => \in4x_D2_reg_n_0_[38]\,
      Q(35) => \in4x_D2_reg_n_0_[37]\,
      Q(34) => \in4x_D2_reg_n_0_[36]\,
      Q(33) => \in4x_D2_reg_n_0_[35]\,
      Q(32) => \in4x_D2_reg_n_0_[34]\,
      Q(31) => \in4x_D2_reg_n_0_[33]\,
      Q(30) => \in4x_D2_reg_n_0_[32]\,
      Q(29) => \in4x_D2_reg_n_0_[31]\,
      Q(28) => \in4x_D2_reg_n_0_[30]\,
      Q(27) => \in4x_D2_reg_n_0_[29]\,
      Q(26) => \in4x_D2_reg_n_0_[28]\,
      Q(25) => \in4x_D2_reg_n_0_[27]\,
      Q(24) => \in4x_D2_reg_n_0_[26]\,
      Q(23) => \in4x_D2_reg_n_0_[25]\,
      Q(22) => \in4x_D2_reg_n_0_[24]\,
      Q(21) => \in4x_D2_reg_n_0_[23]\,
      Q(20) => \in4x_D2_reg_n_0_[22]\,
      Q(19) => \in4x_D2_reg_n_0_[21]\,
      Q(18) => \in4x_D2_reg_n_0_[20]\,
      Q(17) => \in4x_D2_reg_n_0_[19]\,
      Q(16) => \in4x_D2_reg_n_0_[18]\,
      Q(15) => \in4x_D2_reg_n_0_[17]\,
      Q(14) => \in4x_D2_reg_n_0_[16]\,
      Q(13) => \in4x_D2_reg_n_0_[15]\,
      Q(12) => \in4x_D2_reg_n_0_[14]\,
      Q(11) => \in4x_D2_reg_n_0_[13]\,
      Q(10) => \in4x_D2_reg_n_0_[12]\,
      Q(9) => \in4x_D2_reg_n_0_[11]\,
      Q(8) => \in4x_D2_reg_n_0_[10]\,
      Q(7) => \in4x_D2_reg_n_0_[9]\,
      Q(6) => \in4x_D2_reg_n_0_[8]\,
      Q(5) => \in4x_D2_reg_n_0_[7]\,
      Q(4) => \in4x_D2_reg_n_0_[6]\,
      Q(3) => \in4x_D2_reg_n_0_[5]\,
      Q(2) => \in4x_D2_reg_n_0_[4]\,
      Q(1) => \in4x_D2_reg_n_0_[3]\,
      Q(0) => \in4x_D2_reg_n_0_[2]\,
      \result_D2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_D2_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_D2_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_falling_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30
     port map (
      D(15 downto 0) => in_E1(15 downto 0),
      Q(69) => \in4x_E1_reg_n_0_[71]\,
      Q(68) => \in4x_E1_reg_n_0_[70]\,
      Q(67) => \in4x_E1_reg_n_0_[69]\,
      Q(66) => \in4x_E1_reg_n_0_[68]\,
      Q(65) => \in4x_E1_reg_n_0_[67]\,
      Q(64) => \in4x_E1_reg_n_0_[66]\,
      Q(63) => \in4x_E1_reg_n_0_[65]\,
      Q(62) => \in4x_E1_reg_n_0_[64]\,
      Q(61) => \in4x_E1_reg_n_0_[63]\,
      Q(60) => \in4x_E1_reg_n_0_[62]\,
      Q(59) => \in4x_E1_reg_n_0_[61]\,
      Q(58) => \in4x_E1_reg_n_0_[60]\,
      Q(57) => \in4x_E1_reg_n_0_[59]\,
      Q(56) => \in4x_E1_reg_n_0_[58]\,
      Q(55) => \in4x_E1_reg_n_0_[57]\,
      Q(54) => \in4x_E1_reg_n_0_[56]\,
      Q(53) => \in4x_E1_reg_n_0_[55]\,
      Q(52) => \in4x_E1_reg_n_0_[54]\,
      Q(51) => \in4x_E1_reg_n_0_[53]\,
      Q(50) => \in4x_E1_reg_n_0_[52]\,
      Q(49) => \in4x_E1_reg_n_0_[51]\,
      Q(48) => \in4x_E1_reg_n_0_[50]\,
      Q(47) => \in4x_E1_reg_n_0_[49]\,
      Q(46) => \in4x_E1_reg_n_0_[48]\,
      Q(45) => \in4x_E1_reg_n_0_[47]\,
      Q(44) => \in4x_E1_reg_n_0_[46]\,
      Q(43) => \in4x_E1_reg_n_0_[45]\,
      Q(42) => \in4x_E1_reg_n_0_[44]\,
      Q(41) => \in4x_E1_reg_n_0_[43]\,
      Q(40) => \in4x_E1_reg_n_0_[42]\,
      Q(39) => \in4x_E1_reg_n_0_[41]\,
      Q(38) => \in4x_E1_reg_n_0_[40]\,
      Q(37) => \in4x_E1_reg_n_0_[39]\,
      Q(36) => \in4x_E1_reg_n_0_[38]\,
      Q(35) => \in4x_E1_reg_n_0_[37]\,
      Q(34) => \in4x_E1_reg_n_0_[36]\,
      Q(33) => \in4x_E1_reg_n_0_[35]\,
      Q(32) => \in4x_E1_reg_n_0_[34]\,
      Q(31) => \in4x_E1_reg_n_0_[33]\,
      Q(30) => \in4x_E1_reg_n_0_[32]\,
      Q(29) => \in4x_E1_reg_n_0_[31]\,
      Q(28) => \in4x_E1_reg_n_0_[30]\,
      Q(27) => \in4x_E1_reg_n_0_[29]\,
      Q(26) => \in4x_E1_reg_n_0_[28]\,
      Q(25) => \in4x_E1_reg_n_0_[27]\,
      Q(24) => \in4x_E1_reg_n_0_[26]\,
      Q(23) => \in4x_E1_reg_n_0_[25]\,
      Q(22) => \in4x_E1_reg_n_0_[24]\,
      Q(21) => \in4x_E1_reg_n_0_[23]\,
      Q(20) => \in4x_E1_reg_n_0_[22]\,
      Q(19) => \in4x_E1_reg_n_0_[21]\,
      Q(18) => \in4x_E1_reg_n_0_[20]\,
      Q(17) => \in4x_E1_reg_n_0_[19]\,
      Q(16) => \in4x_E1_reg_n_0_[18]\,
      Q(15) => \in4x_E1_reg_n_0_[17]\,
      Q(14) => \in4x_E1_reg_n_0_[16]\,
      Q(13) => \in4x_E1_reg_n_0_[15]\,
      Q(12) => \in4x_E1_reg_n_0_[14]\,
      Q(11) => \in4x_E1_reg_n_0_[13]\,
      Q(10) => \in4x_E1_reg_n_0_[12]\,
      Q(9) => \in4x_E1_reg_n_0_[11]\,
      Q(8) => \in4x_E1_reg_n_0_[10]\,
      Q(7) => \in4x_E1_reg_n_0_[9]\,
      Q(6) => \in4x_E1_reg_n_0_[8]\,
      Q(5) => \in4x_E1_reg_n_0_[7]\,
      Q(4) => \in4x_E1_reg_n_0_[6]\,
      Q(3) => \in4x_E1_reg_n_0_[5]\,
      Q(2) => \in4x_E1_reg_n_0_[4]\,
      Q(1) => \in4x_E1_reg_n_0_[3]\,
      Q(0) => \in4x_E1_reg_n_0_[2]\,
      \result_E1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge
     port map (
      D(15 downto 0) => in_DDR_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[73]\,
      Q(68) => \in4x_A1_reg_n_0_[72]\,
      Q(67) => \in4x_A1_reg_n_0_[71]\,
      Q(66) => \in4x_A1_reg_n_0_[70]\,
      Q(65) => \in4x_A1_reg_n_0_[69]\,
      Q(64) => \in4x_A1_reg_n_0_[68]\,
      Q(63) => \in4x_A1_reg_n_0_[67]\,
      Q(62) => \in4x_A1_reg_n_0_[66]\,
      Q(61) => \in4x_A1_reg_n_0_[65]\,
      Q(60) => \in4x_A1_reg_n_0_[64]\,
      Q(59) => \in4x_A1_reg_n_0_[63]\,
      Q(58) => \in4x_A1_reg_n_0_[62]\,
      Q(57) => \in4x_A1_reg_n_0_[61]\,
      Q(56) => \in4x_A1_reg_n_0_[60]\,
      Q(55) => \in4x_A1_reg_n_0_[59]\,
      Q(54) => \in4x_A1_reg_n_0_[58]\,
      Q(53) => \in4x_A1_reg_n_0_[57]\,
      Q(52) => \in4x_A1_reg_n_0_[56]\,
      Q(51) => \in4x_A1_reg_n_0_[55]\,
      Q(50) => \in4x_A1_reg_n_0_[54]\,
      Q(49) => \in4x_A1_reg_n_0_[53]\,
      Q(48) => \in4x_A1_reg_n_0_[52]\,
      Q(47) => \in4x_A1_reg_n_0_[51]\,
      Q(46) => \in4x_A1_reg_n_0_[50]\,
      Q(45) => \in4x_A1_reg_n_0_[49]\,
      Q(44) => \in4x_A1_reg_n_0_[48]\,
      Q(43) => \in4x_A1_reg_n_0_[47]\,
      Q(42) => \in4x_A1_reg_n_0_[46]\,
      Q(41) => \in4x_A1_reg_n_0_[45]\,
      Q(40) => \in4x_A1_reg_n_0_[44]\,
      Q(39) => \in4x_A1_reg_n_0_[43]\,
      Q(38) => \in4x_A1_reg_n_0_[42]\,
      Q(37) => \in4x_A1_reg_n_0_[41]\,
      Q(36) => \in4x_A1_reg_n_0_[40]\,
      Q(35) => \in4x_A1_reg_n_0_[39]\,
      Q(34) => \in4x_A1_reg_n_0_[38]\,
      Q(33) => \in4x_A1_reg_n_0_[37]\,
      Q(32) => \in4x_A1_reg_n_0_[36]\,
      Q(31) => \in4x_A1_reg_n_0_[35]\,
      Q(30) => \in4x_A1_reg_n_0_[34]\,
      Q(29) => \in4x_A1_reg_n_0_[33]\,
      Q(28) => \in4x_A1_reg_n_0_[32]\,
      Q(27) => \in4x_A1_reg_n_0_[31]\,
      Q(26) => \in4x_A1_reg_n_0_[30]\,
      Q(25) => \in4x_A1_reg_n_0_[29]\,
      Q(24) => \in4x_A1_reg_n_0_[28]\,
      Q(23) => \in4x_A1_reg_n_0_[27]\,
      Q(22) => \in4x_A1_reg_n_0_[26]\,
      Q(21) => \in4x_A1_reg_n_0_[25]\,
      Q(20) => \in4x_A1_reg_n_0_[24]\,
      Q(19) => \in4x_A1_reg_n_0_[23]\,
      Q(18) => \in4x_A1_reg_n_0_[22]\,
      Q(17) => \in4x_A1_reg_n_0_[21]\,
      Q(16) => \in4x_A1_reg_n_0_[20]\,
      Q(15) => \in4x_A1_reg_n_0_[19]\,
      Q(14) => \in4x_A1_reg_n_0_[18]\,
      Q(13) => \in4x_A1_reg_n_0_[17]\,
      Q(12) => \in4x_A1_reg_n_0_[16]\,
      Q(11) => \in4x_A1_reg_n_0_[15]\,
      Q(10) => \in4x_A1_reg_n_0_[14]\,
      Q(9) => \in4x_A1_reg_n_0_[13]\,
      Q(8) => \in4x_A1_reg_n_0_[12]\,
      Q(7) => \in4x_A1_reg_n_0_[11]\,
      Q(6) => \in4x_A1_reg_n_0_[10]\,
      Q(5) => \in4x_A1_reg_n_0_[9]\,
      Q(4) => \in4x_A1_reg_n_0_[8]\,
      Q(3) => \in4x_A1_reg_n_0_[7]\,
      Q(2) => \in4x_A1_reg_n_0_[6]\,
      Q(1) => \in4x_A1_reg_n_0_[5]\,
      Q(0) => \in4x_A1_reg_n_0_[4]\,
      \result_DDR_A1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_A1_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_DDR_A1_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_DDR_A1_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_rising_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31
     port map (
      D(15 downto 0) => in_DDR_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[73]\,
      Q(68) => \in4x_E2_reg_n_0_[72]\,
      Q(67) => \in4x_E2_reg_n_0_[71]\,
      Q(66) => \in4x_E2_reg_n_0_[70]\,
      Q(65) => \in4x_E2_reg_n_0_[69]\,
      Q(64) => \in4x_E2_reg_n_0_[68]\,
      Q(63) => \in4x_E2_reg_n_0_[67]\,
      Q(62) => \in4x_E2_reg_n_0_[66]\,
      Q(61) => \in4x_E2_reg_n_0_[65]\,
      Q(60) => \in4x_E2_reg_n_0_[64]\,
      Q(59) => \in4x_E2_reg_n_0_[63]\,
      Q(58) => \in4x_E2_reg_n_0_[62]\,
      Q(57) => \in4x_E2_reg_n_0_[61]\,
      Q(56) => \in4x_E2_reg_n_0_[60]\,
      Q(55) => \in4x_E2_reg_n_0_[59]\,
      Q(54) => \in4x_E2_reg_n_0_[58]\,
      Q(53) => \in4x_E2_reg_n_0_[57]\,
      Q(52) => \in4x_E2_reg_n_0_[56]\,
      Q(51) => \in4x_E2_reg_n_0_[55]\,
      Q(50) => \in4x_E2_reg_n_0_[54]\,
      Q(49) => \in4x_E2_reg_n_0_[53]\,
      Q(48) => \in4x_E2_reg_n_0_[52]\,
      Q(47) => \in4x_E2_reg_n_0_[51]\,
      Q(46) => \in4x_E2_reg_n_0_[50]\,
      Q(45) => \in4x_E2_reg_n_0_[49]\,
      Q(44) => \in4x_E2_reg_n_0_[48]\,
      Q(43) => \in4x_E2_reg_n_0_[47]\,
      Q(42) => \in4x_E2_reg_n_0_[46]\,
      Q(41) => \in4x_E2_reg_n_0_[45]\,
      Q(40) => \in4x_E2_reg_n_0_[44]\,
      Q(39) => \in4x_E2_reg_n_0_[43]\,
      Q(38) => \in4x_E2_reg_n_0_[42]\,
      Q(37) => \in4x_E2_reg_n_0_[41]\,
      Q(36) => \in4x_E2_reg_n_0_[40]\,
      Q(35) => \in4x_E2_reg_n_0_[39]\,
      Q(34) => \in4x_E2_reg_n_0_[38]\,
      Q(33) => \in4x_E2_reg_n_0_[37]\,
      Q(32) => \in4x_E2_reg_n_0_[36]\,
      Q(31) => \in4x_E2_reg_n_0_[35]\,
      Q(30) => \in4x_E2_reg_n_0_[34]\,
      Q(29) => \in4x_E2_reg_n_0_[33]\,
      Q(28) => \in4x_E2_reg_n_0_[32]\,
      Q(27) => \in4x_E2_reg_n_0_[31]\,
      Q(26) => \in4x_E2_reg_n_0_[30]\,
      Q(25) => \in4x_E2_reg_n_0_[29]\,
      Q(24) => \in4x_E2_reg_n_0_[28]\,
      Q(23) => \in4x_E2_reg_n_0_[27]\,
      Q(22) => \in4x_E2_reg_n_0_[26]\,
      Q(21) => \in4x_E2_reg_n_0_[25]\,
      Q(20) => \in4x_E2_reg_n_0_[24]\,
      Q(19) => \in4x_E2_reg_n_0_[23]\,
      Q(18) => \in4x_E2_reg_n_0_[22]\,
      Q(17) => \in4x_E2_reg_n_0_[21]\,
      Q(16) => \in4x_E2_reg_n_0_[20]\,
      Q(15) => \in4x_E2_reg_n_0_[19]\,
      Q(14) => \in4x_E2_reg_n_0_[18]\,
      Q(13) => \in4x_E2_reg_n_0_[17]\,
      Q(12) => \in4x_E2_reg_n_0_[16]\,
      Q(11) => \in4x_E2_reg_n_0_[15]\,
      Q(10) => \in4x_E2_reg_n_0_[14]\,
      Q(9) => \in4x_E2_reg_n_0_[13]\,
      Q(8) => \in4x_E2_reg_n_0_[12]\,
      Q(7) => \in4x_E2_reg_n_0_[11]\,
      Q(6) => \in4x_E2_reg_n_0_[10]\,
      Q(5) => \in4x_E2_reg_n_0_[9]\,
      Q(4) => \in4x_E2_reg_n_0_[8]\,
      Q(3) => \in4x_E2_reg_n_0_[7]\,
      Q(2) => \in4x_E2_reg_n_0_[6]\,
      Q(1) => \in4x_E2_reg_n_0_[5]\,
      Q(0) => \in4x_E2_reg_n_0_[4]\,
      \result_DDR_E2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_E2_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_DDR_E2_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_DDR_E2_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
MISO_rising_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32
     port map (
      D(15 downto 0) => in_DDR_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[73]\,
      Q(68) => \in4x_F1_reg_n_0_[72]\,
      Q(67) => \in4x_F1_reg_n_0_[71]\,
      Q(66) => \in4x_F1_reg_n_0_[70]\,
      Q(65) => \in4x_F1_reg_n_0_[69]\,
      Q(64) => \in4x_F1_reg_n_0_[68]\,
      Q(63) => \in4x_F1_reg_n_0_[67]\,
      Q(62) => \in4x_F1_reg_n_0_[66]\,
      Q(61) => \in4x_F1_reg_n_0_[65]\,
      Q(60) => \in4x_F1_reg_n_0_[64]\,
      Q(59) => \in4x_F1_reg_n_0_[63]\,
      Q(58) => \in4x_F1_reg_n_0_[62]\,
      Q(57) => \in4x_F1_reg_n_0_[61]\,
      Q(56) => \in4x_F1_reg_n_0_[60]\,
      Q(55) => \in4x_F1_reg_n_0_[59]\,
      Q(54) => \in4x_F1_reg_n_0_[58]\,
      Q(53) => \in4x_F1_reg_n_0_[57]\,
      Q(52) => \in4x_F1_reg_n_0_[56]\,
      Q(51) => \in4x_F1_reg_n_0_[55]\,
      Q(50) => \in4x_F1_reg_n_0_[54]\,
      Q(49) => \in4x_F1_reg_n_0_[53]\,
      Q(48) => \in4x_F1_reg_n_0_[52]\,
      Q(47) => \in4x_F1_reg_n_0_[51]\,
      Q(46) => \in4x_F1_reg_n_0_[50]\,
      Q(45) => \in4x_F1_reg_n_0_[49]\,
      Q(44) => \in4x_F1_reg_n_0_[48]\,
      Q(43) => \in4x_F1_reg_n_0_[47]\,
      Q(42) => \in4x_F1_reg_n_0_[46]\,
      Q(41) => \in4x_F1_reg_n_0_[45]\,
      Q(40) => \in4x_F1_reg_n_0_[44]\,
      Q(39) => \in4x_F1_reg_n_0_[43]\,
      Q(38) => \in4x_F1_reg_n_0_[42]\,
      Q(37) => \in4x_F1_reg_n_0_[41]\,
      Q(36) => \in4x_F1_reg_n_0_[40]\,
      Q(35) => \in4x_F1_reg_n_0_[39]\,
      Q(34) => \in4x_F1_reg_n_0_[38]\,
      Q(33) => \in4x_F1_reg_n_0_[37]\,
      Q(32) => \in4x_F1_reg_n_0_[36]\,
      Q(31) => \in4x_F1_reg_n_0_[35]\,
      Q(30) => \in4x_F1_reg_n_0_[34]\,
      Q(29) => \in4x_F1_reg_n_0_[33]\,
      Q(28) => \in4x_F1_reg_n_0_[32]\,
      Q(27) => \in4x_F1_reg_n_0_[31]\,
      Q(26) => \in4x_F1_reg_n_0_[30]\,
      Q(25) => \in4x_F1_reg_n_0_[29]\,
      Q(24) => \in4x_F1_reg_n_0_[28]\,
      Q(23) => \in4x_F1_reg_n_0_[27]\,
      Q(22) => \in4x_F1_reg_n_0_[26]\,
      Q(21) => \in4x_F1_reg_n_0_[25]\,
      Q(20) => \in4x_F1_reg_n_0_[24]\,
      Q(19) => \in4x_F1_reg_n_0_[23]\,
      Q(18) => \in4x_F1_reg_n_0_[22]\,
      Q(17) => \in4x_F1_reg_n_0_[21]\,
      Q(16) => \in4x_F1_reg_n_0_[20]\,
      Q(15) => \in4x_F1_reg_n_0_[19]\,
      Q(14) => \in4x_F1_reg_n_0_[18]\,
      Q(13) => \in4x_F1_reg_n_0_[17]\,
      Q(12) => \in4x_F1_reg_n_0_[16]\,
      Q(11) => \in4x_F1_reg_n_0_[15]\,
      Q(10) => \in4x_F1_reg_n_0_[14]\,
      Q(9) => \in4x_F1_reg_n_0_[13]\,
      Q(8) => \in4x_F1_reg_n_0_[12]\,
      Q(7) => \in4x_F1_reg_n_0_[11]\,
      Q(6) => \in4x_F1_reg_n_0_[10]\,
      Q(5) => \in4x_F1_reg_n_0_[9]\,
      Q(4) => \in4x_F1_reg_n_0_[8]\,
      Q(3) => \in4x_F1_reg_n_0_[7]\,
      Q(2) => \in4x_F1_reg_n_0_[6]\,
      Q(1) => \in4x_F1_reg_n_0_[5]\,
      Q(0) => \in4x_F1_reg_n_0_[4]\,
      \result_DDR_F1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_DDR_F1_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_DDR_F1_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_rising_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33
     port map (
      D(15 downto 0) => in_DDR_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[73]\,
      Q(68) => \in4x_F2_reg_n_0_[72]\,
      Q(67) => \in4x_F2_reg_n_0_[71]\,
      Q(66) => \in4x_F2_reg_n_0_[70]\,
      Q(65) => \in4x_F2_reg_n_0_[69]\,
      Q(64) => \in4x_F2_reg_n_0_[68]\,
      Q(63) => \in4x_F2_reg_n_0_[67]\,
      Q(62) => \in4x_F2_reg_n_0_[66]\,
      Q(61) => \in4x_F2_reg_n_0_[65]\,
      Q(60) => \in4x_F2_reg_n_0_[64]\,
      Q(59) => \in4x_F2_reg_n_0_[63]\,
      Q(58) => \in4x_F2_reg_n_0_[62]\,
      Q(57) => \in4x_F2_reg_n_0_[61]\,
      Q(56) => \in4x_F2_reg_n_0_[60]\,
      Q(55) => \in4x_F2_reg_n_0_[59]\,
      Q(54) => \in4x_F2_reg_n_0_[58]\,
      Q(53) => \in4x_F2_reg_n_0_[57]\,
      Q(52) => \in4x_F2_reg_n_0_[56]\,
      Q(51) => \in4x_F2_reg_n_0_[55]\,
      Q(50) => \in4x_F2_reg_n_0_[54]\,
      Q(49) => \in4x_F2_reg_n_0_[53]\,
      Q(48) => \in4x_F2_reg_n_0_[52]\,
      Q(47) => \in4x_F2_reg_n_0_[51]\,
      Q(46) => \in4x_F2_reg_n_0_[50]\,
      Q(45) => \in4x_F2_reg_n_0_[49]\,
      Q(44) => \in4x_F2_reg_n_0_[48]\,
      Q(43) => \in4x_F2_reg_n_0_[47]\,
      Q(42) => \in4x_F2_reg_n_0_[46]\,
      Q(41) => \in4x_F2_reg_n_0_[45]\,
      Q(40) => \in4x_F2_reg_n_0_[44]\,
      Q(39) => \in4x_F2_reg_n_0_[43]\,
      Q(38) => \in4x_F2_reg_n_0_[42]\,
      Q(37) => \in4x_F2_reg_n_0_[41]\,
      Q(36) => \in4x_F2_reg_n_0_[40]\,
      Q(35) => \in4x_F2_reg_n_0_[39]\,
      Q(34) => \in4x_F2_reg_n_0_[38]\,
      Q(33) => \in4x_F2_reg_n_0_[37]\,
      Q(32) => \in4x_F2_reg_n_0_[36]\,
      Q(31) => \in4x_F2_reg_n_0_[35]\,
      Q(30) => \in4x_F2_reg_n_0_[34]\,
      Q(29) => \in4x_F2_reg_n_0_[33]\,
      Q(28) => \in4x_F2_reg_n_0_[32]\,
      Q(27) => \in4x_F2_reg_n_0_[31]\,
      Q(26) => \in4x_F2_reg_n_0_[30]\,
      Q(25) => \in4x_F2_reg_n_0_[29]\,
      Q(24) => \in4x_F2_reg_n_0_[28]\,
      Q(23) => \in4x_F2_reg_n_0_[27]\,
      Q(22) => \in4x_F2_reg_n_0_[26]\,
      Q(21) => \in4x_F2_reg_n_0_[25]\,
      Q(20) => \in4x_F2_reg_n_0_[24]\,
      Q(19) => \in4x_F2_reg_n_0_[23]\,
      Q(18) => \in4x_F2_reg_n_0_[22]\,
      Q(17) => \in4x_F2_reg_n_0_[21]\,
      Q(16) => \in4x_F2_reg_n_0_[20]\,
      Q(15) => \in4x_F2_reg_n_0_[19]\,
      Q(14) => \in4x_F2_reg_n_0_[18]\,
      Q(13) => \in4x_F2_reg_n_0_[17]\,
      Q(12) => \in4x_F2_reg_n_0_[16]\,
      Q(11) => \in4x_F2_reg_n_0_[15]\,
      Q(10) => \in4x_F2_reg_n_0_[14]\,
      Q(9) => \in4x_F2_reg_n_0_[13]\,
      Q(8) => \in4x_F2_reg_n_0_[12]\,
      Q(7) => \in4x_F2_reg_n_0_[11]\,
      Q(6) => \in4x_F2_reg_n_0_[10]\,
      Q(5) => \in4x_F2_reg_n_0_[9]\,
      Q(4) => \in4x_F2_reg_n_0_[8]\,
      Q(3) => \in4x_F2_reg_n_0_[7]\,
      Q(2) => \in4x_F2_reg_n_0_[6]\,
      Q(1) => \in4x_F2_reg_n_0_[5]\,
      Q(0) => \in4x_F2_reg_n_0_[4]\,
      \result_DDR_F2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_DDR_F2_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_DDR_F2_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_rising_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34
     port map (
      D(15 downto 0) => in_DDR_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[73]\,
      Q(68) => \in4x_G1_reg_n_0_[72]\,
      Q(67) => \in4x_G1_reg_n_0_[71]\,
      Q(66) => \in4x_G1_reg_n_0_[70]\,
      Q(65) => \in4x_G1_reg_n_0_[69]\,
      Q(64) => \in4x_G1_reg_n_0_[68]\,
      Q(63) => \in4x_G1_reg_n_0_[67]\,
      Q(62) => \in4x_G1_reg_n_0_[66]\,
      Q(61) => \in4x_G1_reg_n_0_[65]\,
      Q(60) => \in4x_G1_reg_n_0_[64]\,
      Q(59) => \in4x_G1_reg_n_0_[63]\,
      Q(58) => \in4x_G1_reg_n_0_[62]\,
      Q(57) => \in4x_G1_reg_n_0_[61]\,
      Q(56) => \in4x_G1_reg_n_0_[60]\,
      Q(55) => \in4x_G1_reg_n_0_[59]\,
      Q(54) => \in4x_G1_reg_n_0_[58]\,
      Q(53) => \in4x_G1_reg_n_0_[57]\,
      Q(52) => \in4x_G1_reg_n_0_[56]\,
      Q(51) => \in4x_G1_reg_n_0_[55]\,
      Q(50) => \in4x_G1_reg_n_0_[54]\,
      Q(49) => \in4x_G1_reg_n_0_[53]\,
      Q(48) => \in4x_G1_reg_n_0_[52]\,
      Q(47) => \in4x_G1_reg_n_0_[51]\,
      Q(46) => \in4x_G1_reg_n_0_[50]\,
      Q(45) => \in4x_G1_reg_n_0_[49]\,
      Q(44) => \in4x_G1_reg_n_0_[48]\,
      Q(43) => \in4x_G1_reg_n_0_[47]\,
      Q(42) => \in4x_G1_reg_n_0_[46]\,
      Q(41) => \in4x_G1_reg_n_0_[45]\,
      Q(40) => \in4x_G1_reg_n_0_[44]\,
      Q(39) => \in4x_G1_reg_n_0_[43]\,
      Q(38) => \in4x_G1_reg_n_0_[42]\,
      Q(37) => \in4x_G1_reg_n_0_[41]\,
      Q(36) => \in4x_G1_reg_n_0_[40]\,
      Q(35) => \in4x_G1_reg_n_0_[39]\,
      Q(34) => \in4x_G1_reg_n_0_[38]\,
      Q(33) => \in4x_G1_reg_n_0_[37]\,
      Q(32) => \in4x_G1_reg_n_0_[36]\,
      Q(31) => \in4x_G1_reg_n_0_[35]\,
      Q(30) => \in4x_G1_reg_n_0_[34]\,
      Q(29) => \in4x_G1_reg_n_0_[33]\,
      Q(28) => \in4x_G1_reg_n_0_[32]\,
      Q(27) => \in4x_G1_reg_n_0_[31]\,
      Q(26) => \in4x_G1_reg_n_0_[30]\,
      Q(25) => \in4x_G1_reg_n_0_[29]\,
      Q(24) => \in4x_G1_reg_n_0_[28]\,
      Q(23) => \in4x_G1_reg_n_0_[27]\,
      Q(22) => \in4x_G1_reg_n_0_[26]\,
      Q(21) => \in4x_G1_reg_n_0_[25]\,
      Q(20) => \in4x_G1_reg_n_0_[24]\,
      Q(19) => \in4x_G1_reg_n_0_[23]\,
      Q(18) => \in4x_G1_reg_n_0_[22]\,
      Q(17) => \in4x_G1_reg_n_0_[21]\,
      Q(16) => \in4x_G1_reg_n_0_[20]\,
      Q(15) => \in4x_G1_reg_n_0_[19]\,
      Q(14) => \in4x_G1_reg_n_0_[18]\,
      Q(13) => \in4x_G1_reg_n_0_[17]\,
      Q(12) => \in4x_G1_reg_n_0_[16]\,
      Q(11) => \in4x_G1_reg_n_0_[15]\,
      Q(10) => \in4x_G1_reg_n_0_[14]\,
      Q(9) => \in4x_G1_reg_n_0_[13]\,
      Q(8) => \in4x_G1_reg_n_0_[12]\,
      Q(7) => \in4x_G1_reg_n_0_[11]\,
      Q(6) => \in4x_G1_reg_n_0_[10]\,
      Q(5) => \in4x_G1_reg_n_0_[9]\,
      Q(4) => \in4x_G1_reg_n_0_[8]\,
      Q(3) => \in4x_G1_reg_n_0_[7]\,
      Q(2) => \in4x_G1_reg_n_0_[6]\,
      Q(1) => \in4x_G1_reg_n_0_[5]\,
      Q(0) => \in4x_G1_reg_n_0_[4]\,
      \result_DDR_G1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_G1_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_DDR_G1_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_DDR_G1_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_rising_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35
     port map (
      D(15 downto 0) => in_DDR_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[73]\,
      Q(68) => \in4x_G2_reg_n_0_[72]\,
      Q(67) => \in4x_G2_reg_n_0_[71]\,
      Q(66) => \in4x_G2_reg_n_0_[70]\,
      Q(65) => \in4x_G2_reg_n_0_[69]\,
      Q(64) => \in4x_G2_reg_n_0_[68]\,
      Q(63) => \in4x_G2_reg_n_0_[67]\,
      Q(62) => \in4x_G2_reg_n_0_[66]\,
      Q(61) => \in4x_G2_reg_n_0_[65]\,
      Q(60) => \in4x_G2_reg_n_0_[64]\,
      Q(59) => \in4x_G2_reg_n_0_[63]\,
      Q(58) => \in4x_G2_reg_n_0_[62]\,
      Q(57) => \in4x_G2_reg_n_0_[61]\,
      Q(56) => \in4x_G2_reg_n_0_[60]\,
      Q(55) => \in4x_G2_reg_n_0_[59]\,
      Q(54) => \in4x_G2_reg_n_0_[58]\,
      Q(53) => \in4x_G2_reg_n_0_[57]\,
      Q(52) => \in4x_G2_reg_n_0_[56]\,
      Q(51) => \in4x_G2_reg_n_0_[55]\,
      Q(50) => \in4x_G2_reg_n_0_[54]\,
      Q(49) => \in4x_G2_reg_n_0_[53]\,
      Q(48) => \in4x_G2_reg_n_0_[52]\,
      Q(47) => \in4x_G2_reg_n_0_[51]\,
      Q(46) => \in4x_G2_reg_n_0_[50]\,
      Q(45) => \in4x_G2_reg_n_0_[49]\,
      Q(44) => \in4x_G2_reg_n_0_[48]\,
      Q(43) => \in4x_G2_reg_n_0_[47]\,
      Q(42) => \in4x_G2_reg_n_0_[46]\,
      Q(41) => \in4x_G2_reg_n_0_[45]\,
      Q(40) => \in4x_G2_reg_n_0_[44]\,
      Q(39) => \in4x_G2_reg_n_0_[43]\,
      Q(38) => \in4x_G2_reg_n_0_[42]\,
      Q(37) => \in4x_G2_reg_n_0_[41]\,
      Q(36) => \in4x_G2_reg_n_0_[40]\,
      Q(35) => \in4x_G2_reg_n_0_[39]\,
      Q(34) => \in4x_G2_reg_n_0_[38]\,
      Q(33) => \in4x_G2_reg_n_0_[37]\,
      Q(32) => \in4x_G2_reg_n_0_[36]\,
      Q(31) => \in4x_G2_reg_n_0_[35]\,
      Q(30) => \in4x_G2_reg_n_0_[34]\,
      Q(29) => \in4x_G2_reg_n_0_[33]\,
      Q(28) => \in4x_G2_reg_n_0_[32]\,
      Q(27) => \in4x_G2_reg_n_0_[31]\,
      Q(26) => \in4x_G2_reg_n_0_[30]\,
      Q(25) => \in4x_G2_reg_n_0_[29]\,
      Q(24) => \in4x_G2_reg_n_0_[28]\,
      Q(23) => \in4x_G2_reg_n_0_[27]\,
      Q(22) => \in4x_G2_reg_n_0_[26]\,
      Q(21) => \in4x_G2_reg_n_0_[25]\,
      Q(20) => \in4x_G2_reg_n_0_[24]\,
      Q(19) => \in4x_G2_reg_n_0_[23]\,
      Q(18) => \in4x_G2_reg_n_0_[22]\,
      Q(17) => \in4x_G2_reg_n_0_[21]\,
      Q(16) => \in4x_G2_reg_n_0_[20]\,
      Q(15) => \in4x_G2_reg_n_0_[19]\,
      Q(14) => \in4x_G2_reg_n_0_[18]\,
      Q(13) => \in4x_G2_reg_n_0_[17]\,
      Q(12) => \in4x_G2_reg_n_0_[16]\,
      Q(11) => \in4x_G2_reg_n_0_[15]\,
      Q(10) => \in4x_G2_reg_n_0_[14]\,
      Q(9) => \in4x_G2_reg_n_0_[13]\,
      Q(8) => \in4x_G2_reg_n_0_[12]\,
      Q(7) => \in4x_G2_reg_n_0_[11]\,
      Q(6) => \in4x_G2_reg_n_0_[10]\,
      Q(5) => \in4x_G2_reg_n_0_[9]\,
      Q(4) => \in4x_G2_reg_n_0_[8]\,
      Q(3) => \in4x_G2_reg_n_0_[7]\,
      Q(2) => \in4x_G2_reg_n_0_[6]\,
      Q(1) => \in4x_G2_reg_n_0_[5]\,
      Q(0) => \in4x_G2_reg_n_0_[4]\,
      \result_DDR_G2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_G2_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_DDR_G2_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_DDR_G2_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_rising_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36
     port map (
      D(15 downto 0) => in_DDR_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[73]\,
      Q(68) => \in4x_H1_reg_n_0_[72]\,
      Q(67) => \in4x_H1_reg_n_0_[71]\,
      Q(66) => \in4x_H1_reg_n_0_[70]\,
      Q(65) => \in4x_H1_reg_n_0_[69]\,
      Q(64) => \in4x_H1_reg_n_0_[68]\,
      Q(63) => \in4x_H1_reg_n_0_[67]\,
      Q(62) => \in4x_H1_reg_n_0_[66]\,
      Q(61) => \in4x_H1_reg_n_0_[65]\,
      Q(60) => \in4x_H1_reg_n_0_[64]\,
      Q(59) => \in4x_H1_reg_n_0_[63]\,
      Q(58) => \in4x_H1_reg_n_0_[62]\,
      Q(57) => \in4x_H1_reg_n_0_[61]\,
      Q(56) => \in4x_H1_reg_n_0_[60]\,
      Q(55) => \in4x_H1_reg_n_0_[59]\,
      Q(54) => \in4x_H1_reg_n_0_[58]\,
      Q(53) => \in4x_H1_reg_n_0_[57]\,
      Q(52) => \in4x_H1_reg_n_0_[56]\,
      Q(51) => \in4x_H1_reg_n_0_[55]\,
      Q(50) => \in4x_H1_reg_n_0_[54]\,
      Q(49) => \in4x_H1_reg_n_0_[53]\,
      Q(48) => \in4x_H1_reg_n_0_[52]\,
      Q(47) => \in4x_H1_reg_n_0_[51]\,
      Q(46) => \in4x_H1_reg_n_0_[50]\,
      Q(45) => \in4x_H1_reg_n_0_[49]\,
      Q(44) => \in4x_H1_reg_n_0_[48]\,
      Q(43) => \in4x_H1_reg_n_0_[47]\,
      Q(42) => \in4x_H1_reg_n_0_[46]\,
      Q(41) => \in4x_H1_reg_n_0_[45]\,
      Q(40) => \in4x_H1_reg_n_0_[44]\,
      Q(39) => \in4x_H1_reg_n_0_[43]\,
      Q(38) => \in4x_H1_reg_n_0_[42]\,
      Q(37) => \in4x_H1_reg_n_0_[41]\,
      Q(36) => \in4x_H1_reg_n_0_[40]\,
      Q(35) => \in4x_H1_reg_n_0_[39]\,
      Q(34) => \in4x_H1_reg_n_0_[38]\,
      Q(33) => \in4x_H1_reg_n_0_[37]\,
      Q(32) => \in4x_H1_reg_n_0_[36]\,
      Q(31) => \in4x_H1_reg_n_0_[35]\,
      Q(30) => \in4x_H1_reg_n_0_[34]\,
      Q(29) => \in4x_H1_reg_n_0_[33]\,
      Q(28) => \in4x_H1_reg_n_0_[32]\,
      Q(27) => \in4x_H1_reg_n_0_[31]\,
      Q(26) => \in4x_H1_reg_n_0_[30]\,
      Q(25) => \in4x_H1_reg_n_0_[29]\,
      Q(24) => \in4x_H1_reg_n_0_[28]\,
      Q(23) => \in4x_H1_reg_n_0_[27]\,
      Q(22) => \in4x_H1_reg_n_0_[26]\,
      Q(21) => \in4x_H1_reg_n_0_[25]\,
      Q(20) => \in4x_H1_reg_n_0_[24]\,
      Q(19) => \in4x_H1_reg_n_0_[23]\,
      Q(18) => \in4x_H1_reg_n_0_[22]\,
      Q(17) => \in4x_H1_reg_n_0_[21]\,
      Q(16) => \in4x_H1_reg_n_0_[20]\,
      Q(15) => \in4x_H1_reg_n_0_[19]\,
      Q(14) => \in4x_H1_reg_n_0_[18]\,
      Q(13) => \in4x_H1_reg_n_0_[17]\,
      Q(12) => \in4x_H1_reg_n_0_[16]\,
      Q(11) => \in4x_H1_reg_n_0_[15]\,
      Q(10) => \in4x_H1_reg_n_0_[14]\,
      Q(9) => \in4x_H1_reg_n_0_[13]\,
      Q(8) => \in4x_H1_reg_n_0_[12]\,
      Q(7) => \in4x_H1_reg_n_0_[11]\,
      Q(6) => \in4x_H1_reg_n_0_[10]\,
      Q(5) => \in4x_H1_reg_n_0_[9]\,
      Q(4) => \in4x_H1_reg_n_0_[8]\,
      Q(3) => \in4x_H1_reg_n_0_[7]\,
      Q(2) => \in4x_H1_reg_n_0_[6]\,
      Q(1) => \in4x_H1_reg_n_0_[5]\,
      Q(0) => \in4x_H1_reg_n_0_[4]\,
      \result_DDR_H1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_DDR_H1_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_DDR_H1_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_rising_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37
     port map (
      D(15 downto 0) => in_DDR_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[73]\,
      Q(68) => \in4x_H2_reg_n_0_[72]\,
      Q(67) => \in4x_H2_reg_n_0_[71]\,
      Q(66) => \in4x_H2_reg_n_0_[70]\,
      Q(65) => \in4x_H2_reg_n_0_[69]\,
      Q(64) => \in4x_H2_reg_n_0_[68]\,
      Q(63) => \in4x_H2_reg_n_0_[67]\,
      Q(62) => \in4x_H2_reg_n_0_[66]\,
      Q(61) => \in4x_H2_reg_n_0_[65]\,
      Q(60) => \in4x_H2_reg_n_0_[64]\,
      Q(59) => \in4x_H2_reg_n_0_[63]\,
      Q(58) => \in4x_H2_reg_n_0_[62]\,
      Q(57) => \in4x_H2_reg_n_0_[61]\,
      Q(56) => \in4x_H2_reg_n_0_[60]\,
      Q(55) => \in4x_H2_reg_n_0_[59]\,
      Q(54) => \in4x_H2_reg_n_0_[58]\,
      Q(53) => \in4x_H2_reg_n_0_[57]\,
      Q(52) => \in4x_H2_reg_n_0_[56]\,
      Q(51) => \in4x_H2_reg_n_0_[55]\,
      Q(50) => \in4x_H2_reg_n_0_[54]\,
      Q(49) => \in4x_H2_reg_n_0_[53]\,
      Q(48) => \in4x_H2_reg_n_0_[52]\,
      Q(47) => \in4x_H2_reg_n_0_[51]\,
      Q(46) => \in4x_H2_reg_n_0_[50]\,
      Q(45) => \in4x_H2_reg_n_0_[49]\,
      Q(44) => \in4x_H2_reg_n_0_[48]\,
      Q(43) => \in4x_H2_reg_n_0_[47]\,
      Q(42) => \in4x_H2_reg_n_0_[46]\,
      Q(41) => \in4x_H2_reg_n_0_[45]\,
      Q(40) => \in4x_H2_reg_n_0_[44]\,
      Q(39) => \in4x_H2_reg_n_0_[43]\,
      Q(38) => \in4x_H2_reg_n_0_[42]\,
      Q(37) => \in4x_H2_reg_n_0_[41]\,
      Q(36) => \in4x_H2_reg_n_0_[40]\,
      Q(35) => \in4x_H2_reg_n_0_[39]\,
      Q(34) => \in4x_H2_reg_n_0_[38]\,
      Q(33) => \in4x_H2_reg_n_0_[37]\,
      Q(32) => \in4x_H2_reg_n_0_[36]\,
      Q(31) => \in4x_H2_reg_n_0_[35]\,
      Q(30) => \in4x_H2_reg_n_0_[34]\,
      Q(29) => \in4x_H2_reg_n_0_[33]\,
      Q(28) => \in4x_H2_reg_n_0_[32]\,
      Q(27) => \in4x_H2_reg_n_0_[31]\,
      Q(26) => \in4x_H2_reg_n_0_[30]\,
      Q(25) => \in4x_H2_reg_n_0_[29]\,
      Q(24) => \in4x_H2_reg_n_0_[28]\,
      Q(23) => \in4x_H2_reg_n_0_[27]\,
      Q(22) => \in4x_H2_reg_n_0_[26]\,
      Q(21) => \in4x_H2_reg_n_0_[25]\,
      Q(20) => \in4x_H2_reg_n_0_[24]\,
      Q(19) => \in4x_H2_reg_n_0_[23]\,
      Q(18) => \in4x_H2_reg_n_0_[22]\,
      Q(17) => \in4x_H2_reg_n_0_[21]\,
      Q(16) => \in4x_H2_reg_n_0_[20]\,
      Q(15) => \in4x_H2_reg_n_0_[19]\,
      Q(14) => \in4x_H2_reg_n_0_[18]\,
      Q(13) => \in4x_H2_reg_n_0_[17]\,
      Q(12) => \in4x_H2_reg_n_0_[16]\,
      Q(11) => \in4x_H2_reg_n_0_[15]\,
      Q(10) => \in4x_H2_reg_n_0_[14]\,
      Q(9) => \in4x_H2_reg_n_0_[13]\,
      Q(8) => \in4x_H2_reg_n_0_[12]\,
      Q(7) => \in4x_H2_reg_n_0_[11]\,
      Q(6) => \in4x_H2_reg_n_0_[10]\,
      Q(5) => \in4x_H2_reg_n_0_[9]\,
      Q(4) => \in4x_H2_reg_n_0_[8]\,
      Q(3) => \in4x_H2_reg_n_0_[7]\,
      Q(2) => \in4x_H2_reg_n_0_[6]\,
      Q(1) => \in4x_H2_reg_n_0_[5]\,
      Q(0) => \in4x_H2_reg_n_0_[4]\,
      \result_DDR_H2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_DDR_H2_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_DDR_H2_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_rising_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38
     port map (
      D(15 downto 0) => in_DDR_I1(15 downto 0),
      Q(69) => \in4x_I1_reg_n_0_[73]\,
      Q(68) => \in4x_I1_reg_n_0_[72]\,
      Q(67) => \in4x_I1_reg_n_0_[71]\,
      Q(66) => \in4x_I1_reg_n_0_[70]\,
      Q(65) => \in4x_I1_reg_n_0_[69]\,
      Q(64) => \in4x_I1_reg_n_0_[68]\,
      Q(63) => \in4x_I1_reg_n_0_[67]\,
      Q(62) => \in4x_I1_reg_n_0_[66]\,
      Q(61) => \in4x_I1_reg_n_0_[65]\,
      Q(60) => \in4x_I1_reg_n_0_[64]\,
      Q(59) => \in4x_I1_reg_n_0_[63]\,
      Q(58) => \in4x_I1_reg_n_0_[62]\,
      Q(57) => \in4x_I1_reg_n_0_[61]\,
      Q(56) => \in4x_I1_reg_n_0_[60]\,
      Q(55) => \in4x_I1_reg_n_0_[59]\,
      Q(54) => \in4x_I1_reg_n_0_[58]\,
      Q(53) => \in4x_I1_reg_n_0_[57]\,
      Q(52) => \in4x_I1_reg_n_0_[56]\,
      Q(51) => \in4x_I1_reg_n_0_[55]\,
      Q(50) => \in4x_I1_reg_n_0_[54]\,
      Q(49) => \in4x_I1_reg_n_0_[53]\,
      Q(48) => \in4x_I1_reg_n_0_[52]\,
      Q(47) => \in4x_I1_reg_n_0_[51]\,
      Q(46) => \in4x_I1_reg_n_0_[50]\,
      Q(45) => \in4x_I1_reg_n_0_[49]\,
      Q(44) => \in4x_I1_reg_n_0_[48]\,
      Q(43) => \in4x_I1_reg_n_0_[47]\,
      Q(42) => \in4x_I1_reg_n_0_[46]\,
      Q(41) => \in4x_I1_reg_n_0_[45]\,
      Q(40) => \in4x_I1_reg_n_0_[44]\,
      Q(39) => \in4x_I1_reg_n_0_[43]\,
      Q(38) => \in4x_I1_reg_n_0_[42]\,
      Q(37) => \in4x_I1_reg_n_0_[41]\,
      Q(36) => \in4x_I1_reg_n_0_[40]\,
      Q(35) => \in4x_I1_reg_n_0_[39]\,
      Q(34) => \in4x_I1_reg_n_0_[38]\,
      Q(33) => \in4x_I1_reg_n_0_[37]\,
      Q(32) => \in4x_I1_reg_n_0_[36]\,
      Q(31) => \in4x_I1_reg_n_0_[35]\,
      Q(30) => \in4x_I1_reg_n_0_[34]\,
      Q(29) => \in4x_I1_reg_n_0_[33]\,
      Q(28) => \in4x_I1_reg_n_0_[32]\,
      Q(27) => \in4x_I1_reg_n_0_[31]\,
      Q(26) => \in4x_I1_reg_n_0_[30]\,
      Q(25) => \in4x_I1_reg_n_0_[29]\,
      Q(24) => \in4x_I1_reg_n_0_[28]\,
      Q(23) => \in4x_I1_reg_n_0_[27]\,
      Q(22) => \in4x_I1_reg_n_0_[26]\,
      Q(21) => \in4x_I1_reg_n_0_[25]\,
      Q(20) => \in4x_I1_reg_n_0_[24]\,
      Q(19) => \in4x_I1_reg_n_0_[23]\,
      Q(18) => \in4x_I1_reg_n_0_[22]\,
      Q(17) => \in4x_I1_reg_n_0_[21]\,
      Q(16) => \in4x_I1_reg_n_0_[20]\,
      Q(15) => \in4x_I1_reg_n_0_[19]\,
      Q(14) => \in4x_I1_reg_n_0_[18]\,
      Q(13) => \in4x_I1_reg_n_0_[17]\,
      Q(12) => \in4x_I1_reg_n_0_[16]\,
      Q(11) => \in4x_I1_reg_n_0_[15]\,
      Q(10) => \in4x_I1_reg_n_0_[14]\,
      Q(9) => \in4x_I1_reg_n_0_[13]\,
      Q(8) => \in4x_I1_reg_n_0_[12]\,
      Q(7) => \in4x_I1_reg_n_0_[11]\,
      Q(6) => \in4x_I1_reg_n_0_[10]\,
      Q(5) => \in4x_I1_reg_n_0_[9]\,
      Q(4) => \in4x_I1_reg_n_0_[8]\,
      Q(3) => \in4x_I1_reg_n_0_[7]\,
      Q(2) => \in4x_I1_reg_n_0_[6]\,
      Q(1) => \in4x_I1_reg_n_0_[5]\,
      Q(0) => \in4x_I1_reg_n_0_[4]\,
      \result_DDR_I1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_I1_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_DDR_I1_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_DDR_I1_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_DDR_I1_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_rising_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39
     port map (
      D(15 downto 0) => in_DDR_I2(15 downto 0),
      Q(69) => \in4x_I2_reg_n_0_[73]\,
      Q(68) => \in4x_I2_reg_n_0_[72]\,
      Q(67) => \in4x_I2_reg_n_0_[71]\,
      Q(66) => \in4x_I2_reg_n_0_[70]\,
      Q(65) => \in4x_I2_reg_n_0_[69]\,
      Q(64) => \in4x_I2_reg_n_0_[68]\,
      Q(63) => \in4x_I2_reg_n_0_[67]\,
      Q(62) => \in4x_I2_reg_n_0_[66]\,
      Q(61) => \in4x_I2_reg_n_0_[65]\,
      Q(60) => \in4x_I2_reg_n_0_[64]\,
      Q(59) => \in4x_I2_reg_n_0_[63]\,
      Q(58) => \in4x_I2_reg_n_0_[62]\,
      Q(57) => \in4x_I2_reg_n_0_[61]\,
      Q(56) => \in4x_I2_reg_n_0_[60]\,
      Q(55) => \in4x_I2_reg_n_0_[59]\,
      Q(54) => \in4x_I2_reg_n_0_[58]\,
      Q(53) => \in4x_I2_reg_n_0_[57]\,
      Q(52) => \in4x_I2_reg_n_0_[56]\,
      Q(51) => \in4x_I2_reg_n_0_[55]\,
      Q(50) => \in4x_I2_reg_n_0_[54]\,
      Q(49) => \in4x_I2_reg_n_0_[53]\,
      Q(48) => \in4x_I2_reg_n_0_[52]\,
      Q(47) => \in4x_I2_reg_n_0_[51]\,
      Q(46) => \in4x_I2_reg_n_0_[50]\,
      Q(45) => \in4x_I2_reg_n_0_[49]\,
      Q(44) => \in4x_I2_reg_n_0_[48]\,
      Q(43) => \in4x_I2_reg_n_0_[47]\,
      Q(42) => \in4x_I2_reg_n_0_[46]\,
      Q(41) => \in4x_I2_reg_n_0_[45]\,
      Q(40) => \in4x_I2_reg_n_0_[44]\,
      Q(39) => \in4x_I2_reg_n_0_[43]\,
      Q(38) => \in4x_I2_reg_n_0_[42]\,
      Q(37) => \in4x_I2_reg_n_0_[41]\,
      Q(36) => \in4x_I2_reg_n_0_[40]\,
      Q(35) => \in4x_I2_reg_n_0_[39]\,
      Q(34) => \in4x_I2_reg_n_0_[38]\,
      Q(33) => \in4x_I2_reg_n_0_[37]\,
      Q(32) => \in4x_I2_reg_n_0_[36]\,
      Q(31) => \in4x_I2_reg_n_0_[35]\,
      Q(30) => \in4x_I2_reg_n_0_[34]\,
      Q(29) => \in4x_I2_reg_n_0_[33]\,
      Q(28) => \in4x_I2_reg_n_0_[32]\,
      Q(27) => \in4x_I2_reg_n_0_[31]\,
      Q(26) => \in4x_I2_reg_n_0_[30]\,
      Q(25) => \in4x_I2_reg_n_0_[29]\,
      Q(24) => \in4x_I2_reg_n_0_[28]\,
      Q(23) => \in4x_I2_reg_n_0_[27]\,
      Q(22) => \in4x_I2_reg_n_0_[26]\,
      Q(21) => \in4x_I2_reg_n_0_[25]\,
      Q(20) => \in4x_I2_reg_n_0_[24]\,
      Q(19) => \in4x_I2_reg_n_0_[23]\,
      Q(18) => \in4x_I2_reg_n_0_[22]\,
      Q(17) => \in4x_I2_reg_n_0_[21]\,
      Q(16) => \in4x_I2_reg_n_0_[20]\,
      Q(15) => \in4x_I2_reg_n_0_[19]\,
      Q(14) => \in4x_I2_reg_n_0_[18]\,
      Q(13) => \in4x_I2_reg_n_0_[17]\,
      Q(12) => \in4x_I2_reg_n_0_[16]\,
      Q(11) => \in4x_I2_reg_n_0_[15]\,
      Q(10) => \in4x_I2_reg_n_0_[14]\,
      Q(9) => \in4x_I2_reg_n_0_[13]\,
      Q(8) => \in4x_I2_reg_n_0_[12]\,
      Q(7) => \in4x_I2_reg_n_0_[11]\,
      Q(6) => \in4x_I2_reg_n_0_[10]\,
      Q(5) => \in4x_I2_reg_n_0_[9]\,
      Q(4) => \in4x_I2_reg_n_0_[8]\,
      Q(3) => \in4x_I2_reg_n_0_[7]\,
      Q(2) => \in4x_I2_reg_n_0_[6]\,
      Q(1) => \in4x_I2_reg_n_0_[5]\,
      Q(0) => \in4x_I2_reg_n_0_[4]\,
      \result_DDR_I2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_I2_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_DDR_I2_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_DDR_I2_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_DDR_I2_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_rising_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40
     port map (
      D(15 downto 0) => in_DDR_J1(15 downto 0),
      Q(69) => \in4x_J1_reg_n_0_[73]\,
      Q(68) => \in4x_J1_reg_n_0_[72]\,
      Q(67) => \in4x_J1_reg_n_0_[71]\,
      Q(66) => \in4x_J1_reg_n_0_[70]\,
      Q(65) => \in4x_J1_reg_n_0_[69]\,
      Q(64) => \in4x_J1_reg_n_0_[68]\,
      Q(63) => \in4x_J1_reg_n_0_[67]\,
      Q(62) => \in4x_J1_reg_n_0_[66]\,
      Q(61) => \in4x_J1_reg_n_0_[65]\,
      Q(60) => \in4x_J1_reg_n_0_[64]\,
      Q(59) => \in4x_J1_reg_n_0_[63]\,
      Q(58) => \in4x_J1_reg_n_0_[62]\,
      Q(57) => \in4x_J1_reg_n_0_[61]\,
      Q(56) => \in4x_J1_reg_n_0_[60]\,
      Q(55) => \in4x_J1_reg_n_0_[59]\,
      Q(54) => \in4x_J1_reg_n_0_[58]\,
      Q(53) => \in4x_J1_reg_n_0_[57]\,
      Q(52) => \in4x_J1_reg_n_0_[56]\,
      Q(51) => \in4x_J1_reg_n_0_[55]\,
      Q(50) => \in4x_J1_reg_n_0_[54]\,
      Q(49) => \in4x_J1_reg_n_0_[53]\,
      Q(48) => \in4x_J1_reg_n_0_[52]\,
      Q(47) => \in4x_J1_reg_n_0_[51]\,
      Q(46) => \in4x_J1_reg_n_0_[50]\,
      Q(45) => \in4x_J1_reg_n_0_[49]\,
      Q(44) => \in4x_J1_reg_n_0_[48]\,
      Q(43) => \in4x_J1_reg_n_0_[47]\,
      Q(42) => \in4x_J1_reg_n_0_[46]\,
      Q(41) => \in4x_J1_reg_n_0_[45]\,
      Q(40) => \in4x_J1_reg_n_0_[44]\,
      Q(39) => \in4x_J1_reg_n_0_[43]\,
      Q(38) => \in4x_J1_reg_n_0_[42]\,
      Q(37) => \in4x_J1_reg_n_0_[41]\,
      Q(36) => \in4x_J1_reg_n_0_[40]\,
      Q(35) => \in4x_J1_reg_n_0_[39]\,
      Q(34) => \in4x_J1_reg_n_0_[38]\,
      Q(33) => \in4x_J1_reg_n_0_[37]\,
      Q(32) => \in4x_J1_reg_n_0_[36]\,
      Q(31) => \in4x_J1_reg_n_0_[35]\,
      Q(30) => \in4x_J1_reg_n_0_[34]\,
      Q(29) => \in4x_J1_reg_n_0_[33]\,
      Q(28) => \in4x_J1_reg_n_0_[32]\,
      Q(27) => \in4x_J1_reg_n_0_[31]\,
      Q(26) => \in4x_J1_reg_n_0_[30]\,
      Q(25) => \in4x_J1_reg_n_0_[29]\,
      Q(24) => \in4x_J1_reg_n_0_[28]\,
      Q(23) => \in4x_J1_reg_n_0_[27]\,
      Q(22) => \in4x_J1_reg_n_0_[26]\,
      Q(21) => \in4x_J1_reg_n_0_[25]\,
      Q(20) => \in4x_J1_reg_n_0_[24]\,
      Q(19) => \in4x_J1_reg_n_0_[23]\,
      Q(18) => \in4x_J1_reg_n_0_[22]\,
      Q(17) => \in4x_J1_reg_n_0_[21]\,
      Q(16) => \in4x_J1_reg_n_0_[20]\,
      Q(15) => \in4x_J1_reg_n_0_[19]\,
      Q(14) => \in4x_J1_reg_n_0_[18]\,
      Q(13) => \in4x_J1_reg_n_0_[17]\,
      Q(12) => \in4x_J1_reg_n_0_[16]\,
      Q(11) => \in4x_J1_reg_n_0_[15]\,
      Q(10) => \in4x_J1_reg_n_0_[14]\,
      Q(9) => \in4x_J1_reg_n_0_[13]\,
      Q(8) => \in4x_J1_reg_n_0_[12]\,
      Q(7) => \in4x_J1_reg_n_0_[11]\,
      Q(6) => \in4x_J1_reg_n_0_[10]\,
      Q(5) => \in4x_J1_reg_n_0_[9]\,
      Q(4) => \in4x_J1_reg_n_0_[8]\,
      Q(3) => \in4x_J1_reg_n_0_[7]\,
      Q(2) => \in4x_J1_reg_n_0_[6]\,
      Q(1) => \in4x_J1_reg_n_0_[5]\,
      Q(0) => \in4x_J1_reg_n_0_[4]\,
      \result_DDR_J1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_DDR_J1_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_DDR_J1_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_DDR_J1_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_rising_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41
     port map (
      D(15 downto 0) => in_DDR_A2(15 downto 0),
      Q(69) => \in4x_A2_reg_n_0_[73]\,
      Q(68) => \in4x_A2_reg_n_0_[72]\,
      Q(67) => \in4x_A2_reg_n_0_[71]\,
      Q(66) => \in4x_A2_reg_n_0_[70]\,
      Q(65) => \in4x_A2_reg_n_0_[69]\,
      Q(64) => \in4x_A2_reg_n_0_[68]\,
      Q(63) => \in4x_A2_reg_n_0_[67]\,
      Q(62) => \in4x_A2_reg_n_0_[66]\,
      Q(61) => \in4x_A2_reg_n_0_[65]\,
      Q(60) => \in4x_A2_reg_n_0_[64]\,
      Q(59) => \in4x_A2_reg_n_0_[63]\,
      Q(58) => \in4x_A2_reg_n_0_[62]\,
      Q(57) => \in4x_A2_reg_n_0_[61]\,
      Q(56) => \in4x_A2_reg_n_0_[60]\,
      Q(55) => \in4x_A2_reg_n_0_[59]\,
      Q(54) => \in4x_A2_reg_n_0_[58]\,
      Q(53) => \in4x_A2_reg_n_0_[57]\,
      Q(52) => \in4x_A2_reg_n_0_[56]\,
      Q(51) => \in4x_A2_reg_n_0_[55]\,
      Q(50) => \in4x_A2_reg_n_0_[54]\,
      Q(49) => \in4x_A2_reg_n_0_[53]\,
      Q(48) => \in4x_A2_reg_n_0_[52]\,
      Q(47) => \in4x_A2_reg_n_0_[51]\,
      Q(46) => \in4x_A2_reg_n_0_[50]\,
      Q(45) => \in4x_A2_reg_n_0_[49]\,
      Q(44) => \in4x_A2_reg_n_0_[48]\,
      Q(43) => \in4x_A2_reg_n_0_[47]\,
      Q(42) => \in4x_A2_reg_n_0_[46]\,
      Q(41) => \in4x_A2_reg_n_0_[45]\,
      Q(40) => \in4x_A2_reg_n_0_[44]\,
      Q(39) => \in4x_A2_reg_n_0_[43]\,
      Q(38) => \in4x_A2_reg_n_0_[42]\,
      Q(37) => \in4x_A2_reg_n_0_[41]\,
      Q(36) => \in4x_A2_reg_n_0_[40]\,
      Q(35) => \in4x_A2_reg_n_0_[39]\,
      Q(34) => \in4x_A2_reg_n_0_[38]\,
      Q(33) => \in4x_A2_reg_n_0_[37]\,
      Q(32) => \in4x_A2_reg_n_0_[36]\,
      Q(31) => \in4x_A2_reg_n_0_[35]\,
      Q(30) => \in4x_A2_reg_n_0_[34]\,
      Q(29) => \in4x_A2_reg_n_0_[33]\,
      Q(28) => \in4x_A2_reg_n_0_[32]\,
      Q(27) => \in4x_A2_reg_n_0_[31]\,
      Q(26) => \in4x_A2_reg_n_0_[30]\,
      Q(25) => \in4x_A2_reg_n_0_[29]\,
      Q(24) => \in4x_A2_reg_n_0_[28]\,
      Q(23) => \in4x_A2_reg_n_0_[27]\,
      Q(22) => \in4x_A2_reg_n_0_[26]\,
      Q(21) => \in4x_A2_reg_n_0_[25]\,
      Q(20) => \in4x_A2_reg_n_0_[24]\,
      Q(19) => \in4x_A2_reg_n_0_[23]\,
      Q(18) => \in4x_A2_reg_n_0_[22]\,
      Q(17) => \in4x_A2_reg_n_0_[21]\,
      Q(16) => \in4x_A2_reg_n_0_[20]\,
      Q(15) => \in4x_A2_reg_n_0_[19]\,
      Q(14) => \in4x_A2_reg_n_0_[18]\,
      Q(13) => \in4x_A2_reg_n_0_[17]\,
      Q(12) => \in4x_A2_reg_n_0_[16]\,
      Q(11) => \in4x_A2_reg_n_0_[15]\,
      Q(10) => \in4x_A2_reg_n_0_[14]\,
      Q(9) => \in4x_A2_reg_n_0_[13]\,
      Q(8) => \in4x_A2_reg_n_0_[12]\,
      Q(7) => \in4x_A2_reg_n_0_[11]\,
      Q(6) => \in4x_A2_reg_n_0_[10]\,
      Q(5) => \in4x_A2_reg_n_0_[9]\,
      Q(4) => \in4x_A2_reg_n_0_[8]\,
      Q(3) => \in4x_A2_reg_n_0_[7]\,
      Q(2) => \in4x_A2_reg_n_0_[6]\,
      Q(1) => \in4x_A2_reg_n_0_[5]\,
      Q(0) => \in4x_A2_reg_n_0_[4]\,
      \result_DDR_A2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_A2_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_DDR_A2_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_DDR_A2_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_rising_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42
     port map (
      D(15 downto 0) => in_DDR_J2(15 downto 0),
      Q(69) => \in4x_J2_reg_n_0_[73]\,
      Q(68) => \in4x_J2_reg_n_0_[72]\,
      Q(67) => \in4x_J2_reg_n_0_[71]\,
      Q(66) => \in4x_J2_reg_n_0_[70]\,
      Q(65) => \in4x_J2_reg_n_0_[69]\,
      Q(64) => \in4x_J2_reg_n_0_[68]\,
      Q(63) => \in4x_J2_reg_n_0_[67]\,
      Q(62) => \in4x_J2_reg_n_0_[66]\,
      Q(61) => \in4x_J2_reg_n_0_[65]\,
      Q(60) => \in4x_J2_reg_n_0_[64]\,
      Q(59) => \in4x_J2_reg_n_0_[63]\,
      Q(58) => \in4x_J2_reg_n_0_[62]\,
      Q(57) => \in4x_J2_reg_n_0_[61]\,
      Q(56) => \in4x_J2_reg_n_0_[60]\,
      Q(55) => \in4x_J2_reg_n_0_[59]\,
      Q(54) => \in4x_J2_reg_n_0_[58]\,
      Q(53) => \in4x_J2_reg_n_0_[57]\,
      Q(52) => \in4x_J2_reg_n_0_[56]\,
      Q(51) => \in4x_J2_reg_n_0_[55]\,
      Q(50) => \in4x_J2_reg_n_0_[54]\,
      Q(49) => \in4x_J2_reg_n_0_[53]\,
      Q(48) => \in4x_J2_reg_n_0_[52]\,
      Q(47) => \in4x_J2_reg_n_0_[51]\,
      Q(46) => \in4x_J2_reg_n_0_[50]\,
      Q(45) => \in4x_J2_reg_n_0_[49]\,
      Q(44) => \in4x_J2_reg_n_0_[48]\,
      Q(43) => \in4x_J2_reg_n_0_[47]\,
      Q(42) => \in4x_J2_reg_n_0_[46]\,
      Q(41) => \in4x_J2_reg_n_0_[45]\,
      Q(40) => \in4x_J2_reg_n_0_[44]\,
      Q(39) => \in4x_J2_reg_n_0_[43]\,
      Q(38) => \in4x_J2_reg_n_0_[42]\,
      Q(37) => \in4x_J2_reg_n_0_[41]\,
      Q(36) => \in4x_J2_reg_n_0_[40]\,
      Q(35) => \in4x_J2_reg_n_0_[39]\,
      Q(34) => \in4x_J2_reg_n_0_[38]\,
      Q(33) => \in4x_J2_reg_n_0_[37]\,
      Q(32) => \in4x_J2_reg_n_0_[36]\,
      Q(31) => \in4x_J2_reg_n_0_[35]\,
      Q(30) => \in4x_J2_reg_n_0_[34]\,
      Q(29) => \in4x_J2_reg_n_0_[33]\,
      Q(28) => \in4x_J2_reg_n_0_[32]\,
      Q(27) => \in4x_J2_reg_n_0_[31]\,
      Q(26) => \in4x_J2_reg_n_0_[30]\,
      Q(25) => \in4x_J2_reg_n_0_[29]\,
      Q(24) => \in4x_J2_reg_n_0_[28]\,
      Q(23) => \in4x_J2_reg_n_0_[27]\,
      Q(22) => \in4x_J2_reg_n_0_[26]\,
      Q(21) => \in4x_J2_reg_n_0_[25]\,
      Q(20) => \in4x_J2_reg_n_0_[24]\,
      Q(19) => \in4x_J2_reg_n_0_[23]\,
      Q(18) => \in4x_J2_reg_n_0_[22]\,
      Q(17) => \in4x_J2_reg_n_0_[21]\,
      Q(16) => \in4x_J2_reg_n_0_[20]\,
      Q(15) => \in4x_J2_reg_n_0_[19]\,
      Q(14) => \in4x_J2_reg_n_0_[18]\,
      Q(13) => \in4x_J2_reg_n_0_[17]\,
      Q(12) => \in4x_J2_reg_n_0_[16]\,
      Q(11) => \in4x_J2_reg_n_0_[15]\,
      Q(10) => \in4x_J2_reg_n_0_[14]\,
      Q(9) => \in4x_J2_reg_n_0_[13]\,
      Q(8) => \in4x_J2_reg_n_0_[12]\,
      Q(7) => \in4x_J2_reg_n_0_[11]\,
      Q(6) => \in4x_J2_reg_n_0_[10]\,
      Q(5) => \in4x_J2_reg_n_0_[9]\,
      Q(4) => \in4x_J2_reg_n_0_[8]\,
      Q(3) => \in4x_J2_reg_n_0_[7]\,
      Q(2) => \in4x_J2_reg_n_0_[6]\,
      Q(1) => \in4x_J2_reg_n_0_[5]\,
      Q(0) => \in4x_J2_reg_n_0_[4]\,
      \result_DDR_J2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_DDR_J2_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_DDR_J2_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_DDR_J2_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_rising_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43
     port map (
      D(15 downto 0) => in_DDR_K1(15 downto 0),
      Q(69) => \in4x_K1_reg_n_0_[73]\,
      Q(68) => \in4x_K1_reg_n_0_[72]\,
      Q(67) => \in4x_K1_reg_n_0_[71]\,
      Q(66) => \in4x_K1_reg_n_0_[70]\,
      Q(65) => \in4x_K1_reg_n_0_[69]\,
      Q(64) => \in4x_K1_reg_n_0_[68]\,
      Q(63) => \in4x_K1_reg_n_0_[67]\,
      Q(62) => \in4x_K1_reg_n_0_[66]\,
      Q(61) => \in4x_K1_reg_n_0_[65]\,
      Q(60) => \in4x_K1_reg_n_0_[64]\,
      Q(59) => \in4x_K1_reg_n_0_[63]\,
      Q(58) => \in4x_K1_reg_n_0_[62]\,
      Q(57) => \in4x_K1_reg_n_0_[61]\,
      Q(56) => \in4x_K1_reg_n_0_[60]\,
      Q(55) => \in4x_K1_reg_n_0_[59]\,
      Q(54) => \in4x_K1_reg_n_0_[58]\,
      Q(53) => \in4x_K1_reg_n_0_[57]\,
      Q(52) => \in4x_K1_reg_n_0_[56]\,
      Q(51) => \in4x_K1_reg_n_0_[55]\,
      Q(50) => \in4x_K1_reg_n_0_[54]\,
      Q(49) => \in4x_K1_reg_n_0_[53]\,
      Q(48) => \in4x_K1_reg_n_0_[52]\,
      Q(47) => \in4x_K1_reg_n_0_[51]\,
      Q(46) => \in4x_K1_reg_n_0_[50]\,
      Q(45) => \in4x_K1_reg_n_0_[49]\,
      Q(44) => \in4x_K1_reg_n_0_[48]\,
      Q(43) => \in4x_K1_reg_n_0_[47]\,
      Q(42) => \in4x_K1_reg_n_0_[46]\,
      Q(41) => \in4x_K1_reg_n_0_[45]\,
      Q(40) => \in4x_K1_reg_n_0_[44]\,
      Q(39) => \in4x_K1_reg_n_0_[43]\,
      Q(38) => \in4x_K1_reg_n_0_[42]\,
      Q(37) => \in4x_K1_reg_n_0_[41]\,
      Q(36) => \in4x_K1_reg_n_0_[40]\,
      Q(35) => \in4x_K1_reg_n_0_[39]\,
      Q(34) => \in4x_K1_reg_n_0_[38]\,
      Q(33) => \in4x_K1_reg_n_0_[37]\,
      Q(32) => \in4x_K1_reg_n_0_[36]\,
      Q(31) => \in4x_K1_reg_n_0_[35]\,
      Q(30) => \in4x_K1_reg_n_0_[34]\,
      Q(29) => \in4x_K1_reg_n_0_[33]\,
      Q(28) => \in4x_K1_reg_n_0_[32]\,
      Q(27) => \in4x_K1_reg_n_0_[31]\,
      Q(26) => \in4x_K1_reg_n_0_[30]\,
      Q(25) => \in4x_K1_reg_n_0_[29]\,
      Q(24) => \in4x_K1_reg_n_0_[28]\,
      Q(23) => \in4x_K1_reg_n_0_[27]\,
      Q(22) => \in4x_K1_reg_n_0_[26]\,
      Q(21) => \in4x_K1_reg_n_0_[25]\,
      Q(20) => \in4x_K1_reg_n_0_[24]\,
      Q(19) => \in4x_K1_reg_n_0_[23]\,
      Q(18) => \in4x_K1_reg_n_0_[22]\,
      Q(17) => \in4x_K1_reg_n_0_[21]\,
      Q(16) => \in4x_K1_reg_n_0_[20]\,
      Q(15) => \in4x_K1_reg_n_0_[19]\,
      Q(14) => \in4x_K1_reg_n_0_[18]\,
      Q(13) => \in4x_K1_reg_n_0_[17]\,
      Q(12) => \in4x_K1_reg_n_0_[16]\,
      Q(11) => \in4x_K1_reg_n_0_[15]\,
      Q(10) => \in4x_K1_reg_n_0_[14]\,
      Q(9) => \in4x_K1_reg_n_0_[13]\,
      Q(8) => \in4x_K1_reg_n_0_[12]\,
      Q(7) => \in4x_K1_reg_n_0_[11]\,
      Q(6) => \in4x_K1_reg_n_0_[10]\,
      Q(5) => \in4x_K1_reg_n_0_[9]\,
      Q(4) => \in4x_K1_reg_n_0_[8]\,
      Q(3) => \in4x_K1_reg_n_0_[7]\,
      Q(2) => \in4x_K1_reg_n_0_[6]\,
      Q(1) => \in4x_K1_reg_n_0_[5]\,
      Q(0) => \in4x_K1_reg_n_0_[4]\,
      \result_DDR_K1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_K1_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_DDR_K1_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_DDR_K1_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_DDR_K1_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_rising_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44
     port map (
      D(15 downto 0) => in_DDR_K2(15 downto 0),
      Q(69) => \in4x_K2_reg_n_0_[73]\,
      Q(68) => \in4x_K2_reg_n_0_[72]\,
      Q(67) => \in4x_K2_reg_n_0_[71]\,
      Q(66) => \in4x_K2_reg_n_0_[70]\,
      Q(65) => \in4x_K2_reg_n_0_[69]\,
      Q(64) => \in4x_K2_reg_n_0_[68]\,
      Q(63) => \in4x_K2_reg_n_0_[67]\,
      Q(62) => \in4x_K2_reg_n_0_[66]\,
      Q(61) => \in4x_K2_reg_n_0_[65]\,
      Q(60) => \in4x_K2_reg_n_0_[64]\,
      Q(59) => \in4x_K2_reg_n_0_[63]\,
      Q(58) => \in4x_K2_reg_n_0_[62]\,
      Q(57) => \in4x_K2_reg_n_0_[61]\,
      Q(56) => \in4x_K2_reg_n_0_[60]\,
      Q(55) => \in4x_K2_reg_n_0_[59]\,
      Q(54) => \in4x_K2_reg_n_0_[58]\,
      Q(53) => \in4x_K2_reg_n_0_[57]\,
      Q(52) => \in4x_K2_reg_n_0_[56]\,
      Q(51) => \in4x_K2_reg_n_0_[55]\,
      Q(50) => \in4x_K2_reg_n_0_[54]\,
      Q(49) => \in4x_K2_reg_n_0_[53]\,
      Q(48) => \in4x_K2_reg_n_0_[52]\,
      Q(47) => \in4x_K2_reg_n_0_[51]\,
      Q(46) => \in4x_K2_reg_n_0_[50]\,
      Q(45) => \in4x_K2_reg_n_0_[49]\,
      Q(44) => \in4x_K2_reg_n_0_[48]\,
      Q(43) => \in4x_K2_reg_n_0_[47]\,
      Q(42) => \in4x_K2_reg_n_0_[46]\,
      Q(41) => \in4x_K2_reg_n_0_[45]\,
      Q(40) => \in4x_K2_reg_n_0_[44]\,
      Q(39) => \in4x_K2_reg_n_0_[43]\,
      Q(38) => \in4x_K2_reg_n_0_[42]\,
      Q(37) => \in4x_K2_reg_n_0_[41]\,
      Q(36) => \in4x_K2_reg_n_0_[40]\,
      Q(35) => \in4x_K2_reg_n_0_[39]\,
      Q(34) => \in4x_K2_reg_n_0_[38]\,
      Q(33) => \in4x_K2_reg_n_0_[37]\,
      Q(32) => \in4x_K2_reg_n_0_[36]\,
      Q(31) => \in4x_K2_reg_n_0_[35]\,
      Q(30) => \in4x_K2_reg_n_0_[34]\,
      Q(29) => \in4x_K2_reg_n_0_[33]\,
      Q(28) => \in4x_K2_reg_n_0_[32]\,
      Q(27) => \in4x_K2_reg_n_0_[31]\,
      Q(26) => \in4x_K2_reg_n_0_[30]\,
      Q(25) => \in4x_K2_reg_n_0_[29]\,
      Q(24) => \in4x_K2_reg_n_0_[28]\,
      Q(23) => \in4x_K2_reg_n_0_[27]\,
      Q(22) => \in4x_K2_reg_n_0_[26]\,
      Q(21) => \in4x_K2_reg_n_0_[25]\,
      Q(20) => \in4x_K2_reg_n_0_[24]\,
      Q(19) => \in4x_K2_reg_n_0_[23]\,
      Q(18) => \in4x_K2_reg_n_0_[22]\,
      Q(17) => \in4x_K2_reg_n_0_[21]\,
      Q(16) => \in4x_K2_reg_n_0_[20]\,
      Q(15) => \in4x_K2_reg_n_0_[19]\,
      Q(14) => \in4x_K2_reg_n_0_[18]\,
      Q(13) => \in4x_K2_reg_n_0_[17]\,
      Q(12) => \in4x_K2_reg_n_0_[16]\,
      Q(11) => \in4x_K2_reg_n_0_[15]\,
      Q(10) => \in4x_K2_reg_n_0_[14]\,
      Q(9) => \in4x_K2_reg_n_0_[13]\,
      Q(8) => \in4x_K2_reg_n_0_[12]\,
      Q(7) => \in4x_K2_reg_n_0_[11]\,
      Q(6) => \in4x_K2_reg_n_0_[10]\,
      Q(5) => \in4x_K2_reg_n_0_[9]\,
      Q(4) => \in4x_K2_reg_n_0_[8]\,
      Q(3) => \in4x_K2_reg_n_0_[7]\,
      Q(2) => \in4x_K2_reg_n_0_[6]\,
      Q(1) => \in4x_K2_reg_n_0_[5]\,
      Q(0) => \in4x_K2_reg_n_0_[4]\,
      \result_DDR_K2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_K2_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_DDR_K2_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_DDR_K2_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_DDR_K2_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_rising_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45
     port map (
      D(15 downto 0) => in_DDR_L1(15 downto 0),
      Q(69) => \in4x_L1_reg_n_0_[73]\,
      Q(68) => \in4x_L1_reg_n_0_[72]\,
      Q(67) => \in4x_L1_reg_n_0_[71]\,
      Q(66) => \in4x_L1_reg_n_0_[70]\,
      Q(65) => \in4x_L1_reg_n_0_[69]\,
      Q(64) => \in4x_L1_reg_n_0_[68]\,
      Q(63) => \in4x_L1_reg_n_0_[67]\,
      Q(62) => \in4x_L1_reg_n_0_[66]\,
      Q(61) => \in4x_L1_reg_n_0_[65]\,
      Q(60) => \in4x_L1_reg_n_0_[64]\,
      Q(59) => \in4x_L1_reg_n_0_[63]\,
      Q(58) => \in4x_L1_reg_n_0_[62]\,
      Q(57) => \in4x_L1_reg_n_0_[61]\,
      Q(56) => \in4x_L1_reg_n_0_[60]\,
      Q(55) => \in4x_L1_reg_n_0_[59]\,
      Q(54) => \in4x_L1_reg_n_0_[58]\,
      Q(53) => \in4x_L1_reg_n_0_[57]\,
      Q(52) => \in4x_L1_reg_n_0_[56]\,
      Q(51) => \in4x_L1_reg_n_0_[55]\,
      Q(50) => \in4x_L1_reg_n_0_[54]\,
      Q(49) => \in4x_L1_reg_n_0_[53]\,
      Q(48) => \in4x_L1_reg_n_0_[52]\,
      Q(47) => \in4x_L1_reg_n_0_[51]\,
      Q(46) => \in4x_L1_reg_n_0_[50]\,
      Q(45) => \in4x_L1_reg_n_0_[49]\,
      Q(44) => \in4x_L1_reg_n_0_[48]\,
      Q(43) => \in4x_L1_reg_n_0_[47]\,
      Q(42) => \in4x_L1_reg_n_0_[46]\,
      Q(41) => \in4x_L1_reg_n_0_[45]\,
      Q(40) => \in4x_L1_reg_n_0_[44]\,
      Q(39) => \in4x_L1_reg_n_0_[43]\,
      Q(38) => \in4x_L1_reg_n_0_[42]\,
      Q(37) => \in4x_L1_reg_n_0_[41]\,
      Q(36) => \in4x_L1_reg_n_0_[40]\,
      Q(35) => \in4x_L1_reg_n_0_[39]\,
      Q(34) => \in4x_L1_reg_n_0_[38]\,
      Q(33) => \in4x_L1_reg_n_0_[37]\,
      Q(32) => \in4x_L1_reg_n_0_[36]\,
      Q(31) => \in4x_L1_reg_n_0_[35]\,
      Q(30) => \in4x_L1_reg_n_0_[34]\,
      Q(29) => \in4x_L1_reg_n_0_[33]\,
      Q(28) => \in4x_L1_reg_n_0_[32]\,
      Q(27) => \in4x_L1_reg_n_0_[31]\,
      Q(26) => \in4x_L1_reg_n_0_[30]\,
      Q(25) => \in4x_L1_reg_n_0_[29]\,
      Q(24) => \in4x_L1_reg_n_0_[28]\,
      Q(23) => \in4x_L1_reg_n_0_[27]\,
      Q(22) => \in4x_L1_reg_n_0_[26]\,
      Q(21) => \in4x_L1_reg_n_0_[25]\,
      Q(20) => \in4x_L1_reg_n_0_[24]\,
      Q(19) => \in4x_L1_reg_n_0_[23]\,
      Q(18) => \in4x_L1_reg_n_0_[22]\,
      Q(17) => \in4x_L1_reg_n_0_[21]\,
      Q(16) => \in4x_L1_reg_n_0_[20]\,
      Q(15) => \in4x_L1_reg_n_0_[19]\,
      Q(14) => \in4x_L1_reg_n_0_[18]\,
      Q(13) => \in4x_L1_reg_n_0_[17]\,
      Q(12) => \in4x_L1_reg_n_0_[16]\,
      Q(11) => \in4x_L1_reg_n_0_[15]\,
      Q(10) => \in4x_L1_reg_n_0_[14]\,
      Q(9) => \in4x_L1_reg_n_0_[13]\,
      Q(8) => \in4x_L1_reg_n_0_[12]\,
      Q(7) => \in4x_L1_reg_n_0_[11]\,
      Q(6) => \in4x_L1_reg_n_0_[10]\,
      Q(5) => \in4x_L1_reg_n_0_[9]\,
      Q(4) => \in4x_L1_reg_n_0_[8]\,
      Q(3) => \in4x_L1_reg_n_0_[7]\,
      Q(2) => \in4x_L1_reg_n_0_[6]\,
      Q(1) => \in4x_L1_reg_n_0_[5]\,
      Q(0) => \in4x_L1_reg_n_0_[4]\,
      \result_DDR_L1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_DDR_L1_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_DDR_L1_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_DDR_L1_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_rising_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46
     port map (
      D(15 downto 0) => in_DDR_L2(15 downto 0),
      Q(69) => \in4x_L2_reg_n_0_[73]\,
      Q(68) => \in4x_L2_reg_n_0_[72]\,
      Q(67) => \in4x_L2_reg_n_0_[71]\,
      Q(66) => \in4x_L2_reg_n_0_[70]\,
      Q(65) => \in4x_L2_reg_n_0_[69]\,
      Q(64) => \in4x_L2_reg_n_0_[68]\,
      Q(63) => \in4x_L2_reg_n_0_[67]\,
      Q(62) => \in4x_L2_reg_n_0_[66]\,
      Q(61) => \in4x_L2_reg_n_0_[65]\,
      Q(60) => \in4x_L2_reg_n_0_[64]\,
      Q(59) => \in4x_L2_reg_n_0_[63]\,
      Q(58) => \in4x_L2_reg_n_0_[62]\,
      Q(57) => \in4x_L2_reg_n_0_[61]\,
      Q(56) => \in4x_L2_reg_n_0_[60]\,
      Q(55) => \in4x_L2_reg_n_0_[59]\,
      Q(54) => \in4x_L2_reg_n_0_[58]\,
      Q(53) => \in4x_L2_reg_n_0_[57]\,
      Q(52) => \in4x_L2_reg_n_0_[56]\,
      Q(51) => \in4x_L2_reg_n_0_[55]\,
      Q(50) => \in4x_L2_reg_n_0_[54]\,
      Q(49) => \in4x_L2_reg_n_0_[53]\,
      Q(48) => \in4x_L2_reg_n_0_[52]\,
      Q(47) => \in4x_L2_reg_n_0_[51]\,
      Q(46) => \in4x_L2_reg_n_0_[50]\,
      Q(45) => \in4x_L2_reg_n_0_[49]\,
      Q(44) => \in4x_L2_reg_n_0_[48]\,
      Q(43) => \in4x_L2_reg_n_0_[47]\,
      Q(42) => \in4x_L2_reg_n_0_[46]\,
      Q(41) => \in4x_L2_reg_n_0_[45]\,
      Q(40) => \in4x_L2_reg_n_0_[44]\,
      Q(39) => \in4x_L2_reg_n_0_[43]\,
      Q(38) => \in4x_L2_reg_n_0_[42]\,
      Q(37) => \in4x_L2_reg_n_0_[41]\,
      Q(36) => \in4x_L2_reg_n_0_[40]\,
      Q(35) => \in4x_L2_reg_n_0_[39]\,
      Q(34) => \in4x_L2_reg_n_0_[38]\,
      Q(33) => \in4x_L2_reg_n_0_[37]\,
      Q(32) => \in4x_L2_reg_n_0_[36]\,
      Q(31) => \in4x_L2_reg_n_0_[35]\,
      Q(30) => \in4x_L2_reg_n_0_[34]\,
      Q(29) => \in4x_L2_reg_n_0_[33]\,
      Q(28) => \in4x_L2_reg_n_0_[32]\,
      Q(27) => \in4x_L2_reg_n_0_[31]\,
      Q(26) => \in4x_L2_reg_n_0_[30]\,
      Q(25) => \in4x_L2_reg_n_0_[29]\,
      Q(24) => \in4x_L2_reg_n_0_[28]\,
      Q(23) => \in4x_L2_reg_n_0_[27]\,
      Q(22) => \in4x_L2_reg_n_0_[26]\,
      Q(21) => \in4x_L2_reg_n_0_[25]\,
      Q(20) => \in4x_L2_reg_n_0_[24]\,
      Q(19) => \in4x_L2_reg_n_0_[23]\,
      Q(18) => \in4x_L2_reg_n_0_[22]\,
      Q(17) => \in4x_L2_reg_n_0_[21]\,
      Q(16) => \in4x_L2_reg_n_0_[20]\,
      Q(15) => \in4x_L2_reg_n_0_[19]\,
      Q(14) => \in4x_L2_reg_n_0_[18]\,
      Q(13) => \in4x_L2_reg_n_0_[17]\,
      Q(12) => \in4x_L2_reg_n_0_[16]\,
      Q(11) => \in4x_L2_reg_n_0_[15]\,
      Q(10) => \in4x_L2_reg_n_0_[14]\,
      Q(9) => \in4x_L2_reg_n_0_[13]\,
      Q(8) => \in4x_L2_reg_n_0_[12]\,
      Q(7) => \in4x_L2_reg_n_0_[11]\,
      Q(6) => \in4x_L2_reg_n_0_[10]\,
      Q(5) => \in4x_L2_reg_n_0_[9]\,
      Q(4) => \in4x_L2_reg_n_0_[8]\,
      Q(3) => \in4x_L2_reg_n_0_[7]\,
      Q(2) => \in4x_L2_reg_n_0_[6]\,
      Q(1) => \in4x_L2_reg_n_0_[5]\,
      Q(0) => \in4x_L2_reg_n_0_[4]\,
      \result_DDR_L2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_DDR_L2_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_DDR_L2_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_DDR_L2_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_rising_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47
     port map (
      D(15 downto 0) => in_DDR_M1(15 downto 0),
      Q(69) => \in4x_M1_reg_n_0_[73]\,
      Q(68) => \in4x_M1_reg_n_0_[72]\,
      Q(67) => \in4x_M1_reg_n_0_[71]\,
      Q(66) => \in4x_M1_reg_n_0_[70]\,
      Q(65) => \in4x_M1_reg_n_0_[69]\,
      Q(64) => \in4x_M1_reg_n_0_[68]\,
      Q(63) => \in4x_M1_reg_n_0_[67]\,
      Q(62) => \in4x_M1_reg_n_0_[66]\,
      Q(61) => \in4x_M1_reg_n_0_[65]\,
      Q(60) => \in4x_M1_reg_n_0_[64]\,
      Q(59) => \in4x_M1_reg_n_0_[63]\,
      Q(58) => \in4x_M1_reg_n_0_[62]\,
      Q(57) => \in4x_M1_reg_n_0_[61]\,
      Q(56) => \in4x_M1_reg_n_0_[60]\,
      Q(55) => \in4x_M1_reg_n_0_[59]\,
      Q(54) => \in4x_M1_reg_n_0_[58]\,
      Q(53) => \in4x_M1_reg_n_0_[57]\,
      Q(52) => \in4x_M1_reg_n_0_[56]\,
      Q(51) => \in4x_M1_reg_n_0_[55]\,
      Q(50) => \in4x_M1_reg_n_0_[54]\,
      Q(49) => \in4x_M1_reg_n_0_[53]\,
      Q(48) => \in4x_M1_reg_n_0_[52]\,
      Q(47) => \in4x_M1_reg_n_0_[51]\,
      Q(46) => \in4x_M1_reg_n_0_[50]\,
      Q(45) => \in4x_M1_reg_n_0_[49]\,
      Q(44) => \in4x_M1_reg_n_0_[48]\,
      Q(43) => \in4x_M1_reg_n_0_[47]\,
      Q(42) => \in4x_M1_reg_n_0_[46]\,
      Q(41) => \in4x_M1_reg_n_0_[45]\,
      Q(40) => \in4x_M1_reg_n_0_[44]\,
      Q(39) => \in4x_M1_reg_n_0_[43]\,
      Q(38) => \in4x_M1_reg_n_0_[42]\,
      Q(37) => \in4x_M1_reg_n_0_[41]\,
      Q(36) => \in4x_M1_reg_n_0_[40]\,
      Q(35) => \in4x_M1_reg_n_0_[39]\,
      Q(34) => \in4x_M1_reg_n_0_[38]\,
      Q(33) => \in4x_M1_reg_n_0_[37]\,
      Q(32) => \in4x_M1_reg_n_0_[36]\,
      Q(31) => \in4x_M1_reg_n_0_[35]\,
      Q(30) => \in4x_M1_reg_n_0_[34]\,
      Q(29) => \in4x_M1_reg_n_0_[33]\,
      Q(28) => \in4x_M1_reg_n_0_[32]\,
      Q(27) => \in4x_M1_reg_n_0_[31]\,
      Q(26) => \in4x_M1_reg_n_0_[30]\,
      Q(25) => \in4x_M1_reg_n_0_[29]\,
      Q(24) => \in4x_M1_reg_n_0_[28]\,
      Q(23) => \in4x_M1_reg_n_0_[27]\,
      Q(22) => \in4x_M1_reg_n_0_[26]\,
      Q(21) => \in4x_M1_reg_n_0_[25]\,
      Q(20) => \in4x_M1_reg_n_0_[24]\,
      Q(19) => \in4x_M1_reg_n_0_[23]\,
      Q(18) => \in4x_M1_reg_n_0_[22]\,
      Q(17) => \in4x_M1_reg_n_0_[21]\,
      Q(16) => \in4x_M1_reg_n_0_[20]\,
      Q(15) => \in4x_M1_reg_n_0_[19]\,
      Q(14) => \in4x_M1_reg_n_0_[18]\,
      Q(13) => \in4x_M1_reg_n_0_[17]\,
      Q(12) => \in4x_M1_reg_n_0_[16]\,
      Q(11) => \in4x_M1_reg_n_0_[15]\,
      Q(10) => \in4x_M1_reg_n_0_[14]\,
      Q(9) => \in4x_M1_reg_n_0_[13]\,
      Q(8) => \in4x_M1_reg_n_0_[12]\,
      Q(7) => \in4x_M1_reg_n_0_[11]\,
      Q(6) => \in4x_M1_reg_n_0_[10]\,
      Q(5) => \in4x_M1_reg_n_0_[9]\,
      Q(4) => \in4x_M1_reg_n_0_[8]\,
      Q(3) => \in4x_M1_reg_n_0_[7]\,
      Q(2) => \in4x_M1_reg_n_0_[6]\,
      Q(1) => \in4x_M1_reg_n_0_[5]\,
      Q(0) => \in4x_M1_reg_n_0_[4]\,
      \result_DDR_M1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_M1_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_DDR_M1_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_DDR_M1_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_DDR_M1_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_rising_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48
     port map (
      D(15 downto 0) => in_DDR_M2(15 downto 0),
      Q(69) => \in4x_M2_reg_n_0_[73]\,
      Q(68) => \in4x_M2_reg_n_0_[72]\,
      Q(67) => \in4x_M2_reg_n_0_[71]\,
      Q(66) => \in4x_M2_reg_n_0_[70]\,
      Q(65) => \in4x_M2_reg_n_0_[69]\,
      Q(64) => \in4x_M2_reg_n_0_[68]\,
      Q(63) => \in4x_M2_reg_n_0_[67]\,
      Q(62) => \in4x_M2_reg_n_0_[66]\,
      Q(61) => \in4x_M2_reg_n_0_[65]\,
      Q(60) => \in4x_M2_reg_n_0_[64]\,
      Q(59) => \in4x_M2_reg_n_0_[63]\,
      Q(58) => \in4x_M2_reg_n_0_[62]\,
      Q(57) => \in4x_M2_reg_n_0_[61]\,
      Q(56) => \in4x_M2_reg_n_0_[60]\,
      Q(55) => \in4x_M2_reg_n_0_[59]\,
      Q(54) => \in4x_M2_reg_n_0_[58]\,
      Q(53) => \in4x_M2_reg_n_0_[57]\,
      Q(52) => \in4x_M2_reg_n_0_[56]\,
      Q(51) => \in4x_M2_reg_n_0_[55]\,
      Q(50) => \in4x_M2_reg_n_0_[54]\,
      Q(49) => \in4x_M2_reg_n_0_[53]\,
      Q(48) => \in4x_M2_reg_n_0_[52]\,
      Q(47) => \in4x_M2_reg_n_0_[51]\,
      Q(46) => \in4x_M2_reg_n_0_[50]\,
      Q(45) => \in4x_M2_reg_n_0_[49]\,
      Q(44) => \in4x_M2_reg_n_0_[48]\,
      Q(43) => \in4x_M2_reg_n_0_[47]\,
      Q(42) => \in4x_M2_reg_n_0_[46]\,
      Q(41) => \in4x_M2_reg_n_0_[45]\,
      Q(40) => \in4x_M2_reg_n_0_[44]\,
      Q(39) => \in4x_M2_reg_n_0_[43]\,
      Q(38) => \in4x_M2_reg_n_0_[42]\,
      Q(37) => \in4x_M2_reg_n_0_[41]\,
      Q(36) => \in4x_M2_reg_n_0_[40]\,
      Q(35) => \in4x_M2_reg_n_0_[39]\,
      Q(34) => \in4x_M2_reg_n_0_[38]\,
      Q(33) => \in4x_M2_reg_n_0_[37]\,
      Q(32) => \in4x_M2_reg_n_0_[36]\,
      Q(31) => \in4x_M2_reg_n_0_[35]\,
      Q(30) => \in4x_M2_reg_n_0_[34]\,
      Q(29) => \in4x_M2_reg_n_0_[33]\,
      Q(28) => \in4x_M2_reg_n_0_[32]\,
      Q(27) => \in4x_M2_reg_n_0_[31]\,
      Q(26) => \in4x_M2_reg_n_0_[30]\,
      Q(25) => \in4x_M2_reg_n_0_[29]\,
      Q(24) => \in4x_M2_reg_n_0_[28]\,
      Q(23) => \in4x_M2_reg_n_0_[27]\,
      Q(22) => \in4x_M2_reg_n_0_[26]\,
      Q(21) => \in4x_M2_reg_n_0_[25]\,
      Q(20) => \in4x_M2_reg_n_0_[24]\,
      Q(19) => \in4x_M2_reg_n_0_[23]\,
      Q(18) => \in4x_M2_reg_n_0_[22]\,
      Q(17) => \in4x_M2_reg_n_0_[21]\,
      Q(16) => \in4x_M2_reg_n_0_[20]\,
      Q(15) => \in4x_M2_reg_n_0_[19]\,
      Q(14) => \in4x_M2_reg_n_0_[18]\,
      Q(13) => \in4x_M2_reg_n_0_[17]\,
      Q(12) => \in4x_M2_reg_n_0_[16]\,
      Q(11) => \in4x_M2_reg_n_0_[15]\,
      Q(10) => \in4x_M2_reg_n_0_[14]\,
      Q(9) => \in4x_M2_reg_n_0_[13]\,
      Q(8) => \in4x_M2_reg_n_0_[12]\,
      Q(7) => \in4x_M2_reg_n_0_[11]\,
      Q(6) => \in4x_M2_reg_n_0_[10]\,
      Q(5) => \in4x_M2_reg_n_0_[9]\,
      Q(4) => \in4x_M2_reg_n_0_[8]\,
      Q(3) => \in4x_M2_reg_n_0_[7]\,
      Q(2) => \in4x_M2_reg_n_0_[6]\,
      Q(1) => \in4x_M2_reg_n_0_[5]\,
      Q(0) => \in4x_M2_reg_n_0_[4]\,
      \result_DDR_M2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_M2_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_DDR_M2_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_DDR_M2_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_DDR_M2_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_rising_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49
     port map (
      D(15 downto 0) => in_DDR_N1(15 downto 0),
      Q(69) => \in4x_N1_reg_n_0_[73]\,
      Q(68) => \in4x_N1_reg_n_0_[72]\,
      Q(67) => \in4x_N1_reg_n_0_[71]\,
      Q(66) => \in4x_N1_reg_n_0_[70]\,
      Q(65) => \in4x_N1_reg_n_0_[69]\,
      Q(64) => \in4x_N1_reg_n_0_[68]\,
      Q(63) => \in4x_N1_reg_n_0_[67]\,
      Q(62) => \in4x_N1_reg_n_0_[66]\,
      Q(61) => \in4x_N1_reg_n_0_[65]\,
      Q(60) => \in4x_N1_reg_n_0_[64]\,
      Q(59) => \in4x_N1_reg_n_0_[63]\,
      Q(58) => \in4x_N1_reg_n_0_[62]\,
      Q(57) => \in4x_N1_reg_n_0_[61]\,
      Q(56) => \in4x_N1_reg_n_0_[60]\,
      Q(55) => \in4x_N1_reg_n_0_[59]\,
      Q(54) => \in4x_N1_reg_n_0_[58]\,
      Q(53) => \in4x_N1_reg_n_0_[57]\,
      Q(52) => \in4x_N1_reg_n_0_[56]\,
      Q(51) => \in4x_N1_reg_n_0_[55]\,
      Q(50) => \in4x_N1_reg_n_0_[54]\,
      Q(49) => \in4x_N1_reg_n_0_[53]\,
      Q(48) => \in4x_N1_reg_n_0_[52]\,
      Q(47) => \in4x_N1_reg_n_0_[51]\,
      Q(46) => \in4x_N1_reg_n_0_[50]\,
      Q(45) => \in4x_N1_reg_n_0_[49]\,
      Q(44) => \in4x_N1_reg_n_0_[48]\,
      Q(43) => \in4x_N1_reg_n_0_[47]\,
      Q(42) => \in4x_N1_reg_n_0_[46]\,
      Q(41) => \in4x_N1_reg_n_0_[45]\,
      Q(40) => \in4x_N1_reg_n_0_[44]\,
      Q(39) => \in4x_N1_reg_n_0_[43]\,
      Q(38) => \in4x_N1_reg_n_0_[42]\,
      Q(37) => \in4x_N1_reg_n_0_[41]\,
      Q(36) => \in4x_N1_reg_n_0_[40]\,
      Q(35) => \in4x_N1_reg_n_0_[39]\,
      Q(34) => \in4x_N1_reg_n_0_[38]\,
      Q(33) => \in4x_N1_reg_n_0_[37]\,
      Q(32) => \in4x_N1_reg_n_0_[36]\,
      Q(31) => \in4x_N1_reg_n_0_[35]\,
      Q(30) => \in4x_N1_reg_n_0_[34]\,
      Q(29) => \in4x_N1_reg_n_0_[33]\,
      Q(28) => \in4x_N1_reg_n_0_[32]\,
      Q(27) => \in4x_N1_reg_n_0_[31]\,
      Q(26) => \in4x_N1_reg_n_0_[30]\,
      Q(25) => \in4x_N1_reg_n_0_[29]\,
      Q(24) => \in4x_N1_reg_n_0_[28]\,
      Q(23) => \in4x_N1_reg_n_0_[27]\,
      Q(22) => \in4x_N1_reg_n_0_[26]\,
      Q(21) => \in4x_N1_reg_n_0_[25]\,
      Q(20) => \in4x_N1_reg_n_0_[24]\,
      Q(19) => \in4x_N1_reg_n_0_[23]\,
      Q(18) => \in4x_N1_reg_n_0_[22]\,
      Q(17) => \in4x_N1_reg_n_0_[21]\,
      Q(16) => \in4x_N1_reg_n_0_[20]\,
      Q(15) => \in4x_N1_reg_n_0_[19]\,
      Q(14) => \in4x_N1_reg_n_0_[18]\,
      Q(13) => \in4x_N1_reg_n_0_[17]\,
      Q(12) => \in4x_N1_reg_n_0_[16]\,
      Q(11) => \in4x_N1_reg_n_0_[15]\,
      Q(10) => \in4x_N1_reg_n_0_[14]\,
      Q(9) => \in4x_N1_reg_n_0_[13]\,
      Q(8) => \in4x_N1_reg_n_0_[12]\,
      Q(7) => \in4x_N1_reg_n_0_[11]\,
      Q(6) => \in4x_N1_reg_n_0_[10]\,
      Q(5) => \in4x_N1_reg_n_0_[9]\,
      Q(4) => \in4x_N1_reg_n_0_[8]\,
      Q(3) => \in4x_N1_reg_n_0_[7]\,
      Q(2) => \in4x_N1_reg_n_0_[6]\,
      Q(1) => \in4x_N1_reg_n_0_[5]\,
      Q(0) => \in4x_N1_reg_n_0_[4]\,
      \result_DDR_N1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_DDR_N1_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_DDR_N1_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_DDR_N1_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_rising_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50
     port map (
      D(15 downto 0) => in_DDR_N2(15 downto 0),
      Q(69) => \in4x_N2_reg_n_0_[73]\,
      Q(68) => \in4x_N2_reg_n_0_[72]\,
      Q(67) => \in4x_N2_reg_n_0_[71]\,
      Q(66) => \in4x_N2_reg_n_0_[70]\,
      Q(65) => \in4x_N2_reg_n_0_[69]\,
      Q(64) => \in4x_N2_reg_n_0_[68]\,
      Q(63) => \in4x_N2_reg_n_0_[67]\,
      Q(62) => \in4x_N2_reg_n_0_[66]\,
      Q(61) => \in4x_N2_reg_n_0_[65]\,
      Q(60) => \in4x_N2_reg_n_0_[64]\,
      Q(59) => \in4x_N2_reg_n_0_[63]\,
      Q(58) => \in4x_N2_reg_n_0_[62]\,
      Q(57) => \in4x_N2_reg_n_0_[61]\,
      Q(56) => \in4x_N2_reg_n_0_[60]\,
      Q(55) => \in4x_N2_reg_n_0_[59]\,
      Q(54) => \in4x_N2_reg_n_0_[58]\,
      Q(53) => \in4x_N2_reg_n_0_[57]\,
      Q(52) => \in4x_N2_reg_n_0_[56]\,
      Q(51) => \in4x_N2_reg_n_0_[55]\,
      Q(50) => \in4x_N2_reg_n_0_[54]\,
      Q(49) => \in4x_N2_reg_n_0_[53]\,
      Q(48) => \in4x_N2_reg_n_0_[52]\,
      Q(47) => \in4x_N2_reg_n_0_[51]\,
      Q(46) => \in4x_N2_reg_n_0_[50]\,
      Q(45) => \in4x_N2_reg_n_0_[49]\,
      Q(44) => \in4x_N2_reg_n_0_[48]\,
      Q(43) => \in4x_N2_reg_n_0_[47]\,
      Q(42) => \in4x_N2_reg_n_0_[46]\,
      Q(41) => \in4x_N2_reg_n_0_[45]\,
      Q(40) => \in4x_N2_reg_n_0_[44]\,
      Q(39) => \in4x_N2_reg_n_0_[43]\,
      Q(38) => \in4x_N2_reg_n_0_[42]\,
      Q(37) => \in4x_N2_reg_n_0_[41]\,
      Q(36) => \in4x_N2_reg_n_0_[40]\,
      Q(35) => \in4x_N2_reg_n_0_[39]\,
      Q(34) => \in4x_N2_reg_n_0_[38]\,
      Q(33) => \in4x_N2_reg_n_0_[37]\,
      Q(32) => \in4x_N2_reg_n_0_[36]\,
      Q(31) => \in4x_N2_reg_n_0_[35]\,
      Q(30) => \in4x_N2_reg_n_0_[34]\,
      Q(29) => \in4x_N2_reg_n_0_[33]\,
      Q(28) => \in4x_N2_reg_n_0_[32]\,
      Q(27) => \in4x_N2_reg_n_0_[31]\,
      Q(26) => \in4x_N2_reg_n_0_[30]\,
      Q(25) => \in4x_N2_reg_n_0_[29]\,
      Q(24) => \in4x_N2_reg_n_0_[28]\,
      Q(23) => \in4x_N2_reg_n_0_[27]\,
      Q(22) => \in4x_N2_reg_n_0_[26]\,
      Q(21) => \in4x_N2_reg_n_0_[25]\,
      Q(20) => \in4x_N2_reg_n_0_[24]\,
      Q(19) => \in4x_N2_reg_n_0_[23]\,
      Q(18) => \in4x_N2_reg_n_0_[22]\,
      Q(17) => \in4x_N2_reg_n_0_[21]\,
      Q(16) => \in4x_N2_reg_n_0_[20]\,
      Q(15) => \in4x_N2_reg_n_0_[19]\,
      Q(14) => \in4x_N2_reg_n_0_[18]\,
      Q(13) => \in4x_N2_reg_n_0_[17]\,
      Q(12) => \in4x_N2_reg_n_0_[16]\,
      Q(11) => \in4x_N2_reg_n_0_[15]\,
      Q(10) => \in4x_N2_reg_n_0_[14]\,
      Q(9) => \in4x_N2_reg_n_0_[13]\,
      Q(8) => \in4x_N2_reg_n_0_[12]\,
      Q(7) => \in4x_N2_reg_n_0_[11]\,
      Q(6) => \in4x_N2_reg_n_0_[10]\,
      Q(5) => \in4x_N2_reg_n_0_[9]\,
      Q(4) => \in4x_N2_reg_n_0_[8]\,
      Q(3) => \in4x_N2_reg_n_0_[7]\,
      Q(2) => \in4x_N2_reg_n_0_[6]\,
      Q(1) => \in4x_N2_reg_n_0_[5]\,
      Q(0) => \in4x_N2_reg_n_0_[4]\,
      \result_DDR_N2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_DDR_N2_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_DDR_N2_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_DDR_N2_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_rising_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51
     port map (
      D(15 downto 0) => in_DDR_O1(15 downto 0),
      Q(69) => \in4x_O1_reg_n_0_[73]\,
      Q(68) => \in4x_O1_reg_n_0_[72]\,
      Q(67) => \in4x_O1_reg_n_0_[71]\,
      Q(66) => \in4x_O1_reg_n_0_[70]\,
      Q(65) => \in4x_O1_reg_n_0_[69]\,
      Q(64) => \in4x_O1_reg_n_0_[68]\,
      Q(63) => \in4x_O1_reg_n_0_[67]\,
      Q(62) => \in4x_O1_reg_n_0_[66]\,
      Q(61) => \in4x_O1_reg_n_0_[65]\,
      Q(60) => \in4x_O1_reg_n_0_[64]\,
      Q(59) => \in4x_O1_reg_n_0_[63]\,
      Q(58) => \in4x_O1_reg_n_0_[62]\,
      Q(57) => \in4x_O1_reg_n_0_[61]\,
      Q(56) => \in4x_O1_reg_n_0_[60]\,
      Q(55) => \in4x_O1_reg_n_0_[59]\,
      Q(54) => \in4x_O1_reg_n_0_[58]\,
      Q(53) => \in4x_O1_reg_n_0_[57]\,
      Q(52) => \in4x_O1_reg_n_0_[56]\,
      Q(51) => \in4x_O1_reg_n_0_[55]\,
      Q(50) => \in4x_O1_reg_n_0_[54]\,
      Q(49) => \in4x_O1_reg_n_0_[53]\,
      Q(48) => \in4x_O1_reg_n_0_[52]\,
      Q(47) => \in4x_O1_reg_n_0_[51]\,
      Q(46) => \in4x_O1_reg_n_0_[50]\,
      Q(45) => \in4x_O1_reg_n_0_[49]\,
      Q(44) => \in4x_O1_reg_n_0_[48]\,
      Q(43) => \in4x_O1_reg_n_0_[47]\,
      Q(42) => \in4x_O1_reg_n_0_[46]\,
      Q(41) => \in4x_O1_reg_n_0_[45]\,
      Q(40) => \in4x_O1_reg_n_0_[44]\,
      Q(39) => \in4x_O1_reg_n_0_[43]\,
      Q(38) => \in4x_O1_reg_n_0_[42]\,
      Q(37) => \in4x_O1_reg_n_0_[41]\,
      Q(36) => \in4x_O1_reg_n_0_[40]\,
      Q(35) => \in4x_O1_reg_n_0_[39]\,
      Q(34) => \in4x_O1_reg_n_0_[38]\,
      Q(33) => \in4x_O1_reg_n_0_[37]\,
      Q(32) => \in4x_O1_reg_n_0_[36]\,
      Q(31) => \in4x_O1_reg_n_0_[35]\,
      Q(30) => \in4x_O1_reg_n_0_[34]\,
      Q(29) => \in4x_O1_reg_n_0_[33]\,
      Q(28) => \in4x_O1_reg_n_0_[32]\,
      Q(27) => \in4x_O1_reg_n_0_[31]\,
      Q(26) => \in4x_O1_reg_n_0_[30]\,
      Q(25) => \in4x_O1_reg_n_0_[29]\,
      Q(24) => \in4x_O1_reg_n_0_[28]\,
      Q(23) => \in4x_O1_reg_n_0_[27]\,
      Q(22) => \in4x_O1_reg_n_0_[26]\,
      Q(21) => \in4x_O1_reg_n_0_[25]\,
      Q(20) => \in4x_O1_reg_n_0_[24]\,
      Q(19) => \in4x_O1_reg_n_0_[23]\,
      Q(18) => \in4x_O1_reg_n_0_[22]\,
      Q(17) => \in4x_O1_reg_n_0_[21]\,
      Q(16) => \in4x_O1_reg_n_0_[20]\,
      Q(15) => \in4x_O1_reg_n_0_[19]\,
      Q(14) => \in4x_O1_reg_n_0_[18]\,
      Q(13) => \in4x_O1_reg_n_0_[17]\,
      Q(12) => \in4x_O1_reg_n_0_[16]\,
      Q(11) => \in4x_O1_reg_n_0_[15]\,
      Q(10) => \in4x_O1_reg_n_0_[14]\,
      Q(9) => \in4x_O1_reg_n_0_[13]\,
      Q(8) => \in4x_O1_reg_n_0_[12]\,
      Q(7) => \in4x_O1_reg_n_0_[11]\,
      Q(6) => \in4x_O1_reg_n_0_[10]\,
      Q(5) => \in4x_O1_reg_n_0_[9]\,
      Q(4) => \in4x_O1_reg_n_0_[8]\,
      Q(3) => \in4x_O1_reg_n_0_[7]\,
      Q(2) => \in4x_O1_reg_n_0_[6]\,
      Q(1) => \in4x_O1_reg_n_0_[5]\,
      Q(0) => \in4x_O1_reg_n_0_[4]\,
      \result_DDR_O1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_O1_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_DDR_O1_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_DDR_O1_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_DDR_O1_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_rising_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52
     port map (
      D(15 downto 0) => in_DDR_B1(15 downto 0),
      Q(69) => \in4x_B1_reg_n_0_[73]\,
      Q(68) => \in4x_B1_reg_n_0_[72]\,
      Q(67) => \in4x_B1_reg_n_0_[71]\,
      Q(66) => \in4x_B1_reg_n_0_[70]\,
      Q(65) => \in4x_B1_reg_n_0_[69]\,
      Q(64) => \in4x_B1_reg_n_0_[68]\,
      Q(63) => \in4x_B1_reg_n_0_[67]\,
      Q(62) => \in4x_B1_reg_n_0_[66]\,
      Q(61) => \in4x_B1_reg_n_0_[65]\,
      Q(60) => \in4x_B1_reg_n_0_[64]\,
      Q(59) => \in4x_B1_reg_n_0_[63]\,
      Q(58) => \in4x_B1_reg_n_0_[62]\,
      Q(57) => \in4x_B1_reg_n_0_[61]\,
      Q(56) => \in4x_B1_reg_n_0_[60]\,
      Q(55) => \in4x_B1_reg_n_0_[59]\,
      Q(54) => \in4x_B1_reg_n_0_[58]\,
      Q(53) => \in4x_B1_reg_n_0_[57]\,
      Q(52) => \in4x_B1_reg_n_0_[56]\,
      Q(51) => \in4x_B1_reg_n_0_[55]\,
      Q(50) => \in4x_B1_reg_n_0_[54]\,
      Q(49) => \in4x_B1_reg_n_0_[53]\,
      Q(48) => \in4x_B1_reg_n_0_[52]\,
      Q(47) => \in4x_B1_reg_n_0_[51]\,
      Q(46) => \in4x_B1_reg_n_0_[50]\,
      Q(45) => \in4x_B1_reg_n_0_[49]\,
      Q(44) => \in4x_B1_reg_n_0_[48]\,
      Q(43) => \in4x_B1_reg_n_0_[47]\,
      Q(42) => \in4x_B1_reg_n_0_[46]\,
      Q(41) => \in4x_B1_reg_n_0_[45]\,
      Q(40) => \in4x_B1_reg_n_0_[44]\,
      Q(39) => \in4x_B1_reg_n_0_[43]\,
      Q(38) => \in4x_B1_reg_n_0_[42]\,
      Q(37) => \in4x_B1_reg_n_0_[41]\,
      Q(36) => \in4x_B1_reg_n_0_[40]\,
      Q(35) => \in4x_B1_reg_n_0_[39]\,
      Q(34) => \in4x_B1_reg_n_0_[38]\,
      Q(33) => \in4x_B1_reg_n_0_[37]\,
      Q(32) => \in4x_B1_reg_n_0_[36]\,
      Q(31) => \in4x_B1_reg_n_0_[35]\,
      Q(30) => \in4x_B1_reg_n_0_[34]\,
      Q(29) => \in4x_B1_reg_n_0_[33]\,
      Q(28) => \in4x_B1_reg_n_0_[32]\,
      Q(27) => \in4x_B1_reg_n_0_[31]\,
      Q(26) => \in4x_B1_reg_n_0_[30]\,
      Q(25) => \in4x_B1_reg_n_0_[29]\,
      Q(24) => \in4x_B1_reg_n_0_[28]\,
      Q(23) => \in4x_B1_reg_n_0_[27]\,
      Q(22) => \in4x_B1_reg_n_0_[26]\,
      Q(21) => \in4x_B1_reg_n_0_[25]\,
      Q(20) => \in4x_B1_reg_n_0_[24]\,
      Q(19) => \in4x_B1_reg_n_0_[23]\,
      Q(18) => \in4x_B1_reg_n_0_[22]\,
      Q(17) => \in4x_B1_reg_n_0_[21]\,
      Q(16) => \in4x_B1_reg_n_0_[20]\,
      Q(15) => \in4x_B1_reg_n_0_[19]\,
      Q(14) => \in4x_B1_reg_n_0_[18]\,
      Q(13) => \in4x_B1_reg_n_0_[17]\,
      Q(12) => \in4x_B1_reg_n_0_[16]\,
      Q(11) => \in4x_B1_reg_n_0_[15]\,
      Q(10) => \in4x_B1_reg_n_0_[14]\,
      Q(9) => \in4x_B1_reg_n_0_[13]\,
      Q(8) => \in4x_B1_reg_n_0_[12]\,
      Q(7) => \in4x_B1_reg_n_0_[11]\,
      Q(6) => \in4x_B1_reg_n_0_[10]\,
      Q(5) => \in4x_B1_reg_n_0_[9]\,
      Q(4) => \in4x_B1_reg_n_0_[8]\,
      Q(3) => \in4x_B1_reg_n_0_[7]\,
      Q(2) => \in4x_B1_reg_n_0_[6]\,
      Q(1) => \in4x_B1_reg_n_0_[5]\,
      Q(0) => \in4x_B1_reg_n_0_[4]\,
      \result_DDR_B1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_DDR_B1_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_DDR_B1_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_rising_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53
     port map (
      D(15 downto 0) => in_DDR_O2(15 downto 0),
      Q(69) => \in4x_O2_reg_n_0_[73]\,
      Q(68) => \in4x_O2_reg_n_0_[72]\,
      Q(67) => \in4x_O2_reg_n_0_[71]\,
      Q(66) => \in4x_O2_reg_n_0_[70]\,
      Q(65) => \in4x_O2_reg_n_0_[69]\,
      Q(64) => \in4x_O2_reg_n_0_[68]\,
      Q(63) => \in4x_O2_reg_n_0_[67]\,
      Q(62) => \in4x_O2_reg_n_0_[66]\,
      Q(61) => \in4x_O2_reg_n_0_[65]\,
      Q(60) => \in4x_O2_reg_n_0_[64]\,
      Q(59) => \in4x_O2_reg_n_0_[63]\,
      Q(58) => \in4x_O2_reg_n_0_[62]\,
      Q(57) => \in4x_O2_reg_n_0_[61]\,
      Q(56) => \in4x_O2_reg_n_0_[60]\,
      Q(55) => \in4x_O2_reg_n_0_[59]\,
      Q(54) => \in4x_O2_reg_n_0_[58]\,
      Q(53) => \in4x_O2_reg_n_0_[57]\,
      Q(52) => \in4x_O2_reg_n_0_[56]\,
      Q(51) => \in4x_O2_reg_n_0_[55]\,
      Q(50) => \in4x_O2_reg_n_0_[54]\,
      Q(49) => \in4x_O2_reg_n_0_[53]\,
      Q(48) => \in4x_O2_reg_n_0_[52]\,
      Q(47) => \in4x_O2_reg_n_0_[51]\,
      Q(46) => \in4x_O2_reg_n_0_[50]\,
      Q(45) => \in4x_O2_reg_n_0_[49]\,
      Q(44) => \in4x_O2_reg_n_0_[48]\,
      Q(43) => \in4x_O2_reg_n_0_[47]\,
      Q(42) => \in4x_O2_reg_n_0_[46]\,
      Q(41) => \in4x_O2_reg_n_0_[45]\,
      Q(40) => \in4x_O2_reg_n_0_[44]\,
      Q(39) => \in4x_O2_reg_n_0_[43]\,
      Q(38) => \in4x_O2_reg_n_0_[42]\,
      Q(37) => \in4x_O2_reg_n_0_[41]\,
      Q(36) => \in4x_O2_reg_n_0_[40]\,
      Q(35) => \in4x_O2_reg_n_0_[39]\,
      Q(34) => \in4x_O2_reg_n_0_[38]\,
      Q(33) => \in4x_O2_reg_n_0_[37]\,
      Q(32) => \in4x_O2_reg_n_0_[36]\,
      Q(31) => \in4x_O2_reg_n_0_[35]\,
      Q(30) => \in4x_O2_reg_n_0_[34]\,
      Q(29) => \in4x_O2_reg_n_0_[33]\,
      Q(28) => \in4x_O2_reg_n_0_[32]\,
      Q(27) => \in4x_O2_reg_n_0_[31]\,
      Q(26) => \in4x_O2_reg_n_0_[30]\,
      Q(25) => \in4x_O2_reg_n_0_[29]\,
      Q(24) => \in4x_O2_reg_n_0_[28]\,
      Q(23) => \in4x_O2_reg_n_0_[27]\,
      Q(22) => \in4x_O2_reg_n_0_[26]\,
      Q(21) => \in4x_O2_reg_n_0_[25]\,
      Q(20) => \in4x_O2_reg_n_0_[24]\,
      Q(19) => \in4x_O2_reg_n_0_[23]\,
      Q(18) => \in4x_O2_reg_n_0_[22]\,
      Q(17) => \in4x_O2_reg_n_0_[21]\,
      Q(16) => \in4x_O2_reg_n_0_[20]\,
      Q(15) => \in4x_O2_reg_n_0_[19]\,
      Q(14) => \in4x_O2_reg_n_0_[18]\,
      Q(13) => \in4x_O2_reg_n_0_[17]\,
      Q(12) => \in4x_O2_reg_n_0_[16]\,
      Q(11) => \in4x_O2_reg_n_0_[15]\,
      Q(10) => \in4x_O2_reg_n_0_[14]\,
      Q(9) => \in4x_O2_reg_n_0_[13]\,
      Q(8) => \in4x_O2_reg_n_0_[12]\,
      Q(7) => \in4x_O2_reg_n_0_[11]\,
      Q(6) => \in4x_O2_reg_n_0_[10]\,
      Q(5) => \in4x_O2_reg_n_0_[9]\,
      Q(4) => \in4x_O2_reg_n_0_[8]\,
      Q(3) => \in4x_O2_reg_n_0_[7]\,
      Q(2) => \in4x_O2_reg_n_0_[6]\,
      Q(1) => \in4x_O2_reg_n_0_[5]\,
      Q(0) => \in4x_O2_reg_n_0_[4]\,
      \result_DDR_O2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_O2_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_DDR_O2_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_DDR_O2_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_DDR_O2_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_rising_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54
     port map (
      D(15 downto 0) => in_DDR_P1(15 downto 0),
      Q(69) => \in4x_P1_reg_n_0_[73]\,
      Q(68) => \in4x_P1_reg_n_0_[72]\,
      Q(67) => \in4x_P1_reg_n_0_[71]\,
      Q(66) => \in4x_P1_reg_n_0_[70]\,
      Q(65) => \in4x_P1_reg_n_0_[69]\,
      Q(64) => \in4x_P1_reg_n_0_[68]\,
      Q(63) => \in4x_P1_reg_n_0_[67]\,
      Q(62) => \in4x_P1_reg_n_0_[66]\,
      Q(61) => \in4x_P1_reg_n_0_[65]\,
      Q(60) => \in4x_P1_reg_n_0_[64]\,
      Q(59) => \in4x_P1_reg_n_0_[63]\,
      Q(58) => \in4x_P1_reg_n_0_[62]\,
      Q(57) => \in4x_P1_reg_n_0_[61]\,
      Q(56) => \in4x_P1_reg_n_0_[60]\,
      Q(55) => \in4x_P1_reg_n_0_[59]\,
      Q(54) => \in4x_P1_reg_n_0_[58]\,
      Q(53) => \in4x_P1_reg_n_0_[57]\,
      Q(52) => \in4x_P1_reg_n_0_[56]\,
      Q(51) => \in4x_P1_reg_n_0_[55]\,
      Q(50) => \in4x_P1_reg_n_0_[54]\,
      Q(49) => \in4x_P1_reg_n_0_[53]\,
      Q(48) => \in4x_P1_reg_n_0_[52]\,
      Q(47) => \in4x_P1_reg_n_0_[51]\,
      Q(46) => \in4x_P1_reg_n_0_[50]\,
      Q(45) => \in4x_P1_reg_n_0_[49]\,
      Q(44) => \in4x_P1_reg_n_0_[48]\,
      Q(43) => \in4x_P1_reg_n_0_[47]\,
      Q(42) => \in4x_P1_reg_n_0_[46]\,
      Q(41) => \in4x_P1_reg_n_0_[45]\,
      Q(40) => \in4x_P1_reg_n_0_[44]\,
      Q(39) => \in4x_P1_reg_n_0_[43]\,
      Q(38) => \in4x_P1_reg_n_0_[42]\,
      Q(37) => \in4x_P1_reg_n_0_[41]\,
      Q(36) => \in4x_P1_reg_n_0_[40]\,
      Q(35) => \in4x_P1_reg_n_0_[39]\,
      Q(34) => \in4x_P1_reg_n_0_[38]\,
      Q(33) => \in4x_P1_reg_n_0_[37]\,
      Q(32) => \in4x_P1_reg_n_0_[36]\,
      Q(31) => \in4x_P1_reg_n_0_[35]\,
      Q(30) => \in4x_P1_reg_n_0_[34]\,
      Q(29) => \in4x_P1_reg_n_0_[33]\,
      Q(28) => \in4x_P1_reg_n_0_[32]\,
      Q(27) => \in4x_P1_reg_n_0_[31]\,
      Q(26) => \in4x_P1_reg_n_0_[30]\,
      Q(25) => \in4x_P1_reg_n_0_[29]\,
      Q(24) => \in4x_P1_reg_n_0_[28]\,
      Q(23) => \in4x_P1_reg_n_0_[27]\,
      Q(22) => \in4x_P1_reg_n_0_[26]\,
      Q(21) => \in4x_P1_reg_n_0_[25]\,
      Q(20) => \in4x_P1_reg_n_0_[24]\,
      Q(19) => \in4x_P1_reg_n_0_[23]\,
      Q(18) => \in4x_P1_reg_n_0_[22]\,
      Q(17) => \in4x_P1_reg_n_0_[21]\,
      Q(16) => \in4x_P1_reg_n_0_[20]\,
      Q(15) => \in4x_P1_reg_n_0_[19]\,
      Q(14) => \in4x_P1_reg_n_0_[18]\,
      Q(13) => \in4x_P1_reg_n_0_[17]\,
      Q(12) => \in4x_P1_reg_n_0_[16]\,
      Q(11) => \in4x_P1_reg_n_0_[15]\,
      Q(10) => \in4x_P1_reg_n_0_[14]\,
      Q(9) => \in4x_P1_reg_n_0_[13]\,
      Q(8) => \in4x_P1_reg_n_0_[12]\,
      Q(7) => \in4x_P1_reg_n_0_[11]\,
      Q(6) => \in4x_P1_reg_n_0_[10]\,
      Q(5) => \in4x_P1_reg_n_0_[9]\,
      Q(4) => \in4x_P1_reg_n_0_[8]\,
      Q(3) => \in4x_P1_reg_n_0_[7]\,
      Q(2) => \in4x_P1_reg_n_0_[6]\,
      Q(1) => \in4x_P1_reg_n_0_[5]\,
      Q(0) => \in4x_P1_reg_n_0_[4]\,
      \result_DDR_P1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_DDR_P1_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_DDR_P1_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_DDR_P1_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_rising_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55
     port map (
      D(15 downto 0) => in_DDR_P2(15 downto 0),
      Q(69) => \in4x_P2_reg_n_0_[73]\,
      Q(68) => \in4x_P2_reg_n_0_[72]\,
      Q(67) => \in4x_P2_reg_n_0_[71]\,
      Q(66) => \in4x_P2_reg_n_0_[70]\,
      Q(65) => \in4x_P2_reg_n_0_[69]\,
      Q(64) => \in4x_P2_reg_n_0_[68]\,
      Q(63) => \in4x_P2_reg_n_0_[67]\,
      Q(62) => \in4x_P2_reg_n_0_[66]\,
      Q(61) => \in4x_P2_reg_n_0_[65]\,
      Q(60) => \in4x_P2_reg_n_0_[64]\,
      Q(59) => \in4x_P2_reg_n_0_[63]\,
      Q(58) => \in4x_P2_reg_n_0_[62]\,
      Q(57) => \in4x_P2_reg_n_0_[61]\,
      Q(56) => \in4x_P2_reg_n_0_[60]\,
      Q(55) => \in4x_P2_reg_n_0_[59]\,
      Q(54) => \in4x_P2_reg_n_0_[58]\,
      Q(53) => \in4x_P2_reg_n_0_[57]\,
      Q(52) => \in4x_P2_reg_n_0_[56]\,
      Q(51) => \in4x_P2_reg_n_0_[55]\,
      Q(50) => \in4x_P2_reg_n_0_[54]\,
      Q(49) => \in4x_P2_reg_n_0_[53]\,
      Q(48) => \in4x_P2_reg_n_0_[52]\,
      Q(47) => \in4x_P2_reg_n_0_[51]\,
      Q(46) => \in4x_P2_reg_n_0_[50]\,
      Q(45) => \in4x_P2_reg_n_0_[49]\,
      Q(44) => \in4x_P2_reg_n_0_[48]\,
      Q(43) => \in4x_P2_reg_n_0_[47]\,
      Q(42) => \in4x_P2_reg_n_0_[46]\,
      Q(41) => \in4x_P2_reg_n_0_[45]\,
      Q(40) => \in4x_P2_reg_n_0_[44]\,
      Q(39) => \in4x_P2_reg_n_0_[43]\,
      Q(38) => \in4x_P2_reg_n_0_[42]\,
      Q(37) => \in4x_P2_reg_n_0_[41]\,
      Q(36) => \in4x_P2_reg_n_0_[40]\,
      Q(35) => \in4x_P2_reg_n_0_[39]\,
      Q(34) => \in4x_P2_reg_n_0_[38]\,
      Q(33) => \in4x_P2_reg_n_0_[37]\,
      Q(32) => \in4x_P2_reg_n_0_[36]\,
      Q(31) => \in4x_P2_reg_n_0_[35]\,
      Q(30) => \in4x_P2_reg_n_0_[34]\,
      Q(29) => \in4x_P2_reg_n_0_[33]\,
      Q(28) => \in4x_P2_reg_n_0_[32]\,
      Q(27) => \in4x_P2_reg_n_0_[31]\,
      Q(26) => \in4x_P2_reg_n_0_[30]\,
      Q(25) => \in4x_P2_reg_n_0_[29]\,
      Q(24) => \in4x_P2_reg_n_0_[28]\,
      Q(23) => \in4x_P2_reg_n_0_[27]\,
      Q(22) => \in4x_P2_reg_n_0_[26]\,
      Q(21) => \in4x_P2_reg_n_0_[25]\,
      Q(20) => \in4x_P2_reg_n_0_[24]\,
      Q(19) => \in4x_P2_reg_n_0_[23]\,
      Q(18) => \in4x_P2_reg_n_0_[22]\,
      Q(17) => \in4x_P2_reg_n_0_[21]\,
      Q(16) => \in4x_P2_reg_n_0_[20]\,
      Q(15) => \in4x_P2_reg_n_0_[19]\,
      Q(14) => \in4x_P2_reg_n_0_[18]\,
      Q(13) => \in4x_P2_reg_n_0_[17]\,
      Q(12) => \in4x_P2_reg_n_0_[16]\,
      Q(11) => \in4x_P2_reg_n_0_[15]\,
      Q(10) => \in4x_P2_reg_n_0_[14]\,
      Q(9) => \in4x_P2_reg_n_0_[13]\,
      Q(8) => \in4x_P2_reg_n_0_[12]\,
      Q(7) => \in4x_P2_reg_n_0_[11]\,
      Q(6) => \in4x_P2_reg_n_0_[10]\,
      Q(5) => \in4x_P2_reg_n_0_[9]\,
      Q(4) => \in4x_P2_reg_n_0_[8]\,
      Q(3) => \in4x_P2_reg_n_0_[7]\,
      Q(2) => \in4x_P2_reg_n_0_[6]\,
      Q(1) => \in4x_P2_reg_n_0_[5]\,
      Q(0) => \in4x_P2_reg_n_0_[4]\,
      \result_DDR_P2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_DDR_P2_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_DDR_P2_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_DDR_P2_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_rising_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56
     port map (
      D(15 downto 0) => in_DDR_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[73]\,
      Q(68) => \in4x_B2_reg_n_0_[72]\,
      Q(67) => \in4x_B2_reg_n_0_[71]\,
      Q(66) => \in4x_B2_reg_n_0_[70]\,
      Q(65) => \in4x_B2_reg_n_0_[69]\,
      Q(64) => \in4x_B2_reg_n_0_[68]\,
      Q(63) => \in4x_B2_reg_n_0_[67]\,
      Q(62) => \in4x_B2_reg_n_0_[66]\,
      Q(61) => \in4x_B2_reg_n_0_[65]\,
      Q(60) => \in4x_B2_reg_n_0_[64]\,
      Q(59) => \in4x_B2_reg_n_0_[63]\,
      Q(58) => \in4x_B2_reg_n_0_[62]\,
      Q(57) => \in4x_B2_reg_n_0_[61]\,
      Q(56) => \in4x_B2_reg_n_0_[60]\,
      Q(55) => \in4x_B2_reg_n_0_[59]\,
      Q(54) => \in4x_B2_reg_n_0_[58]\,
      Q(53) => \in4x_B2_reg_n_0_[57]\,
      Q(52) => \in4x_B2_reg_n_0_[56]\,
      Q(51) => \in4x_B2_reg_n_0_[55]\,
      Q(50) => \in4x_B2_reg_n_0_[54]\,
      Q(49) => \in4x_B2_reg_n_0_[53]\,
      Q(48) => \in4x_B2_reg_n_0_[52]\,
      Q(47) => \in4x_B2_reg_n_0_[51]\,
      Q(46) => \in4x_B2_reg_n_0_[50]\,
      Q(45) => \in4x_B2_reg_n_0_[49]\,
      Q(44) => \in4x_B2_reg_n_0_[48]\,
      Q(43) => \in4x_B2_reg_n_0_[47]\,
      Q(42) => \in4x_B2_reg_n_0_[46]\,
      Q(41) => \in4x_B2_reg_n_0_[45]\,
      Q(40) => \in4x_B2_reg_n_0_[44]\,
      Q(39) => \in4x_B2_reg_n_0_[43]\,
      Q(38) => \in4x_B2_reg_n_0_[42]\,
      Q(37) => \in4x_B2_reg_n_0_[41]\,
      Q(36) => \in4x_B2_reg_n_0_[40]\,
      Q(35) => \in4x_B2_reg_n_0_[39]\,
      Q(34) => \in4x_B2_reg_n_0_[38]\,
      Q(33) => \in4x_B2_reg_n_0_[37]\,
      Q(32) => \in4x_B2_reg_n_0_[36]\,
      Q(31) => \in4x_B2_reg_n_0_[35]\,
      Q(30) => \in4x_B2_reg_n_0_[34]\,
      Q(29) => \in4x_B2_reg_n_0_[33]\,
      Q(28) => \in4x_B2_reg_n_0_[32]\,
      Q(27) => \in4x_B2_reg_n_0_[31]\,
      Q(26) => \in4x_B2_reg_n_0_[30]\,
      Q(25) => \in4x_B2_reg_n_0_[29]\,
      Q(24) => \in4x_B2_reg_n_0_[28]\,
      Q(23) => \in4x_B2_reg_n_0_[27]\,
      Q(22) => \in4x_B2_reg_n_0_[26]\,
      Q(21) => \in4x_B2_reg_n_0_[25]\,
      Q(20) => \in4x_B2_reg_n_0_[24]\,
      Q(19) => \in4x_B2_reg_n_0_[23]\,
      Q(18) => \in4x_B2_reg_n_0_[22]\,
      Q(17) => \in4x_B2_reg_n_0_[21]\,
      Q(16) => \in4x_B2_reg_n_0_[20]\,
      Q(15) => \in4x_B2_reg_n_0_[19]\,
      Q(14) => \in4x_B2_reg_n_0_[18]\,
      Q(13) => \in4x_B2_reg_n_0_[17]\,
      Q(12) => \in4x_B2_reg_n_0_[16]\,
      Q(11) => \in4x_B2_reg_n_0_[15]\,
      Q(10) => \in4x_B2_reg_n_0_[14]\,
      Q(9) => \in4x_B2_reg_n_0_[13]\,
      Q(8) => \in4x_B2_reg_n_0_[12]\,
      Q(7) => \in4x_B2_reg_n_0_[11]\,
      Q(6) => \in4x_B2_reg_n_0_[10]\,
      Q(5) => \in4x_B2_reg_n_0_[9]\,
      Q(4) => \in4x_B2_reg_n_0_[8]\,
      Q(3) => \in4x_B2_reg_n_0_[7]\,
      Q(2) => \in4x_B2_reg_n_0_[6]\,
      Q(1) => \in4x_B2_reg_n_0_[5]\,
      Q(0) => \in4x_B2_reg_n_0_[4]\,
      \result_DDR_B2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_DDR_B2_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_DDR_B2_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_rising_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57
     port map (
      D(15 downto 0) => in_DDR_C1(15 downto 0),
      Q(69) => \in4x_C1_reg_n_0_[73]\,
      Q(68) => \in4x_C1_reg_n_0_[72]\,
      Q(67) => \in4x_C1_reg_n_0_[71]\,
      Q(66) => \in4x_C1_reg_n_0_[70]\,
      Q(65) => \in4x_C1_reg_n_0_[69]\,
      Q(64) => \in4x_C1_reg_n_0_[68]\,
      Q(63) => \in4x_C1_reg_n_0_[67]\,
      Q(62) => \in4x_C1_reg_n_0_[66]\,
      Q(61) => \in4x_C1_reg_n_0_[65]\,
      Q(60) => \in4x_C1_reg_n_0_[64]\,
      Q(59) => \in4x_C1_reg_n_0_[63]\,
      Q(58) => \in4x_C1_reg_n_0_[62]\,
      Q(57) => \in4x_C1_reg_n_0_[61]\,
      Q(56) => \in4x_C1_reg_n_0_[60]\,
      Q(55) => \in4x_C1_reg_n_0_[59]\,
      Q(54) => \in4x_C1_reg_n_0_[58]\,
      Q(53) => \in4x_C1_reg_n_0_[57]\,
      Q(52) => \in4x_C1_reg_n_0_[56]\,
      Q(51) => \in4x_C1_reg_n_0_[55]\,
      Q(50) => \in4x_C1_reg_n_0_[54]\,
      Q(49) => \in4x_C1_reg_n_0_[53]\,
      Q(48) => \in4x_C1_reg_n_0_[52]\,
      Q(47) => \in4x_C1_reg_n_0_[51]\,
      Q(46) => \in4x_C1_reg_n_0_[50]\,
      Q(45) => \in4x_C1_reg_n_0_[49]\,
      Q(44) => \in4x_C1_reg_n_0_[48]\,
      Q(43) => \in4x_C1_reg_n_0_[47]\,
      Q(42) => \in4x_C1_reg_n_0_[46]\,
      Q(41) => \in4x_C1_reg_n_0_[45]\,
      Q(40) => \in4x_C1_reg_n_0_[44]\,
      Q(39) => \in4x_C1_reg_n_0_[43]\,
      Q(38) => \in4x_C1_reg_n_0_[42]\,
      Q(37) => \in4x_C1_reg_n_0_[41]\,
      Q(36) => \in4x_C1_reg_n_0_[40]\,
      Q(35) => \in4x_C1_reg_n_0_[39]\,
      Q(34) => \in4x_C1_reg_n_0_[38]\,
      Q(33) => \in4x_C1_reg_n_0_[37]\,
      Q(32) => \in4x_C1_reg_n_0_[36]\,
      Q(31) => \in4x_C1_reg_n_0_[35]\,
      Q(30) => \in4x_C1_reg_n_0_[34]\,
      Q(29) => \in4x_C1_reg_n_0_[33]\,
      Q(28) => \in4x_C1_reg_n_0_[32]\,
      Q(27) => \in4x_C1_reg_n_0_[31]\,
      Q(26) => \in4x_C1_reg_n_0_[30]\,
      Q(25) => \in4x_C1_reg_n_0_[29]\,
      Q(24) => \in4x_C1_reg_n_0_[28]\,
      Q(23) => \in4x_C1_reg_n_0_[27]\,
      Q(22) => \in4x_C1_reg_n_0_[26]\,
      Q(21) => \in4x_C1_reg_n_0_[25]\,
      Q(20) => \in4x_C1_reg_n_0_[24]\,
      Q(19) => \in4x_C1_reg_n_0_[23]\,
      Q(18) => \in4x_C1_reg_n_0_[22]\,
      Q(17) => \in4x_C1_reg_n_0_[21]\,
      Q(16) => \in4x_C1_reg_n_0_[20]\,
      Q(15) => \in4x_C1_reg_n_0_[19]\,
      Q(14) => \in4x_C1_reg_n_0_[18]\,
      Q(13) => \in4x_C1_reg_n_0_[17]\,
      Q(12) => \in4x_C1_reg_n_0_[16]\,
      Q(11) => \in4x_C1_reg_n_0_[15]\,
      Q(10) => \in4x_C1_reg_n_0_[14]\,
      Q(9) => \in4x_C1_reg_n_0_[13]\,
      Q(8) => \in4x_C1_reg_n_0_[12]\,
      Q(7) => \in4x_C1_reg_n_0_[11]\,
      Q(6) => \in4x_C1_reg_n_0_[10]\,
      Q(5) => \in4x_C1_reg_n_0_[9]\,
      Q(4) => \in4x_C1_reg_n_0_[8]\,
      Q(3) => \in4x_C1_reg_n_0_[7]\,
      Q(2) => \in4x_C1_reg_n_0_[6]\,
      Q(1) => \in4x_C1_reg_n_0_[5]\,
      Q(0) => \in4x_C1_reg_n_0_[4]\,
      \result_DDR_C1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_C1_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_DDR_C1_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_DDR_C1_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_rising_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58
     port map (
      D(15 downto 0) => in_DDR_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[73]\,
      Q(68) => \in4x_C2_reg_n_0_[72]\,
      Q(67) => \in4x_C2_reg_n_0_[71]\,
      Q(66) => \in4x_C2_reg_n_0_[70]\,
      Q(65) => \in4x_C2_reg_n_0_[69]\,
      Q(64) => \in4x_C2_reg_n_0_[68]\,
      Q(63) => \in4x_C2_reg_n_0_[67]\,
      Q(62) => \in4x_C2_reg_n_0_[66]\,
      Q(61) => \in4x_C2_reg_n_0_[65]\,
      Q(60) => \in4x_C2_reg_n_0_[64]\,
      Q(59) => \in4x_C2_reg_n_0_[63]\,
      Q(58) => \in4x_C2_reg_n_0_[62]\,
      Q(57) => \in4x_C2_reg_n_0_[61]\,
      Q(56) => \in4x_C2_reg_n_0_[60]\,
      Q(55) => \in4x_C2_reg_n_0_[59]\,
      Q(54) => \in4x_C2_reg_n_0_[58]\,
      Q(53) => \in4x_C2_reg_n_0_[57]\,
      Q(52) => \in4x_C2_reg_n_0_[56]\,
      Q(51) => \in4x_C2_reg_n_0_[55]\,
      Q(50) => \in4x_C2_reg_n_0_[54]\,
      Q(49) => \in4x_C2_reg_n_0_[53]\,
      Q(48) => \in4x_C2_reg_n_0_[52]\,
      Q(47) => \in4x_C2_reg_n_0_[51]\,
      Q(46) => \in4x_C2_reg_n_0_[50]\,
      Q(45) => \in4x_C2_reg_n_0_[49]\,
      Q(44) => \in4x_C2_reg_n_0_[48]\,
      Q(43) => \in4x_C2_reg_n_0_[47]\,
      Q(42) => \in4x_C2_reg_n_0_[46]\,
      Q(41) => \in4x_C2_reg_n_0_[45]\,
      Q(40) => \in4x_C2_reg_n_0_[44]\,
      Q(39) => \in4x_C2_reg_n_0_[43]\,
      Q(38) => \in4x_C2_reg_n_0_[42]\,
      Q(37) => \in4x_C2_reg_n_0_[41]\,
      Q(36) => \in4x_C2_reg_n_0_[40]\,
      Q(35) => \in4x_C2_reg_n_0_[39]\,
      Q(34) => \in4x_C2_reg_n_0_[38]\,
      Q(33) => \in4x_C2_reg_n_0_[37]\,
      Q(32) => \in4x_C2_reg_n_0_[36]\,
      Q(31) => \in4x_C2_reg_n_0_[35]\,
      Q(30) => \in4x_C2_reg_n_0_[34]\,
      Q(29) => \in4x_C2_reg_n_0_[33]\,
      Q(28) => \in4x_C2_reg_n_0_[32]\,
      Q(27) => \in4x_C2_reg_n_0_[31]\,
      Q(26) => \in4x_C2_reg_n_0_[30]\,
      Q(25) => \in4x_C2_reg_n_0_[29]\,
      Q(24) => \in4x_C2_reg_n_0_[28]\,
      Q(23) => \in4x_C2_reg_n_0_[27]\,
      Q(22) => \in4x_C2_reg_n_0_[26]\,
      Q(21) => \in4x_C2_reg_n_0_[25]\,
      Q(20) => \in4x_C2_reg_n_0_[24]\,
      Q(19) => \in4x_C2_reg_n_0_[23]\,
      Q(18) => \in4x_C2_reg_n_0_[22]\,
      Q(17) => \in4x_C2_reg_n_0_[21]\,
      Q(16) => \in4x_C2_reg_n_0_[20]\,
      Q(15) => \in4x_C2_reg_n_0_[19]\,
      Q(14) => \in4x_C2_reg_n_0_[18]\,
      Q(13) => \in4x_C2_reg_n_0_[17]\,
      Q(12) => \in4x_C2_reg_n_0_[16]\,
      Q(11) => \in4x_C2_reg_n_0_[15]\,
      Q(10) => \in4x_C2_reg_n_0_[14]\,
      Q(9) => \in4x_C2_reg_n_0_[13]\,
      Q(8) => \in4x_C2_reg_n_0_[12]\,
      Q(7) => \in4x_C2_reg_n_0_[11]\,
      Q(6) => \in4x_C2_reg_n_0_[10]\,
      Q(5) => \in4x_C2_reg_n_0_[9]\,
      Q(4) => \in4x_C2_reg_n_0_[8]\,
      Q(3) => \in4x_C2_reg_n_0_[7]\,
      Q(2) => \in4x_C2_reg_n_0_[6]\,
      Q(1) => \in4x_C2_reg_n_0_[5]\,
      Q(0) => \in4x_C2_reg_n_0_[4]\,
      \result_DDR_C2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_C2_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_DDR_C2_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_DDR_C2_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_rising_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59
     port map (
      D(15 downto 0) => in_DDR_D1(15 downto 0),
      Q(69) => \in4x_D1_reg_n_0_[73]\,
      Q(68) => \in4x_D1_reg_n_0_[72]\,
      Q(67) => \in4x_D1_reg_n_0_[71]\,
      Q(66) => \in4x_D1_reg_n_0_[70]\,
      Q(65) => \in4x_D1_reg_n_0_[69]\,
      Q(64) => \in4x_D1_reg_n_0_[68]\,
      Q(63) => \in4x_D1_reg_n_0_[67]\,
      Q(62) => \in4x_D1_reg_n_0_[66]\,
      Q(61) => \in4x_D1_reg_n_0_[65]\,
      Q(60) => \in4x_D1_reg_n_0_[64]\,
      Q(59) => \in4x_D1_reg_n_0_[63]\,
      Q(58) => \in4x_D1_reg_n_0_[62]\,
      Q(57) => \in4x_D1_reg_n_0_[61]\,
      Q(56) => \in4x_D1_reg_n_0_[60]\,
      Q(55) => \in4x_D1_reg_n_0_[59]\,
      Q(54) => \in4x_D1_reg_n_0_[58]\,
      Q(53) => \in4x_D1_reg_n_0_[57]\,
      Q(52) => \in4x_D1_reg_n_0_[56]\,
      Q(51) => \in4x_D1_reg_n_0_[55]\,
      Q(50) => \in4x_D1_reg_n_0_[54]\,
      Q(49) => \in4x_D1_reg_n_0_[53]\,
      Q(48) => \in4x_D1_reg_n_0_[52]\,
      Q(47) => \in4x_D1_reg_n_0_[51]\,
      Q(46) => \in4x_D1_reg_n_0_[50]\,
      Q(45) => \in4x_D1_reg_n_0_[49]\,
      Q(44) => \in4x_D1_reg_n_0_[48]\,
      Q(43) => \in4x_D1_reg_n_0_[47]\,
      Q(42) => \in4x_D1_reg_n_0_[46]\,
      Q(41) => \in4x_D1_reg_n_0_[45]\,
      Q(40) => \in4x_D1_reg_n_0_[44]\,
      Q(39) => \in4x_D1_reg_n_0_[43]\,
      Q(38) => \in4x_D1_reg_n_0_[42]\,
      Q(37) => \in4x_D1_reg_n_0_[41]\,
      Q(36) => \in4x_D1_reg_n_0_[40]\,
      Q(35) => \in4x_D1_reg_n_0_[39]\,
      Q(34) => \in4x_D1_reg_n_0_[38]\,
      Q(33) => \in4x_D1_reg_n_0_[37]\,
      Q(32) => \in4x_D1_reg_n_0_[36]\,
      Q(31) => \in4x_D1_reg_n_0_[35]\,
      Q(30) => \in4x_D1_reg_n_0_[34]\,
      Q(29) => \in4x_D1_reg_n_0_[33]\,
      Q(28) => \in4x_D1_reg_n_0_[32]\,
      Q(27) => \in4x_D1_reg_n_0_[31]\,
      Q(26) => \in4x_D1_reg_n_0_[30]\,
      Q(25) => \in4x_D1_reg_n_0_[29]\,
      Q(24) => \in4x_D1_reg_n_0_[28]\,
      Q(23) => \in4x_D1_reg_n_0_[27]\,
      Q(22) => \in4x_D1_reg_n_0_[26]\,
      Q(21) => \in4x_D1_reg_n_0_[25]\,
      Q(20) => \in4x_D1_reg_n_0_[24]\,
      Q(19) => \in4x_D1_reg_n_0_[23]\,
      Q(18) => \in4x_D1_reg_n_0_[22]\,
      Q(17) => \in4x_D1_reg_n_0_[21]\,
      Q(16) => \in4x_D1_reg_n_0_[20]\,
      Q(15) => \in4x_D1_reg_n_0_[19]\,
      Q(14) => \in4x_D1_reg_n_0_[18]\,
      Q(13) => \in4x_D1_reg_n_0_[17]\,
      Q(12) => \in4x_D1_reg_n_0_[16]\,
      Q(11) => \in4x_D1_reg_n_0_[15]\,
      Q(10) => \in4x_D1_reg_n_0_[14]\,
      Q(9) => \in4x_D1_reg_n_0_[13]\,
      Q(8) => \in4x_D1_reg_n_0_[12]\,
      Q(7) => \in4x_D1_reg_n_0_[11]\,
      Q(6) => \in4x_D1_reg_n_0_[10]\,
      Q(5) => \in4x_D1_reg_n_0_[9]\,
      Q(4) => \in4x_D1_reg_n_0_[8]\,
      Q(3) => \in4x_D1_reg_n_0_[7]\,
      Q(2) => \in4x_D1_reg_n_0_[6]\,
      Q(1) => \in4x_D1_reg_n_0_[5]\,
      Q(0) => \in4x_D1_reg_n_0_[4]\,
      \result_DDR_D1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_DDR_D1_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_DDR_D1_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_rising_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60
     port map (
      D(15 downto 0) => in_DDR_D2(15 downto 0),
      Q(69) => \in4x_D2_reg_n_0_[73]\,
      Q(68) => \in4x_D2_reg_n_0_[72]\,
      Q(67) => \in4x_D2_reg_n_0_[71]\,
      Q(66) => \in4x_D2_reg_n_0_[70]\,
      Q(65) => \in4x_D2_reg_n_0_[69]\,
      Q(64) => \in4x_D2_reg_n_0_[68]\,
      Q(63) => \in4x_D2_reg_n_0_[67]\,
      Q(62) => \in4x_D2_reg_n_0_[66]\,
      Q(61) => \in4x_D2_reg_n_0_[65]\,
      Q(60) => \in4x_D2_reg_n_0_[64]\,
      Q(59) => \in4x_D2_reg_n_0_[63]\,
      Q(58) => \in4x_D2_reg_n_0_[62]\,
      Q(57) => \in4x_D2_reg_n_0_[61]\,
      Q(56) => \in4x_D2_reg_n_0_[60]\,
      Q(55) => \in4x_D2_reg_n_0_[59]\,
      Q(54) => \in4x_D2_reg_n_0_[58]\,
      Q(53) => \in4x_D2_reg_n_0_[57]\,
      Q(52) => \in4x_D2_reg_n_0_[56]\,
      Q(51) => \in4x_D2_reg_n_0_[55]\,
      Q(50) => \in4x_D2_reg_n_0_[54]\,
      Q(49) => \in4x_D2_reg_n_0_[53]\,
      Q(48) => \in4x_D2_reg_n_0_[52]\,
      Q(47) => \in4x_D2_reg_n_0_[51]\,
      Q(46) => \in4x_D2_reg_n_0_[50]\,
      Q(45) => \in4x_D2_reg_n_0_[49]\,
      Q(44) => \in4x_D2_reg_n_0_[48]\,
      Q(43) => \in4x_D2_reg_n_0_[47]\,
      Q(42) => \in4x_D2_reg_n_0_[46]\,
      Q(41) => \in4x_D2_reg_n_0_[45]\,
      Q(40) => \in4x_D2_reg_n_0_[44]\,
      Q(39) => \in4x_D2_reg_n_0_[43]\,
      Q(38) => \in4x_D2_reg_n_0_[42]\,
      Q(37) => \in4x_D2_reg_n_0_[41]\,
      Q(36) => \in4x_D2_reg_n_0_[40]\,
      Q(35) => \in4x_D2_reg_n_0_[39]\,
      Q(34) => \in4x_D2_reg_n_0_[38]\,
      Q(33) => \in4x_D2_reg_n_0_[37]\,
      Q(32) => \in4x_D2_reg_n_0_[36]\,
      Q(31) => \in4x_D2_reg_n_0_[35]\,
      Q(30) => \in4x_D2_reg_n_0_[34]\,
      Q(29) => \in4x_D2_reg_n_0_[33]\,
      Q(28) => \in4x_D2_reg_n_0_[32]\,
      Q(27) => \in4x_D2_reg_n_0_[31]\,
      Q(26) => \in4x_D2_reg_n_0_[30]\,
      Q(25) => \in4x_D2_reg_n_0_[29]\,
      Q(24) => \in4x_D2_reg_n_0_[28]\,
      Q(23) => \in4x_D2_reg_n_0_[27]\,
      Q(22) => \in4x_D2_reg_n_0_[26]\,
      Q(21) => \in4x_D2_reg_n_0_[25]\,
      Q(20) => \in4x_D2_reg_n_0_[24]\,
      Q(19) => \in4x_D2_reg_n_0_[23]\,
      Q(18) => \in4x_D2_reg_n_0_[22]\,
      Q(17) => \in4x_D2_reg_n_0_[21]\,
      Q(16) => \in4x_D2_reg_n_0_[20]\,
      Q(15) => \in4x_D2_reg_n_0_[19]\,
      Q(14) => \in4x_D2_reg_n_0_[18]\,
      Q(13) => \in4x_D2_reg_n_0_[17]\,
      Q(12) => \in4x_D2_reg_n_0_[16]\,
      Q(11) => \in4x_D2_reg_n_0_[15]\,
      Q(10) => \in4x_D2_reg_n_0_[14]\,
      Q(9) => \in4x_D2_reg_n_0_[13]\,
      Q(8) => \in4x_D2_reg_n_0_[12]\,
      Q(7) => \in4x_D2_reg_n_0_[11]\,
      Q(6) => \in4x_D2_reg_n_0_[10]\,
      Q(5) => \in4x_D2_reg_n_0_[9]\,
      Q(4) => \in4x_D2_reg_n_0_[8]\,
      Q(3) => \in4x_D2_reg_n_0_[7]\,
      Q(2) => \in4x_D2_reg_n_0_[6]\,
      Q(1) => \in4x_D2_reg_n_0_[5]\,
      Q(0) => \in4x_D2_reg_n_0_[4]\,
      \result_DDR_D2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_DDR_D2_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_DDR_D2_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_rising_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61
     port map (
      D(15 downto 0) => in_DDR_E1(15 downto 0),
      Q(69) => \in4x_E1_reg_n_0_[73]\,
      Q(68) => \in4x_E1_reg_n_0_[72]\,
      Q(67) => \in4x_E1_reg_n_0_[71]\,
      Q(66) => \in4x_E1_reg_n_0_[70]\,
      Q(65) => \in4x_E1_reg_n_0_[69]\,
      Q(64) => \in4x_E1_reg_n_0_[68]\,
      Q(63) => \in4x_E1_reg_n_0_[67]\,
      Q(62) => \in4x_E1_reg_n_0_[66]\,
      Q(61) => \in4x_E1_reg_n_0_[65]\,
      Q(60) => \in4x_E1_reg_n_0_[64]\,
      Q(59) => \in4x_E1_reg_n_0_[63]\,
      Q(58) => \in4x_E1_reg_n_0_[62]\,
      Q(57) => \in4x_E1_reg_n_0_[61]\,
      Q(56) => \in4x_E1_reg_n_0_[60]\,
      Q(55) => \in4x_E1_reg_n_0_[59]\,
      Q(54) => \in4x_E1_reg_n_0_[58]\,
      Q(53) => \in4x_E1_reg_n_0_[57]\,
      Q(52) => \in4x_E1_reg_n_0_[56]\,
      Q(51) => \in4x_E1_reg_n_0_[55]\,
      Q(50) => \in4x_E1_reg_n_0_[54]\,
      Q(49) => \in4x_E1_reg_n_0_[53]\,
      Q(48) => \in4x_E1_reg_n_0_[52]\,
      Q(47) => \in4x_E1_reg_n_0_[51]\,
      Q(46) => \in4x_E1_reg_n_0_[50]\,
      Q(45) => \in4x_E1_reg_n_0_[49]\,
      Q(44) => \in4x_E1_reg_n_0_[48]\,
      Q(43) => \in4x_E1_reg_n_0_[47]\,
      Q(42) => \in4x_E1_reg_n_0_[46]\,
      Q(41) => \in4x_E1_reg_n_0_[45]\,
      Q(40) => \in4x_E1_reg_n_0_[44]\,
      Q(39) => \in4x_E1_reg_n_0_[43]\,
      Q(38) => \in4x_E1_reg_n_0_[42]\,
      Q(37) => \in4x_E1_reg_n_0_[41]\,
      Q(36) => \in4x_E1_reg_n_0_[40]\,
      Q(35) => \in4x_E1_reg_n_0_[39]\,
      Q(34) => \in4x_E1_reg_n_0_[38]\,
      Q(33) => \in4x_E1_reg_n_0_[37]\,
      Q(32) => \in4x_E1_reg_n_0_[36]\,
      Q(31) => \in4x_E1_reg_n_0_[35]\,
      Q(30) => \in4x_E1_reg_n_0_[34]\,
      Q(29) => \in4x_E1_reg_n_0_[33]\,
      Q(28) => \in4x_E1_reg_n_0_[32]\,
      Q(27) => \in4x_E1_reg_n_0_[31]\,
      Q(26) => \in4x_E1_reg_n_0_[30]\,
      Q(25) => \in4x_E1_reg_n_0_[29]\,
      Q(24) => \in4x_E1_reg_n_0_[28]\,
      Q(23) => \in4x_E1_reg_n_0_[27]\,
      Q(22) => \in4x_E1_reg_n_0_[26]\,
      Q(21) => \in4x_E1_reg_n_0_[25]\,
      Q(20) => \in4x_E1_reg_n_0_[24]\,
      Q(19) => \in4x_E1_reg_n_0_[23]\,
      Q(18) => \in4x_E1_reg_n_0_[22]\,
      Q(17) => \in4x_E1_reg_n_0_[21]\,
      Q(16) => \in4x_E1_reg_n_0_[20]\,
      Q(15) => \in4x_E1_reg_n_0_[19]\,
      Q(14) => \in4x_E1_reg_n_0_[18]\,
      Q(13) => \in4x_E1_reg_n_0_[17]\,
      Q(12) => \in4x_E1_reg_n_0_[16]\,
      Q(11) => \in4x_E1_reg_n_0_[15]\,
      Q(10) => \in4x_E1_reg_n_0_[14]\,
      Q(9) => \in4x_E1_reg_n_0_[13]\,
      Q(8) => \in4x_E1_reg_n_0_[12]\,
      Q(7) => \in4x_E1_reg_n_0_[11]\,
      Q(6) => \in4x_E1_reg_n_0_[10]\,
      Q(5) => \in4x_E1_reg_n_0_[9]\,
      Q(4) => \in4x_E1_reg_n_0_[8]\,
      Q(3) => \in4x_E1_reg_n_0_[7]\,
      Q(2) => \in4x_E1_reg_n_0_[6]\,
      Q(1) => \in4x_E1_reg_n_0_[5]\,
      Q(0) => \in4x_E1_reg_n_0_[4]\,
      \result_DDR_E1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_E1_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_DDR_E1_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_DDR_E1_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
\MOSI_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A4AEF40"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \MOSI_cmd[0]_i_4_n_0\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => Q(1),
      I4 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_2_n_0\
    );
\MOSI_cmd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[0]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[0]\,
      O => \MOSI_cmd[0]_i_3_n_0\
    );
\MOSI_cmd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00BE00FFFF0000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => \channel_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_4_n_0\
    );
\MOSI_cmd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[10]_i_2_n_0\,
      O => MOSI_cmd_selected(10)
    );
\MOSI_cmd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F8F0F08E8FF0F0"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[10]_i_2_n_0\
    );
\MOSI_cmd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[11]_i_2_n_0\,
      O => MOSI_cmd_selected(11)
    );
\MOSI_cmd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F08FF0F0"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[11]_i_2_n_0\
    );
\MOSI_cmd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[12]_i_2_n_0\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[12]_i_3_n_0\,
      O => MOSI_cmd_selected(12)
    );
\MOSI_cmd[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[12]_i_2_n_0\
    );
\MOSI_cmd[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => init_mode_reg_n_0,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[12]_i_3_n_0\
    );
\MOSI_cmd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[13]_i_2_n_0\,
      O => MOSI_cmd_selected(13)
    );
\MOSI_cmd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C80000000300"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[13]_i_2_n_0\
    );
\MOSI_cmd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[14]_i_3_n_0\,
      O => MOSI_cmd_selected(14)
    );
\MOSI_cmd[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_8_n_0\,
      I1 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I2 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[14]_i_2_n_0\
    );
\MOSI_cmd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00CC0000000300"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[14]_i_3_n_0\
    );
\MOSI_cmd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \MOSI_cmd[15]_i_1_n_0\
    );
\MOSI_cmd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[15]_i_5_n_0\,
      O => MOSI_cmd_selected(15)
    );
\MOSI_cmd[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \MOSI_cmd[15]_i_3_n_0\
    );
\MOSI_cmd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[15]_i_4_n_0\
    );
\MOSI_cmd[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFF00000000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[15]_i_5_n_0\
    );
\MOSI_cmd[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_6_n_0\
    );
\MOSI_cmd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001154"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_7_n_0\
    );
\MOSI_cmd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_8_n_0\
    );
\MOSI_cmd[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000454"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => init_mode_reg_n_0,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_9_n_0\
    );
\MOSI_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[1]_i_2_n_0\,
      O => MOSI_cmd_selected(1)
    );
\MOSI_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000048CC0000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => Q(2),
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[1]_i_2_n_0\
    );
\MOSI_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[2]_i_2_n_0\,
      O => MOSI_cmd_selected(2)
    );
\MOSI_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000E00000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => Q(2),
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[2]_i_2_n_0\
    );
\MOSI_cmd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[3]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[3]_i_3_n_0\,
      O => MOSI_cmd_selected(3)
    );
\MOSI_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[3]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[3]\,
      O => \MOSI_cmd[3]_i_2_n_0\
    );
\MOSI_cmd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000300000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => Q(2),
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[3]_i_3_n_0\
    );
\MOSI_cmd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[4]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[4]_i_3_n_0\,
      O => MOSI_cmd_selected(4)
    );
\MOSI_cmd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[4]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[4]\,
      O => \MOSI_cmd[4]_i_2_n_0\
    );
\MOSI_cmd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000C000000B000"
    )
        port map (
      I0 => Q(2),
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[4]_i_3_n_0\
    );
\MOSI_cmd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[5]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd_reg[5]_i_3_n_0\,
      O => MOSI_cmd_selected(5)
    );
\MOSI_cmd[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[5]_i_2_n_0\
    );
\MOSI_cmd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000000088"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => init_mode_reg_n_0,
      I2 => Q(1),
      I3 => \channel_reg_n_0_[0]\,
      I4 => Q(2),
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[5]_i_4_n_0\
    );
\MOSI_cmd[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20300000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => Q(2),
      I4 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[5]_i_5_n_0\
    );
\MOSI_cmd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0E0E0E0"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[6]_i_2_n_0\
    );
\MOSI_cmd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[6]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[6]\,
      O => \MOSI_cmd[6]_i_3_n_0\
    );
\MOSI_cmd[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[6]_i_4_n_0\
    );
\MOSI_cmd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[6]_i_5_n_0\
    );
\MOSI_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[7]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[7]_i_3_n_0\,
      O => MOSI_cmd_selected(7)
    );
\MOSI_cmd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[7]_i_2_n_0\
    );
\MOSI_cmd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00000A1A0000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[7]_i_3_n_0\
    );
\MOSI_cmd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF88890000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[0]\,
      O => \MOSI_cmd[8]_i_2_n_0\
    );
\MOSI_cmd[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[8]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[8]_i_3_n_0\
    );
\MOSI_cmd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000EFFFFFFF0000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[4]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[9]_i_2_n_0\
    );
\MOSI_cmd[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_8_n_0\,
      I2 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I3 => \MOSI_cmd[15]_i_7_n_0\,
      I4 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[9]_i_3_n_0\
    );
\MOSI_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(0),
      Q => \MOSI_cmd_reg_n_0_[0]\,
      R => '0'
    );
\MOSI_cmd_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[0]_i_2_n_0\,
      I1 => \MOSI_cmd[0]_i_3_n_0\,
      O => MOSI_cmd_selected(0),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(10),
      Q => p_10_in,
      R => '0'
    );
\MOSI_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(11),
      Q => p_11_in,
      R => '0'
    );
\MOSI_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(12),
      Q => p_12_in,
      R => '0'
    );
\MOSI_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(13),
      Q => p_13_in,
      R => '0'
    );
\MOSI_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(14),
      Q => p_14_in,
      R => '0'
    );
\MOSI_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(15),
      Q => \MOSI_cmd_reg_n_0_[15]\,
      R => '0'
    );
\MOSI_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(1),
      Q => p_1_in,
      R => '0'
    );
\MOSI_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(2),
      Q => p_2_in,
      R => '0'
    );
\MOSI_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(3),
      Q => p_3_in,
      R => '0'
    );
\MOSI_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(4),
      Q => p_4_in,
      R => '0'
    );
\MOSI_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(5),
      Q => p_5_in,
      R => '0'
    );
\MOSI_cmd_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[5]_i_4_n_0\,
      I1 => \MOSI_cmd[5]_i_5_n_0\,
      O => \MOSI_cmd_reg[5]_i_3_n_0\,
      S => \channel_reg_n_0_[3]\
    );
\MOSI_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(6),
      Q => p_6_in,
      R => '0'
    );
\MOSI_cmd_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[6]_i_2_n_0\,
      I1 => \MOSI_cmd[6]_i_3_n_0\,
      O => MOSI_cmd_selected(6),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(7),
      Q => p_7_in,
      R => '0'
    );
\MOSI_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(8),
      Q => p_8_in,
      R => '0'
    );
\MOSI_cmd_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[8]_i_2_n_0\,
      I1 => \MOSI_cmd[8]_i_3_n_0\,
      O => MOSI_cmd_selected(8),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(9),
      Q => p_9_in,
      R => '0'
    );
\MOSI_cmd_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[9]_i_2_n_0\,
      I1 => \MOSI_cmd[9]_i_3_n_0\,
      O => MOSI_cmd_selected(9),
      S => \channel_reg_n_0_[5]\
    );
MOSI_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MOSI,
      I1 => MOSI_reg_i_3_n_0,
      I2 => \^mosi1\,
      O => MOSI_i_1_n_0
    );
MOSI_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_8_in,
      I1 => main_state(2),
      I2 => p_9_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_14_n_0,
      O => MOSI_i_10_n_0
    );
MOSI_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_6_in,
      I1 => main_state(2),
      I2 => p_7_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_11_n_0
    );
MOSI_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_2_in,
      I1 => main_state(2),
      I2 => p_3_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_12_n_0
    );
MOSI_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_14_in,
      I1 => main_state(2),
      I2 => \MOSI_cmd_reg_n_0_[15]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_13_n_0
    );
MOSI_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_10_in,
      I1 => main_state(2),
      I2 => p_11_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_14_n_0
    );
MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => MOSI_reg_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => MOSI_i_5_n_0,
      I3 => main_state(4),
      I4 => MOSI_i_6_n_0,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => MOSI
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_4_in,
      I1 => main_state(2),
      I2 => p_5_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_11_n_0,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \MOSI_cmd_reg_n_0_[0]\,
      I1 => main_state(2),
      I2 => p_1_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_12_n_0,
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FF01"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_12_in,
      I1 => main_state(2),
      I2 => p_13_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_13_n_0,
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => MOSI_i_1_n_0,
      Q => \^mosi1\,
      R => \^s00_axi_aresetn_0\
    );
MOSI_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_7_n_0,
      I1 => MOSI_i_8_n_0,
      O => MOSI_reg_i_3_n_0,
      S => \FSM_sequential_main_state_reg[6]_rep_n_0\
    );
MOSI_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_9_n_0,
      I1 => MOSI_i_10_n_0,
      O => MOSI_reg_i_4_n_0,
      S => main_state(4)
    );
M_AXIS_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flag_lastBatch_250M,
      I1 => tlast_flag_bit,
      O => M_AXIS_tlast
    );
SCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555556"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => SCLK_i_1_n_0
    );
SCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SCLK_i_1_n_0,
      Q => SCLK,
      R => \^s00_axi_aresetn_0\
    );
SPI_running_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => SPI_running_i_2_n_0,
      I3 => SPI_running_reg_n_0,
      O => SPI_running_i_1_n_0
    );
SPI_running_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => SPI_running_i_2_n_0
    );
SPI_running_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SPI_running_i_1_n_0,
      Q => SPI_running_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      O => \ZCheck_channel[0]_i_1_n_0\
    );
\ZCheck_channel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(1)
    );
\ZCheck_channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[0]\,
      I2 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(2)
    );
\ZCheck_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(3)
    );
\ZCheck_channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      O => \ZCheck_channel__0\(4)
    );
\ZCheck_channel[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_channel
    );
\ZCheck_channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      I5 => \ZCheck_channel_reg_n_0_[5]\,
      O => \ZCheck_channel__0\(5)
    );
\ZCheck_channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_4_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_channel[5]_i_3_n_0\
    );
\ZCheck_channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop1,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_channel[5]_i_4_n_0\
    );
\ZCheck_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel[0]_i_1_n_0\,
      Q => \ZCheck_channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(1),
      Q => \ZCheck_channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(2),
      Q => \ZCheck_channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(3),
      Q => \ZCheck_channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(4),
      Q => \ZCheck_channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(5),
      Q => \ZCheck_channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_1[0]_i_1_n_0\
    );
\ZCheck_cmd_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_cmd_10_out(14)
    );
\ZCheck_cmd_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_1[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_cmd_1
    );
\ZCheck_cmd_1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count[4]_i_6_n_0\,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_cmd_1[15]_i_2_n_0\
    );
\ZCheck_cmd_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(8),
      O => ZCheck_cmd_10_out(3)
    );
\ZCheck_cmd_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(9),
      O => ZCheck_cmd_10_out(4)
    );
\ZCheck_cmd_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_1[6]_i_1_n_0\
    );
\ZCheck_cmd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[0]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(14),
      Q => \ZCheck_cmd_1_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => '1',
      Q => \ZCheck_cmd_1_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(3),
      Q => \ZCheck_cmd_1_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(4),
      Q => \ZCheck_cmd_1_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[6]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF0F3F0FF2"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(0)
    );
\ZCheck_cmd_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_2[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_cmd_2
    );
\ZCheck_cmd_2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \ZCheck_cmd_2[15]_i_3_n_0\,
      O => \ZCheck_cmd_2[15]_i_2_n_0\
    );
\ZCheck_cmd_2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      O => \ZCheck_cmd_2[15]_i_3_n_0\
    );
\ZCheck_cmd_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000505055A5554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(1)
    );
\ZCheck_cmd_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2211221111991198"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_channel_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(2)
    );
\ZCheck_cmd_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000014145252E9E8"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_channel_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(3)
    );
\ZCheck_cmd_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A05AA00AA0AA4"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(4)
    );
\ZCheck_cmd_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515202011115554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_2__0\(5)
    );
\ZCheck_cmd_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105672"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(6)
    );
\ZCheck_cmd_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151514"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(7)
    );
\ZCheck_cmd_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_cmd_2__0\(8)
    );
\ZCheck_cmd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(0),
      Q => \ZCheck_cmd_2_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => '1',
      Q => \ZCheck_cmd_2_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(1),
      Q => \ZCheck_cmd_2_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(2),
      Q => \ZCheck_cmd_2_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(3),
      Q => \ZCheck_cmd_2_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(4),
      Q => \ZCheck_cmd_2_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(5),
      Q => \ZCheck_cmd_2_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(6),
      Q => \ZCheck_cmd_2_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(7),
      Q => \ZCheck_cmd_2_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(8),
      Q => \ZCheck_cmd_2_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[0]_i_2_n_0\,
      O => ZCheck_command_count(0)
    );
\ZCheck_command_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[0]_i_2_n_0\
    );
\ZCheck_command_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[1]_i_2_n_0\,
      O => ZCheck_command_count(1)
    );
\ZCheck_command_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[1]_i_2_n_0\
    );
\ZCheck_command_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[2]_i_2_n_0\,
      O => ZCheck_command_count(2)
    );
\ZCheck_command_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[2]_i_2_n_0\
    );
\ZCheck_command_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[3]_i_2_n_0\,
      O => ZCheck_command_count(3)
    );
\ZCheck_command_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_command_count[3]_i_2_n_0\
    );
\ZCheck_command_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_command_count[4]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \ZCheck_command_count[4]_i_1_n_0\
    );
\ZCheck_command_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[4]_i_5_n_0\,
      O => ZCheck_command_count(4)
    );
\ZCheck_command_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_command_count[4]_i_6_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_command_count[4]_i_3_n_0\
    );
\ZCheck_command_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(2),
      I4 => ZCheck_run1,
      O => \ZCheck_command_count[4]_i_4_n_0\
    );
\ZCheck_command_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000AAAA"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_command_count[4]_i_5_n_0\
    );
\ZCheck_command_count[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_command_count[4]_i_6_n_0\
    );
\ZCheck_command_count[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      O => \ZCheck_command_count[4]_i_7_n_0\
    );
\ZCheck_command_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(0),
      Q => \ZCheck_command_count_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(1),
      Q => \ZCheck_command_count_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(2),
      Q => \ZCheck_command_count_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(3),
      Q => \ZCheck_command_count_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(4),
      Q => \ZCheck_command_count_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_loop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => ZCheck_run1,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => ZCheck_loop_i_3_n_0,
      I4 => ZCheck_loop_reg_n_0,
      O => ZCheck_loop_i_1_n_0
    );
ZCheck_loop_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      O => ZCheck_run1
    );
ZCheck_loop_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => ZCheck_loop_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_loop_i_3_n_0
    );
ZCheck_loop_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \channel_reg_n_0_[2]\,
      O => ZCheck_run2
    );
ZCheck_loop_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ZCheck_loop_i_6_n_0,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => ZCheck_loop_i_5_n_0
    );
ZCheck_loop_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop2_in,
      I4 => ZCheck_loop1,
      I5 => ZCheck_loop_i_8_n_0,
      O => ZCheck_loop_i_6_n_0
    );
ZCheck_loop_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[3]\,
      I1 => \ZCheck_channel_reg_n_0_[5]\,
      I2 => \ZCheck_channel_reg_n_0_[4]\,
      I3 => \ZCheck_channel_reg_n_0_[2]\,
      I4 => \ZCheck_channel_reg_n_0_[0]\,
      I5 => \ZCheck_channel_reg_n_0_[1]\,
      O => ZCheck_loop2_in
    );
ZCheck_loop_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      O => ZCheck_loop_i_8_n_0
    );
ZCheck_loop_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_loop_i_1_n_0,
      Q => ZCheck_loop_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_run_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ZCheck_run,
      I1 => ZCheck_run_i_3_n_0,
      I2 => ZCheck_run_reg_n_0,
      O => ZCheck_run_i_1_n_0
    );
ZCheck_run_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run
    );
ZCheck_run_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_7_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_3_n_0
    );
ZCheck_run_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_8_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_4_n_0
    );
ZCheck_run_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => ZCheck_run0,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => ZCheck_run_i_5_n_0
    );
ZCheck_run_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => reg_risingEdge_impCheck,
      O => ZCheck_run0
    );
ZCheck_run_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_9_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_7_n_0
    );
ZCheck_run_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0000"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_8_n_0
    );
ZCheck_run_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_9_n_0
    );
ZCheck_run_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_run_i_1_n_0,
      Q => ZCheck_run_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => ZCheck_loop1,
      I2 => main_state(4),
      O => ZCheck_sine_cycle(0)
    );
\ZCheck_sine_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(1),
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => ZCheck_loop1,
      I3 => main_state(4),
      O => ZCheck_sine_cycle(1)
    );
\ZCheck_sine_cycle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(2),
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => ZCheck_loop1,
      I4 => main_state(4),
      O => ZCheck_sine_cycle(2)
    );
\ZCheck_sine_cycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => ZCheck_loop1,
      I5 => main_state(4),
      O => ZCheck_sine_cycle(3)
    );
\ZCheck_sine_cycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ZCheck_sine_cycle[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(4)
    );
\ZCheck_sine_cycle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => ZCheck_loop1,
      O => \ZCheck_sine_cycle[4]_i_2_n_0\
    );
\ZCheck_sine_cycle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle[5]_i_2_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(5)
    );
\ZCheck_sine_cycle[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(3),
      O => \ZCheck_sine_cycle[5]_i_2_n_0\
    );
\ZCheck_sine_cycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(6),
      I1 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(6)
    );
\ZCheck_sine_cycle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_sine_cycle[7]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \ZCheck_sine_cycle[7]_i_1_n_0\
    );
\ZCheck_sine_cycle[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(7),
      I1 => \ZCheck_sine_cycle__0\(6),
      I2 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I3 => ZCheck_loop1,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(7)
    );
\ZCheck_sine_cycle[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle[7]_i_6_n_0\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => fifo_inst_i_4_n_0,
      I4 => \channel_reg_n_0_[3]\,
      I5 => \channel_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_3_n_0\
    );
\ZCheck_sine_cycle[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_4_n_0\
    );
\ZCheck_sine_cycle[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ZCheck_cmd_1_reg[4]_0\(7),
      I1 => \ZCheck_sine_cycle__0\(7),
      I2 => \ZCheck_cmd_1_reg[4]_0\(6),
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_sine_cycle[7]_i_7_n_0\,
      I5 => \ZCheck_sine_cycle[7]_i_8_n_0\,
      O => ZCheck_loop1
    );
\ZCheck_sine_cycle[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_6_n_0\
    );
\ZCheck_sine_cycle[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_cmd_1_reg[4]_0\(3),
      I2 => \ZCheck_cmd_1_reg[4]_0\(5),
      I3 => \ZCheck_sine_cycle__0\(5),
      I4 => \ZCheck_cmd_1_reg[4]_0\(4),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_7_n_0\
    );
\ZCheck_sine_cycle[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => \ZCheck_cmd_1_reg[4]_0\(0),
      I2 => \ZCheck_cmd_1_reg[4]_0\(2),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_cmd_1_reg[4]_0\(1),
      I5 => \ZCheck_sine_cycle__0\(1),
      O => \ZCheck_sine_cycle[7]_i_8_n_0\
    );
\ZCheck_sine_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(0),
      Q => \ZCheck_sine_cycle__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(1),
      Q => \ZCheck_sine_cycle__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(2),
      Q => \ZCheck_sine_cycle__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(3),
      Q => \ZCheck_sine_cycle__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(4),
      Q => \ZCheck_sine_cycle__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(5),
      Q => \ZCheck_sine_cycle__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(6),
      Q => \ZCheck_sine_cycle__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(7),
      Q => \ZCheck_sine_cycle__0\(7),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\channel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[0]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(0)
    );
\channel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF7"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \channel_reg_n_0_[0]\,
      O => \channel[0]_i_2_n_0\
    );
\channel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[1]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(1)
    );
\channel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C34"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \channel[1]_i_2_n_0\
    );
\channel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel[5]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(2)
    );
\channel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel[5]_i_3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(3)
    );
\channel[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[4]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(4)
    );
\channel[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \channel[4]_i_2_n_0\
    );
\channel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel[5]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \channel[5]_i_1_n_0\
    );
\channel[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[5]_i_4_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(5)
    );
\channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \channel[5]_i_3_n_0\
    );
\channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \channel[5]_i_4_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(0),
      Q => \channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(1),
      Q => \channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(2),
      Q => \channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(3),
      Q => \channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(4),
      Q => \channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(5),
      Q => \channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
fifo_inst: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_0
     port map (
      din(15) => \rhd_data_out_reg_n_0_[15]\,
      din(14) => \rhd_data_out_reg_n_0_[14]\,
      din(13) => \rhd_data_out_reg_n_0_[13]\,
      din(12) => \rhd_data_out_reg_n_0_[12]\,
      din(11) => \rhd_data_out_reg_n_0_[11]\,
      din(10) => \rhd_data_out_reg_n_0_[10]\,
      din(9) => \rhd_data_out_reg_n_0_[9]\,
      din(8) => \rhd_data_out_reg_n_0_[8]\,
      din(7) => \rhd_data_out_reg_n_0_[7]\,
      din(6) => \rhd_data_out_reg_n_0_[6]\,
      din(5) => \rhd_data_out_reg_n_0_[5]\,
      din(4) => \rhd_data_out_reg_n_0_[4]\,
      din(3) => \rhd_data_out_reg_n_0_[3]\,
      din(2) => \rhd_data_out_reg_n_0_[2]\,
      din(1) => \rhd_data_out_reg_n_0_[1]\,
      din(0) => \rhd_data_out_reg_n_0_[0]\,
      dout(63 downto 0) => data_fifo_out(63 downto 0),
      empty => empty,
      full => NLW_fifo_inst_full_UNCONNECTED,
      rd_clk => M_AXIS_ACLK,
      rd_en => rd_en0,
      rd_rst_busy => NLW_fifo_inst_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => valid_fifo_out,
      wr_clk => s00_axi_aclk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_wr_rst_busy_UNCONNECTED
    );
fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => SPI_running_reg_n_0,
      O => srst0
    );
fifo_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
        port map (
      I0 => rhd_valid_out_reg_n_0,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => fifo_inst_i_4_n_0,
      O => wr_en0
    );
fifo_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => M_AXIS_tready,
      I1 => empty,
      I2 => \^fifo_rstn\,
      O => rd_en0
    );
fifo_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      O => fifo_inst_i_4_n_0
    );
\in4x_A1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[10]_i_3_n_0\,
      O => \in4x_A1[10]_i_1_n_0\
    );
\in4x_A1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(10)
    );
\in4x_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[10]_i_3_n_0\
    );
\in4x_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[11]_i_1_n_0\
    );
\in4x_A1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(11)
    );
\in4x_A1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      O => \in4x_A1[11]_i_3_n_0\
    );
\in4x_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[12]_i_1_n_0\
    );
\in4x_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(12)
    );
\in4x_A1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[13]_i_1_n_0\
    );
\in4x_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(13)
    );
\in4x_A1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[14]_i_3_n_0\,
      O => \in4x_A1[14]_i_1_n_0\
    );
\in4x_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(14)
    );
\in4x_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[14]_i_3_n_0\
    );
\in4x_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[15]_i_3_n_0\,
      O => \in4x_A1[15]_i_1_n_0\
    );
\in4x_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(15)
    );
\in4x_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[15]_i_3_n_0\
    );
\in4x_A1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[16]_i_1_n_0\
    );
\in4x_A1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(16)
    );
\in4x_A1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[17]_i_1_n_0\
    );
\in4x_A1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(17)
    );
\in4x_A1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[18]_i_3_n_0\,
      O => \in4x_A1[18]_i_1_n_0\
    );
\in4x_A1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(18)
    );
\in4x_A1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[18]_i_3_n_0\
    );
\in4x_A1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[19]_i_1_n_0\
    );
\in4x_A1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(19)
    );
\in4x_A1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[20]_i_1_n_0\
    );
\in4x_A1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(20)
    );
\in4x_A1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[21]_i_1_n_0\
    );
\in4x_A1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(21)
    );
\in4x_A1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[22]_i_3_n_0\,
      O => \in4x_A1[22]_i_1_n_0\
    );
\in4x_A1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(22)
    );
\in4x_A1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[22]_i_3_n_0\
    );
\in4x_A1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[23]_i_3_n_0\,
      O => \in4x_A1[23]_i_1_n_0\
    );
\in4x_A1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(23)
    );
\in4x_A1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[23]_i_3_n_0\
    );
\in4x_A1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[24]_i_1_n_0\
    );
\in4x_A1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(24)
    );
\in4x_A1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[25]_i_1_n_0\
    );
\in4x_A1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(25)
    );
\in4x_A1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[26]_i_3_n_0\,
      O => \in4x_A1[26]_i_1_n_0\
    );
\in4x_A1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(26)
    );
\in4x_A1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[26]_i_3_n_0\
    );
\in4x_A1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[27]_i_1_n_0\
    );
\in4x_A1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(27)
    );
\in4x_A1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[27]_i_3_n_0\
    );
\in4x_A1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[28]_i_1_n_0\
    );
\in4x_A1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(28)
    );
\in4x_A1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[29]_i_1_n_0\
    );
\in4x_A1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(29)
    );
\in4x_A1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[2]_i_3_n_0\,
      O => \in4x_A1[2]_i_1_n_0\
    );
\in4x_A1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(2)
    );
\in4x_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[2]_i_3_n_0\
    );
\in4x_A1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[30]_i_3_n_0\,
      O => \in4x_A1[30]_i_1_n_0\
    );
\in4x_A1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(30)
    );
\in4x_A1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[30]_i_3_n_0\
    );
\in4x_A1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[31]_i_3_n_0\,
      O => \in4x_A1[31]_i_1_n_0\
    );
\in4x_A1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(31)
    );
\in4x_A1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[31]_i_3_n_0\
    );
\in4x_A1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[32]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[32]_i_1_n_0\
    );
\in4x_A1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(32)
    );
\in4x_A1[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[32]_i_3_n_0\
    );
\in4x_A1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[33]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[33]_i_1_n_0\
    );
\in4x_A1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(33)
    );
\in4x_A1[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[33]_i_3_n_0\
    );
\in4x_A1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[34]_i_3_n_0\,
      O => \in4x_A1[34]_i_1_n_0\
    );
\in4x_A1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(34)
    );
\in4x_A1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[34]_i_3_n_0\
    );
\in4x_A1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[35]_i_1_n_0\
    );
\in4x_A1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(35)
    );
\in4x_A1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[36]_i_1_n_0\
    );
\in4x_A1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(36)
    );
\in4x_A1[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[36]_i_3_n_0\
    );
\in4x_A1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[37]_i_1_n_0\
    );
\in4x_A1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(37)
    );
\in4x_A1[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[37]_i_3_n_0\
    );
\in4x_A1[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[38]_i_3_n_0\,
      O => \in4x_A1[38]_i_1_n_0\
    );
\in4x_A1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(38)
    );
\in4x_A1[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[38]_i_3_n_0\
    );
\in4x_A1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[39]_i_1_n_0\
    );
\in4x_A1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(39)
    );
\in4x_A1[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[39]_i_3_n_0\
    );
\in4x_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[3]_i_1_n_0\
    );
\in4x_A1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(3)
    );
\in4x_A1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A1[3]_i_3_n_0\
    );
\in4x_A1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[40]_i_1_n_0\
    );
\in4x_A1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(40)
    );
\in4x_A1[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[40]_i_3_n_0\
    );
\in4x_A1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[41]_i_1_n_0\
    );
\in4x_A1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(41)
    );
\in4x_A1[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[41]_i_3_n_0\
    );
\in4x_A1[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[42]_i_3_n_0\,
      O => \in4x_A1[42]_i_1_n_0\
    );
\in4x_A1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(42)
    );
\in4x_A1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[42]_i_3_n_0\
    );
\in4x_A1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[43]_i_1_n_0\
    );
\in4x_A1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(43)
    );
\in4x_A1[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_A1[43]_i_3_n_0\
    );
\in4x_A1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[44]_i_1_n_0\
    );
\in4x_A1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(44)
    );
\in4x_A1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[45]_i_1_n_0\
    );
\in4x_A1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(45)
    );
\in4x_A1[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[45]_i_3_n_0\
    );
\in4x_A1[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[46]_i_3_n_0\,
      O => \in4x_A1[46]_i_1_n_0\
    );
\in4x_A1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(46)
    );
\in4x_A1[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[46]_i_3_n_0\
    );
\in4x_A1[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[47]_i_3_n_0\,
      O => \in4x_A1[47]_i_1_n_0\
    );
\in4x_A1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(47)
    );
\in4x_A1[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[47]_i_3_n_0\
    );
\in4x_A1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[48]_i_1_n_0\
    );
\in4x_A1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(48)
    );
\in4x_A1[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[48]_i_3_n_0\
    );
\in4x_A1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[49]_i_1_n_0\
    );
\in4x_A1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(49)
    );
\in4x_A1[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[49]_i_3_n_0\
    );
\in4x_A1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[4]_i_1_n_0\
    );
\in4x_A1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_A1(4)
    );
\in4x_A1[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[50]_i_3_n_0\,
      O => \in4x_A1[50]_i_1_n_0\
    );
\in4x_A1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(50)
    );
\in4x_A1[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[50]_i_3_n_0\
    );
\in4x_A1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[51]_i_1_n_0\
    );
\in4x_A1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(51)
    );
\in4x_A1[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(2),
      O => \in4x_A1[51]_i_3_n_0\
    );
\in4x_A1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[52]_i_1_n_0\
    );
\in4x_A1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(52)
    );
\in4x_A1[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[52]_i_3_n_0\
    );
\in4x_A1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[53]_i_1_n_0\
    );
\in4x_A1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(53)
    );
\in4x_A1[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[53]_i_3_n_0\
    );
\in4x_A1[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[54]_i_3_n_0\,
      O => \in4x_A1[54]_i_1_n_0\
    );
\in4x_A1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(54)
    );
\in4x_A1[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[54]_i_3_n_0\
    );
\in4x_A1[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[55]_i_3_n_0\,
      O => \in4x_A1[55]_i_1_n_0\
    );
\in4x_A1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(55)
    );
\in4x_A1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[55]_i_3_n_0\
    );
\in4x_A1[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_A1[55]_i_4_n_0\
    );
\in4x_A1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[56]_i_1_n_0\
    );
\in4x_A1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(56)
    );
\in4x_A1[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[56]_i_3_n_0\
    );
\in4x_A1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => main_state(5),
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[57]_i_1_n_0\
    );
\in4x_A1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(57)
    );
\in4x_A1[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[57]_i_3_n_0\
    );
\in4x_A1[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[58]_i_3_n_0\,
      O => \in4x_A1[58]_i_1_n_0\
    );
\in4x_A1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(58)
    );
\in4x_A1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[58]_i_3_n_0\
    );
\in4x_A1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[59]_i_1_n_0\
    );
\in4x_A1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(59)
    );
\in4x_A1[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[59]_i_3_n_0\
    );
\in4x_A1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[5]_i_1_n_0\
    );
\in4x_A1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(5)
    );
\in4x_A1[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[60]_i_3_n_0\,
      O => \in4x_A1[60]_i_1_n_0\
    );
\in4x_A1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(60)
    );
\in4x_A1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[60]_i_3_n_0\
    );
\in4x_A1[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[61]_i_3_n_0\,
      O => \in4x_A1[61]_i_1_n_0\
    );
\in4x_A1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(61)
    );
\in4x_A1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[61]_i_3_n_0\
    );
\in4x_A1[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[62]_i_3_n_0\,
      O => \in4x_A1[62]_i_1_n_0\
    );
\in4x_A1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(62)
    );
\in4x_A1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[62]_i_3_n_0\
    );
\in4x_A1[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[63]_i_3_n_0\,
      O => \in4x_A1[63]_i_1_n_0\
    );
\in4x_A1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(63)
    );
\in4x_A1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[63]_i_3_n_0\
    );
\in4x_A1[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[64]_i_3_n_0\,
      O => \in4x_A1[64]_i_1_n_0\
    );
\in4x_A1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(64)
    );
\in4x_A1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[64]_i_3_n_0\
    );
\in4x_A1[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[65]_i_3_n_0\,
      O => \in4x_A1[65]_i_1_n_0\
    );
\in4x_A1[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(65)
    );
\in4x_A1[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[65]_i_3_n_0\
    );
\in4x_A1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[66]_i_3_n_0\,
      O => \in4x_A1[66]_i_1_n_0\
    );
\in4x_A1[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(66)
    );
\in4x_A1[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[66]_i_3_n_0\
    );
\in4x_A1[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[67]_i_3_n_0\,
      O => \in4x_A1[67]_i_1_n_0\
    );
\in4x_A1[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(67)
    );
\in4x_A1[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[67]_i_3_n_0\
    );
\in4x_A1[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[68]_i_3_n_0\,
      O => \in4x_A1[68]_i_1_n_0\
    );
\in4x_A1[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(68)
    );
\in4x_A1[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[68]_i_3_n_0\
    );
\in4x_A1[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[69]_i_3_n_0\,
      O => \in4x_A1[69]_i_1_n_0\
    );
\in4x_A1[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(69)
    );
\in4x_A1[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[69]_i_3_n_0\
    );
\in4x_A1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[6]_i_3_n_0\,
      O => \in4x_A1[6]_i_1_n_0\
    );
\in4x_A1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(6)
    );
\in4x_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[6]_i_3_n_0\
    );
\in4x_A1[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[70]_i_3_n_0\,
      O => \in4x_A1[70]_i_1_n_0\
    );
\in4x_A1[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(70)
    );
\in4x_A1[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[70]_i_3_n_0\
    );
\in4x_A1[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[71]_i_3_n_0\,
      O => \in4x_A1[71]_i_1_n_0\
    );
\in4x_A1[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(71)
    );
\in4x_A1[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[71]_i_3_n_0\
    );
\in4x_A1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[72]_i_3_n_0\,
      O => \in4x_A1[72]_i_1_n_0\
    );
\in4x_A1[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_A,
      O => in4x_A1(72)
    );
\in4x_A1[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[72]_i_3_n_0\
    );
\in4x_A1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[73]_i_3_n_0\,
      O => \in4x_A1[73]_i_1_n_0\
    );
\in4x_A1[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I2 => main_state(2),
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_A1(73)
    );
\in4x_A1[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[73]_i_3_n_0\
    );
\in4x_A1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[7]_i_1_n_0\
    );
\in4x_A1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(7)
    );
\in4x_A1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      O => \in4x_A1[7]_i_3_n_0\
    );
\in4x_A1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[8]_i_1_n_0\
    );
\in4x_A1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_A1(8)
    );
\in4x_A1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[9]_i_1_n_0\
    );
\in4x_A1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(9)
    );
\in4x_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A1(10),
      Q => \in4x_A1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A1(11),
      Q => \in4x_A1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A1(12),
      Q => \in4x_A1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A1(20),
      Q => \in4x_A1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A1(21),
      Q => \in4x_A1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A1(22),
      Q => \in4x_A1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A1(23),
      Q => \in4x_A1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A1(24),
      Q => \in4x_A1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A1(25),
      Q => \in4x_A1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A1(26),
      Q => \in4x_A1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A1(27),
      Q => \in4x_A1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A1(28),
      Q => \in4x_A1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A1(2),
      Q => \in4x_A1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A1(36),
      Q => \in4x_A1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A1(37),
      Q => \in4x_A1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A1(38),
      Q => \in4x_A1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A1(39),
      Q => \in4x_A1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A1(3),
      Q => \in4x_A1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A1(40),
      Q => \in4x_A1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A1(41),
      Q => \in4x_A1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A1(42),
      Q => \in4x_A1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A1(43),
      Q => \in4x_A1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A1(44),
      Q => \in4x_A1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A1(4),
      Q => \in4x_A1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A1(52),
      Q => \in4x_A1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A1(53),
      Q => \in4x_A1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A1(54),
      Q => \in4x_A1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A1(55),
      Q => \in4x_A1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A1(56),
      Q => \in4x_A1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A1(57),
      Q => \in4x_A1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A1(58),
      Q => \in4x_A1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A1(59),
      Q => \in4x_A1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A1(5),
      Q => \in4x_A1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A1(60),
      Q => \in4x_A1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A1(64),
      Q => \in4x_A1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A1(65),
      Q => \in4x_A1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A1(66),
      Q => \in4x_A1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A1(67),
      Q => \in4x_A1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A1(68),
      Q => \in4x_A1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A1(69),
      Q => \in4x_A1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A1(6),
      Q => \in4x_A1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A1(70),
      Q => \in4x_A1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A1(71),
      Q => \in4x_A1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A1(72),
      Q => \in4x_A1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A1(73),
      Q => \in4x_A1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A1(7),
      Q => \in4x_A1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A1(8),
      Q => \in4x_A1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A1(9),
      Q => \in4x_A1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_A2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(10)
    );
\in4x_A2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(11)
    );
\in4x_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[11]_i_2_n_0\
    );
\in4x_A2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(12)
    );
\in4x_A2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(13)
    );
\in4x_A2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(14)
    );
\in4x_A2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(15)
    );
\in4x_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[15]_i_2_n_0\
    );
\in4x_A2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(16)
    );
\in4x_A2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(17)
    );
\in4x_A2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(18)
    );
\in4x_A2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(19)
    );
\in4x_A2[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[19]_i_2_n_0\
    );
\in4x_A2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(20)
    );
\in4x_A2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(21)
    );
\in4x_A2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(22)
    );
\in4x_A2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(23)
    );
\in4x_A2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[23]_i_2_n_0\
    );
\in4x_A2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(24)
    );
\in4x_A2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(25)
    );
\in4x_A2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(26)
    );
\in4x_A2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(27)
    );
\in4x_A2[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[27]_i_2_n_0\
    );
\in4x_A2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(28)
    );
\in4x_A2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(29)
    );
\in4x_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_A2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_A2(2)
    );
\in4x_A2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_A,
      O => \in4x_A2[2]_i_2_n_0\
    );
\in4x_A2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(30)
    );
\in4x_A2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(31)
    );
\in4x_A2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[31]_i_2_n_0\
    );
\in4x_A2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(32)
    );
\in4x_A2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(33)
    );
\in4x_A2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(34)
    );
\in4x_A2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(35)
    );
\in4x_A2[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[35]_i_2_n_0\
    );
\in4x_A2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(36)
    );
\in4x_A2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(37)
    );
\in4x_A2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(38)
    );
\in4x_A2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(39)
    );
\in4x_A2[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[39]_i_2_n_0\
    );
\in4x_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_A2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_A2(3)
    );
\in4x_A2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_A,
      O => \in4x_A2[3]_i_2_n_0\
    );
\in4x_A2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(40)
    );
\in4x_A2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(41)
    );
\in4x_A2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(42)
    );
\in4x_A2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(43)
    );
\in4x_A2[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[43]_i_2_n_0\
    );
\in4x_A2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(44)
    );
\in4x_A2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(45)
    );
\in4x_A2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(46)
    );
\in4x_A2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(47)
    );
\in4x_A2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[47]_i_2_n_0\
    );
\in4x_A2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(48)
    );
\in4x_A2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(49)
    );
\in4x_A2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(4)
    );
\in4x_A2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(50)
    );
\in4x_A2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(51)
    );
\in4x_A2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[51]_i_2_n_0\
    );
\in4x_A2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(52)
    );
\in4x_A2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(53)
    );
\in4x_A2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(54)
    );
\in4x_A2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(55)
    );
\in4x_A2[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[55]_i_2_n_0\
    );
\in4x_A2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(56)
    );
\in4x_A2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(57)
    );
\in4x_A2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(58)
    );
\in4x_A2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(59)
    );
\in4x_A2[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[59]_i_2_n_0\
    );
\in4x_A2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(5)
    );
\in4x_A2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(60)
    );
\in4x_A2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_A2(61)
    );
\in4x_A2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(62)
    );
\in4x_A2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(63)
    );
\in4x_A2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(64)
    );
\in4x_A2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_A2(65)
    );
\in4x_A2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(66)
    );
\in4x_A2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_A2(67)
    );
\in4x_A2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_A2(68)
    );
\in4x_A2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_A2(69)
    );
\in4x_A2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(6)
    );
\in4x_A2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_A2(70)
    );
\in4x_A2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_A2(71)
    );
\in4x_A2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_A,
      O => in4x_A2(72)
    );
\in4x_A2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_A,
      O => in4x_A2(73)
    );
\in4x_A2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(7)
    );
\in4x_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[7]_i_2_n_0\
    );
\in4x_A2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(8)
    );
\in4x_A2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(9)
    );
\in4x_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A2(10),
      Q => \in4x_A2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A2(11),
      Q => \in4x_A2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A2(12),
      Q => \in4x_A2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A2(13),
      Q => \in4x_A2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A2(14),
      Q => \in4x_A2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A2(15),
      Q => \in4x_A2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A2(16),
      Q => \in4x_A2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A2(17),
      Q => \in4x_A2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A2(18),
      Q => \in4x_A2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A2(19),
      Q => \in4x_A2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A2(20),
      Q => \in4x_A2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A2(21),
      Q => \in4x_A2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A2(22),
      Q => \in4x_A2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A2(23),
      Q => \in4x_A2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A2(24),
      Q => \in4x_A2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A2(25),
      Q => \in4x_A2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A2(26),
      Q => \in4x_A2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A2(27),
      Q => \in4x_A2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A2(28),
      Q => \in4x_A2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A2(29),
      Q => \in4x_A2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A2(2),
      Q => \in4x_A2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A2(30),
      Q => \in4x_A2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A2(31),
      Q => \in4x_A2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A2(32),
      Q => \in4x_A2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A2(33),
      Q => \in4x_A2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A2(34),
      Q => \in4x_A2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A2(35),
      Q => \in4x_A2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A2(36),
      Q => \in4x_A2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A2(37),
      Q => \in4x_A2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A2(38),
      Q => \in4x_A2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A2(39),
      Q => \in4x_A2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A2(3),
      Q => \in4x_A2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A2(40),
      Q => \in4x_A2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A2(41),
      Q => \in4x_A2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A2(42),
      Q => \in4x_A2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A2(43),
      Q => \in4x_A2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A2(44),
      Q => \in4x_A2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A2(45),
      Q => \in4x_A2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A2(46),
      Q => \in4x_A2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A2(47),
      Q => \in4x_A2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A2(48),
      Q => \in4x_A2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A2(49),
      Q => \in4x_A2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A2(4),
      Q => \in4x_A2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A2(50),
      Q => \in4x_A2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A2(51),
      Q => \in4x_A2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A2(52),
      Q => \in4x_A2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A2(53),
      Q => \in4x_A2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A2(54),
      Q => \in4x_A2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A2(55),
      Q => \in4x_A2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A2(56),
      Q => \in4x_A2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A2(57),
      Q => \in4x_A2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A2(58),
      Q => \in4x_A2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A2(59),
      Q => \in4x_A2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A2(5),
      Q => \in4x_A2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A2(60),
      Q => \in4x_A2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A2(61),
      Q => \in4x_A2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A2(62),
      Q => \in4x_A2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A2(63),
      Q => \in4x_A2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A2(64),
      Q => \in4x_A2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A2(65),
      Q => \in4x_A2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A2(66),
      Q => \in4x_A2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A2(67),
      Q => \in4x_A2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A2(68),
      Q => \in4x_A2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A2(69),
      Q => \in4x_A2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A2(6),
      Q => \in4x_A2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A2(70),
      Q => \in4x_A2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A2(71),
      Q => \in4x_A2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A2(72),
      Q => \in4x_A2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A2(73),
      Q => \in4x_A2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A2(7),
      Q => \in4x_A2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A2(8),
      Q => \in4x_A2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A2(9),
      Q => \in4x_A2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(10)
    );
\in4x_B1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(11)
    );
\in4x_B1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(12)
    );
\in4x_B1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(13)
    );
\in4x_B1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(14)
    );
\in4x_B1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(15)
    );
\in4x_B1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(16)
    );
\in4x_B1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(17)
    );
\in4x_B1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(18)
    );
\in4x_B1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(19)
    );
\in4x_B1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(20)
    );
\in4x_B1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(21)
    );
\in4x_B1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(22)
    );
\in4x_B1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(23)
    );
\in4x_B1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(24)
    );
\in4x_B1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(25)
    );
\in4x_B1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(26)
    );
\in4x_B1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(27)
    );
\in4x_B1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(28)
    );
\in4x_B1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(29)
    );
\in4x_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B1[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_B1(2)
    );
\in4x_B1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_B,
      O => \in4x_B1[2]_i_2_n_0\
    );
\in4x_B1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(30)
    );
\in4x_B1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(31)
    );
\in4x_B1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(32)
    );
\in4x_B1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(33)
    );
\in4x_B1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(34)
    );
\in4x_B1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(35)
    );
\in4x_B1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(36)
    );
\in4x_B1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(37)
    );
\in4x_B1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(38)
    );
\in4x_B1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(39)
    );
\in4x_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_B1(3)
    );
\in4x_B1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_B,
      O => \in4x_B1[3]_i_2_n_0\
    );
\in4x_B1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(40)
    );
\in4x_B1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(41)
    );
\in4x_B1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(42)
    );
\in4x_B1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(43)
    );
\in4x_B1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(44)
    );
\in4x_B1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(45)
    );
\in4x_B1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(46)
    );
\in4x_B1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(47)
    );
\in4x_B1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(48)
    );
\in4x_B1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(49)
    );
\in4x_B1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(4)
    );
\in4x_B1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(50)
    );
\in4x_B1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(51)
    );
\in4x_B1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(52)
    );
\in4x_B1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(53)
    );
\in4x_B1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(54)
    );
\in4x_B1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(55)
    );
\in4x_B1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(56)
    );
\in4x_B1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(57)
    );
\in4x_B1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(58)
    );
\in4x_B1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(59)
    );
\in4x_B1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(5)
    );
\in4x_B1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(60)
    );
\in4x_B1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_B1(61)
    );
\in4x_B1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(62)
    );
\in4x_B1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(63)
    );
\in4x_B1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(64)
    );
\in4x_B1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B1(65)
    );
\in4x_B1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(66)
    );
\in4x_B1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B1(67)
    );
\in4x_B1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B1(68)
    );
\in4x_B1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B1(69)
    );
\in4x_B1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(6)
    );
\in4x_B1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B1(70)
    );
\in4x_B1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B1(71)
    );
\in4x_B1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_B,
      O => in4x_B1(72)
    );
\in4x_B1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_B,
      O => in4x_B1(73)
    );
\in4x_B1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(7)
    );
\in4x_B1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(8)
    );
\in4x_B1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(9)
    );
\in4x_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B1(10),
      Q => \in4x_B1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B1(11),
      Q => \in4x_B1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B1(12),
      Q => \in4x_B1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B1(13),
      Q => \in4x_B1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B1(14),
      Q => \in4x_B1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B1(15),
      Q => \in4x_B1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B1(16),
      Q => \in4x_B1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B1(17),
      Q => \in4x_B1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B1(18),
      Q => \in4x_B1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B1(19),
      Q => \in4x_B1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B1(20),
      Q => \in4x_B1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B1(21),
      Q => \in4x_B1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B1(22),
      Q => \in4x_B1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B1(23),
      Q => \in4x_B1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B1(24),
      Q => \in4x_B1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B1(25),
      Q => \in4x_B1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B1(26),
      Q => \in4x_B1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B1(27),
      Q => \in4x_B1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B1(28),
      Q => \in4x_B1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B1(29),
      Q => \in4x_B1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B1(2),
      Q => \in4x_B1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B1(30),
      Q => \in4x_B1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B1(31),
      Q => \in4x_B1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B1(32),
      Q => \in4x_B1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B1(33),
      Q => \in4x_B1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B1(34),
      Q => \in4x_B1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B1(35),
      Q => \in4x_B1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B1(36),
      Q => \in4x_B1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B1(37),
      Q => \in4x_B1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B1(38),
      Q => \in4x_B1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B1(39),
      Q => \in4x_B1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B1(3),
      Q => \in4x_B1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B1(40),
      Q => \in4x_B1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B1(41),
      Q => \in4x_B1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B1(42),
      Q => \in4x_B1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B1(43),
      Q => \in4x_B1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B1(44),
      Q => \in4x_B1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B1(45),
      Q => \in4x_B1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B1(46),
      Q => \in4x_B1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B1(47),
      Q => \in4x_B1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B1(48),
      Q => \in4x_B1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B1(49),
      Q => \in4x_B1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B1(4),
      Q => \in4x_B1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B1(50),
      Q => \in4x_B1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B1(51),
      Q => \in4x_B1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B1(52),
      Q => \in4x_B1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B1(53),
      Q => \in4x_B1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B1(54),
      Q => \in4x_B1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B1(55),
      Q => \in4x_B1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B1(56),
      Q => \in4x_B1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B1(57),
      Q => \in4x_B1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B1(58),
      Q => \in4x_B1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B1(59),
      Q => \in4x_B1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B1(5),
      Q => \in4x_B1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B1(60),
      Q => \in4x_B1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B1(61),
      Q => \in4x_B1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B1(62),
      Q => \in4x_B1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B1(63),
      Q => \in4x_B1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B1(64),
      Q => \in4x_B1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B1(65),
      Q => \in4x_B1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B1(66),
      Q => \in4x_B1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B1(67),
      Q => \in4x_B1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B1(68),
      Q => \in4x_B1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B1(69),
      Q => \in4x_B1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B1(6),
      Q => \in4x_B1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B1(70),
      Q => \in4x_B1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B1(71),
      Q => \in4x_B1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B1(72),
      Q => \in4x_B1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B1(73),
      Q => \in4x_B1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B1(7),
      Q => \in4x_B1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B1(8),
      Q => \in4x_B1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B1(9),
      Q => \in4x_B1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(10)
    );
\in4x_B2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(11)
    );
\in4x_B2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(12)
    );
\in4x_B2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(13)
    );
\in4x_B2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(14)
    );
\in4x_B2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(15)
    );
\in4x_B2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(16)
    );
\in4x_B2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(17)
    );
\in4x_B2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(18)
    );
\in4x_B2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(19)
    );
\in4x_B2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(20)
    );
\in4x_B2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(21)
    );
\in4x_B2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(22)
    );
\in4x_B2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(23)
    );
\in4x_B2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(24)
    );
\in4x_B2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(25)
    );
\in4x_B2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(26)
    );
\in4x_B2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(27)
    );
\in4x_B2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(28)
    );
\in4x_B2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(29)
    );
\in4x_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_B2(2)
    );
\in4x_B2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_B,
      O => \in4x_B2[2]_i_2_n_0\
    );
\in4x_B2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(30)
    );
\in4x_B2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(31)
    );
\in4x_B2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(32)
    );
\in4x_B2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(33)
    );
\in4x_B2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(34)
    );
\in4x_B2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(35)
    );
\in4x_B2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(36)
    );
\in4x_B2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(37)
    );
\in4x_B2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(38)
    );
\in4x_B2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(39)
    );
\in4x_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_B2(3)
    );
\in4x_B2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_B,
      O => \in4x_B2[3]_i_2_n_0\
    );
\in4x_B2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(40)
    );
\in4x_B2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(41)
    );
\in4x_B2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(42)
    );
\in4x_B2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(43)
    );
\in4x_B2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(44)
    );
\in4x_B2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(45)
    );
\in4x_B2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(46)
    );
\in4x_B2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(47)
    );
\in4x_B2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(48)
    );
\in4x_B2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(49)
    );
\in4x_B2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(4)
    );
\in4x_B2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(50)
    );
\in4x_B2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(51)
    );
\in4x_B2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(52)
    );
\in4x_B2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(53)
    );
\in4x_B2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(54)
    );
\in4x_B2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(55)
    );
\in4x_B2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(56)
    );
\in4x_B2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(57)
    );
\in4x_B2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(58)
    );
\in4x_B2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(59)
    );
\in4x_B2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(5)
    );
\in4x_B2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(60)
    );
\in4x_B2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_B2(61)
    );
\in4x_B2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(62)
    );
\in4x_B2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(63)
    );
\in4x_B2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(64)
    );
\in4x_B2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B2(65)
    );
\in4x_B2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(66)
    );
\in4x_B2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B2(67)
    );
\in4x_B2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B2(68)
    );
\in4x_B2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B2(69)
    );
\in4x_B2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(6)
    );
\in4x_B2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B2(70)
    );
\in4x_B2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B2(71)
    );
\in4x_B2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_B,
      O => in4x_B2(72)
    );
\in4x_B2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_B,
      O => in4x_B2(73)
    );
\in4x_B2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(7)
    );
\in4x_B2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(8)
    );
\in4x_B2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(9)
    );
\in4x_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B2(10),
      Q => \in4x_B2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B2(11),
      Q => \in4x_B2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B2(12),
      Q => \in4x_B2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B2(20),
      Q => \in4x_B2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B2(21),
      Q => \in4x_B2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B2(22),
      Q => \in4x_B2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B2(23),
      Q => \in4x_B2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B2(24),
      Q => \in4x_B2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B2(25),
      Q => \in4x_B2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B2(26),
      Q => \in4x_B2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B2(27),
      Q => \in4x_B2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B2(28),
      Q => \in4x_B2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B2(2),
      Q => \in4x_B2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B2(36),
      Q => \in4x_B2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B2(37),
      Q => \in4x_B2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B2(38),
      Q => \in4x_B2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B2(39),
      Q => \in4x_B2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B2(3),
      Q => \in4x_B2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B2(40),
      Q => \in4x_B2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B2(41),
      Q => \in4x_B2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B2(42),
      Q => \in4x_B2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B2(43),
      Q => \in4x_B2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B2(44),
      Q => \in4x_B2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B2(4),
      Q => \in4x_B2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B2(52),
      Q => \in4x_B2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B2(53),
      Q => \in4x_B2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B2(54),
      Q => \in4x_B2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B2(55),
      Q => \in4x_B2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B2(56),
      Q => \in4x_B2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B2(57),
      Q => \in4x_B2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B2(58),
      Q => \in4x_B2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B2(59),
      Q => \in4x_B2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B2(5),
      Q => \in4x_B2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B2(60),
      Q => \in4x_B2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B2(64),
      Q => \in4x_B2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B2(65),
      Q => \in4x_B2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B2(66),
      Q => \in4x_B2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B2(67),
      Q => \in4x_B2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B2(68),
      Q => \in4x_B2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B2(69),
      Q => \in4x_B2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B2(6),
      Q => \in4x_B2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B2(70),
      Q => \in4x_B2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B2(71),
      Q => \in4x_B2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B2(72),
      Q => \in4x_B2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B2(73),
      Q => \in4x_B2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B2(7),
      Q => \in4x_B2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B2(8),
      Q => \in4x_B2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B2(9),
      Q => \in4x_B2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(10)
    );
\in4x_C1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(11)
    );
\in4x_C1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(12)
    );
\in4x_C1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(13)
    );
\in4x_C1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(14)
    );
\in4x_C1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(15)
    );
\in4x_C1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(16)
    );
\in4x_C1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(17)
    );
\in4x_C1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(18)
    );
\in4x_C1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(19)
    );
\in4x_C1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(20)
    );
\in4x_C1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(21)
    );
\in4x_C1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(22)
    );
\in4x_C1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(23)
    );
\in4x_C1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(24)
    );
\in4x_C1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(25)
    );
\in4x_C1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(26)
    );
\in4x_C1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(27)
    );
\in4x_C1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(28)
    );
\in4x_C1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(29)
    );
\in4x_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C1[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_C1(2)
    );
\in4x_C1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_C,
      O => \in4x_C1[2]_i_2_n_0\
    );
\in4x_C1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(30)
    );
\in4x_C1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(31)
    );
\in4x_C1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(32)
    );
\in4x_C1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(33)
    );
\in4x_C1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(34)
    );
\in4x_C1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(35)
    );
\in4x_C1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(36)
    );
\in4x_C1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(37)
    );
\in4x_C1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(38)
    );
\in4x_C1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(39)
    );
\in4x_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_C1(3)
    );
\in4x_C1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_C,
      O => \in4x_C1[3]_i_2_n_0\
    );
\in4x_C1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(40)
    );
\in4x_C1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(41)
    );
\in4x_C1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(42)
    );
\in4x_C1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(43)
    );
\in4x_C1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(44)
    );
\in4x_C1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(45)
    );
\in4x_C1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(46)
    );
\in4x_C1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(47)
    );
\in4x_C1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(48)
    );
\in4x_C1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(49)
    );
\in4x_C1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(4)
    );
\in4x_C1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(50)
    );
\in4x_C1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(51)
    );
\in4x_C1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(52)
    );
\in4x_C1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(53)
    );
\in4x_C1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(54)
    );
\in4x_C1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(55)
    );
\in4x_C1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(56)
    );
\in4x_C1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(57)
    );
\in4x_C1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(58)
    );
\in4x_C1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(59)
    );
\in4x_C1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(5)
    );
\in4x_C1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(60)
    );
\in4x_C1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_C1(61)
    );
\in4x_C1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(62)
    );
\in4x_C1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(63)
    );
\in4x_C1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(64)
    );
\in4x_C1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C1(65)
    );
\in4x_C1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(66)
    );
\in4x_C1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C1(67)
    );
\in4x_C1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C1(68)
    );
\in4x_C1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C1(69)
    );
\in4x_C1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(6)
    );
\in4x_C1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C1(70)
    );
\in4x_C1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C1(71)
    );
\in4x_C1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_C,
      O => in4x_C1(72)
    );
\in4x_C1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_C,
      O => in4x_C1(73)
    );
\in4x_C1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(7)
    );
\in4x_C1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(8)
    );
\in4x_C1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(9)
    );
\in4x_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C1(10),
      Q => \in4x_C1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C1(11),
      Q => \in4x_C1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C1(12),
      Q => \in4x_C1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C1(13),
      Q => \in4x_C1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C1(14),
      Q => \in4x_C1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C1(15),
      Q => \in4x_C1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C1(16),
      Q => \in4x_C1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C1(17),
      Q => \in4x_C1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C1(18),
      Q => \in4x_C1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C1(19),
      Q => \in4x_C1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C1(20),
      Q => \in4x_C1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C1(21),
      Q => \in4x_C1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C1(22),
      Q => \in4x_C1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C1(23),
      Q => \in4x_C1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C1(24),
      Q => \in4x_C1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C1(25),
      Q => \in4x_C1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C1(26),
      Q => \in4x_C1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C1(27),
      Q => \in4x_C1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C1(28),
      Q => \in4x_C1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C1(29),
      Q => \in4x_C1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C1(2),
      Q => \in4x_C1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C1(30),
      Q => \in4x_C1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C1(31),
      Q => \in4x_C1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C1(32),
      Q => \in4x_C1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C1(33),
      Q => \in4x_C1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C1(34),
      Q => \in4x_C1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C1(35),
      Q => \in4x_C1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C1(36),
      Q => \in4x_C1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C1(37),
      Q => \in4x_C1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C1(38),
      Q => \in4x_C1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C1(39),
      Q => \in4x_C1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C1(3),
      Q => \in4x_C1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C1(40),
      Q => \in4x_C1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C1(41),
      Q => \in4x_C1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C1(42),
      Q => \in4x_C1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C1(43),
      Q => \in4x_C1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C1(44),
      Q => \in4x_C1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C1(45),
      Q => \in4x_C1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C1(46),
      Q => \in4x_C1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C1(47),
      Q => \in4x_C1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C1(48),
      Q => \in4x_C1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C1(49),
      Q => \in4x_C1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C1(4),
      Q => \in4x_C1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C1(50),
      Q => \in4x_C1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C1(51),
      Q => \in4x_C1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C1(52),
      Q => \in4x_C1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C1(53),
      Q => \in4x_C1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C1(54),
      Q => \in4x_C1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C1(55),
      Q => \in4x_C1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C1(56),
      Q => \in4x_C1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C1(57),
      Q => \in4x_C1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C1(58),
      Q => \in4x_C1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C1(59),
      Q => \in4x_C1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C1(5),
      Q => \in4x_C1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C1(60),
      Q => \in4x_C1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C1(61),
      Q => \in4x_C1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C1(62),
      Q => \in4x_C1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C1(63),
      Q => \in4x_C1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C1(64),
      Q => \in4x_C1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C1(65),
      Q => \in4x_C1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C1(66),
      Q => \in4x_C1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C1(67),
      Q => \in4x_C1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C1(68),
      Q => \in4x_C1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C1(69),
      Q => \in4x_C1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C1(6),
      Q => \in4x_C1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C1(70),
      Q => \in4x_C1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C1(71),
      Q => \in4x_C1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C1(72),
      Q => \in4x_C1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C1(73),
      Q => \in4x_C1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C1(7),
      Q => \in4x_C1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C1(8),
      Q => \in4x_C1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C1(9),
      Q => \in4x_C1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(10)
    );
\in4x_C2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(11)
    );
\in4x_C2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(12)
    );
\in4x_C2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(13)
    );
\in4x_C2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(14)
    );
\in4x_C2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(15)
    );
\in4x_C2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(16)
    );
\in4x_C2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(17)
    );
\in4x_C2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(18)
    );
\in4x_C2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(19)
    );
\in4x_C2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(20)
    );
\in4x_C2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(21)
    );
\in4x_C2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(22)
    );
\in4x_C2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(23)
    );
\in4x_C2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(24)
    );
\in4x_C2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(25)
    );
\in4x_C2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(26)
    );
\in4x_C2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(27)
    );
\in4x_C2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(28)
    );
\in4x_C2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(29)
    );
\in4x_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_C2(2)
    );
\in4x_C2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_C,
      O => \in4x_C2[2]_i_2_n_0\
    );
\in4x_C2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(30)
    );
\in4x_C2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(31)
    );
\in4x_C2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(32)
    );
\in4x_C2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(33)
    );
\in4x_C2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(34)
    );
\in4x_C2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(35)
    );
\in4x_C2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(36)
    );
\in4x_C2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(37)
    );
\in4x_C2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(38)
    );
\in4x_C2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(39)
    );
\in4x_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_C2(3)
    );
\in4x_C2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_C,
      O => \in4x_C2[3]_i_2_n_0\
    );
\in4x_C2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(40)
    );
\in4x_C2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(41)
    );
\in4x_C2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(42)
    );
\in4x_C2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(43)
    );
\in4x_C2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(44)
    );
\in4x_C2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(45)
    );
\in4x_C2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(46)
    );
\in4x_C2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(47)
    );
\in4x_C2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(48)
    );
\in4x_C2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(49)
    );
\in4x_C2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(4)
    );
\in4x_C2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(50)
    );
\in4x_C2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(51)
    );
\in4x_C2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(52)
    );
\in4x_C2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(53)
    );
\in4x_C2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(54)
    );
\in4x_C2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(55)
    );
\in4x_C2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(56)
    );
\in4x_C2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(57)
    );
\in4x_C2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(58)
    );
\in4x_C2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(59)
    );
\in4x_C2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(5)
    );
\in4x_C2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(60)
    );
\in4x_C2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_C2(61)
    );
\in4x_C2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(62)
    );
\in4x_C2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(63)
    );
\in4x_C2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(64)
    );
\in4x_C2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C2(65)
    );
\in4x_C2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(66)
    );
\in4x_C2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C2(67)
    );
\in4x_C2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C2(68)
    );
\in4x_C2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C2(69)
    );
\in4x_C2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(6)
    );
\in4x_C2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C2(70)
    );
\in4x_C2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C2(71)
    );
\in4x_C2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_C,
      O => in4x_C2(72)
    );
\in4x_C2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_C,
      O => in4x_C2(73)
    );
\in4x_C2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(7)
    );
\in4x_C2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(8)
    );
\in4x_C2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(9)
    );
\in4x_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C2(10),
      Q => \in4x_C2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C2(11),
      Q => \in4x_C2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C2(12),
      Q => \in4x_C2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C2(20),
      Q => \in4x_C2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C2(21),
      Q => \in4x_C2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C2(22),
      Q => \in4x_C2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C2(23),
      Q => \in4x_C2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C2(24),
      Q => \in4x_C2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C2(25),
      Q => \in4x_C2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C2(26),
      Q => \in4x_C2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C2(27),
      Q => \in4x_C2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C2(28),
      Q => \in4x_C2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C2(2),
      Q => \in4x_C2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C2(36),
      Q => \in4x_C2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C2(37),
      Q => \in4x_C2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C2(38),
      Q => \in4x_C2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C2(39),
      Q => \in4x_C2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C2(3),
      Q => \in4x_C2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C2(40),
      Q => \in4x_C2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C2(41),
      Q => \in4x_C2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C2(42),
      Q => \in4x_C2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C2(43),
      Q => \in4x_C2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C2(44),
      Q => \in4x_C2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C2(4),
      Q => \in4x_C2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C2(52),
      Q => \in4x_C2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C2(53),
      Q => \in4x_C2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C2(54),
      Q => \in4x_C2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C2(55),
      Q => \in4x_C2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C2(56),
      Q => \in4x_C2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C2(57),
      Q => \in4x_C2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C2(58),
      Q => \in4x_C2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C2(59),
      Q => \in4x_C2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C2(5),
      Q => \in4x_C2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C2(60),
      Q => \in4x_C2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C2(64),
      Q => \in4x_C2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C2(65),
      Q => \in4x_C2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C2(66),
      Q => \in4x_C2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C2(67),
      Q => \in4x_C2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C2(68),
      Q => \in4x_C2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C2(69),
      Q => \in4x_C2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C2(6),
      Q => \in4x_C2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C2(70),
      Q => \in4x_C2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C2(71),
      Q => \in4x_C2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C2(72),
      Q => \in4x_C2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C2(73),
      Q => \in4x_C2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C2(7),
      Q => \in4x_C2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C2(8),
      Q => \in4x_C2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C2(9),
      Q => \in4x_C2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(10)
    );
\in4x_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(11)
    );
\in4x_D1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(12)
    );
\in4x_D1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(13)
    );
\in4x_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(14)
    );
\in4x_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(15)
    );
\in4x_D1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(16)
    );
\in4x_D1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(17)
    );
\in4x_D1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(18)
    );
\in4x_D1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(19)
    );
\in4x_D1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(20)
    );
\in4x_D1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(21)
    );
\in4x_D1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(22)
    );
\in4x_D1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(23)
    );
\in4x_D1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(24)
    );
\in4x_D1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(25)
    );
\in4x_D1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(26)
    );
\in4x_D1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(27)
    );
\in4x_D1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(28)
    );
\in4x_D1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(29)
    );
\in4x_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(2)
    );
\in4x_D1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(30)
    );
\in4x_D1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(31)
    );
\in4x_D1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(32)
    );
\in4x_D1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(33)
    );
\in4x_D1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(34)
    );
\in4x_D1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(35)
    );
\in4x_D1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(36)
    );
\in4x_D1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(37)
    );
\in4x_D1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(38)
    );
\in4x_D1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(39)
    );
\in4x_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(3)
    );
\in4x_D1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(40)
    );
\in4x_D1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(41)
    );
\in4x_D1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(42)
    );
\in4x_D1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(43)
    );
\in4x_D1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(44)
    );
\in4x_D1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[44]_i_2_n_0\
    );
\in4x_D1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(45)
    );
\in4x_D1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[45]_i_2_n_0\
    );
\in4x_D1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(46)
    );
\in4x_D1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(47)
    );
\in4x_D1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(48)
    );
\in4x_D1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[48]_i_2_n_0\
    );
\in4x_D1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(49)
    );
\in4x_D1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[49]_i_2_n_0\
    );
\in4x_D1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(4)
    );
\in4x_D1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(50)
    );
\in4x_D1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(51)
    );
\in4x_D1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(52)
    );
\in4x_D1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[52]_i_2_n_0\
    );
\in4x_D1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(53)
    );
\in4x_D1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[53]_i_2_n_0\
    );
\in4x_D1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(54)
    );
\in4x_D1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(55)
    );
\in4x_D1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(56)
    );
\in4x_D1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[56]_i_2_n_0\
    );
\in4x_D1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(57)
    );
\in4x_D1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[57]_i_2_n_0\
    );
\in4x_D1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(58)
    );
\in4x_D1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_D1[58]_i_2_n_0\
    );
\in4x_D1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(59)
    );
\in4x_D1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_D,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_D1[59]_i_2_n_0\
    );
\in4x_D1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(5)
    );
\in4x_D1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(60)
    );
\in4x_D1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(61)
    );
\in4x_D1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(62)
    );
\in4x_D1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(63)
    );
\in4x_D1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(64)
    );
\in4x_D1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(65)
    );
\in4x_D1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(66)
    );
\in4x_D1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(67)
    );
\in4x_D1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(68)
    );
\in4x_D1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(69)
    );
\in4x_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(6)
    );
\in4x_D1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(70)
    );
\in4x_D1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(71)
    );
\in4x_D1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_D,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_D1(72)
    );
\in4x_D1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_D1(73)
    );
\in4x_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(7)
    );
\in4x_D1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(8)
    );
\in4x_D1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(9)
    );
\in4x_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D1(10),
      Q => \in4x_D1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D1(11),
      Q => \in4x_D1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D1(12),
      Q => \in4x_D1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D1(13),
      Q => \in4x_D1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D1(14),
      Q => \in4x_D1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D1(15),
      Q => \in4x_D1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D1(16),
      Q => \in4x_D1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D1(17),
      Q => \in4x_D1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D1(18),
      Q => \in4x_D1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D1(19),
      Q => \in4x_D1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D1(20),
      Q => \in4x_D1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D1(21),
      Q => \in4x_D1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D1(22),
      Q => \in4x_D1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D1(23),
      Q => \in4x_D1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D1(24),
      Q => \in4x_D1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D1(25),
      Q => \in4x_D1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D1(26),
      Q => \in4x_D1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D1(27),
      Q => \in4x_D1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D1(28),
      Q => \in4x_D1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D1(29),
      Q => \in4x_D1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D1(2),
      Q => \in4x_D1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D1(30),
      Q => \in4x_D1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D1(31),
      Q => \in4x_D1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D1(32),
      Q => \in4x_D1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D1(33),
      Q => \in4x_D1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D1(34),
      Q => \in4x_D1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D1(35),
      Q => \in4x_D1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D1(36),
      Q => \in4x_D1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D1(37),
      Q => \in4x_D1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D1(38),
      Q => \in4x_D1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D1(39),
      Q => \in4x_D1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D1(3),
      Q => \in4x_D1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D1(40),
      Q => \in4x_D1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D1(41),
      Q => \in4x_D1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D1(42),
      Q => \in4x_D1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D1(43),
      Q => \in4x_D1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D1(44),
      Q => \in4x_D1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D1(45),
      Q => \in4x_D1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D1(46),
      Q => \in4x_D1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D1(47),
      Q => \in4x_D1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D1(48),
      Q => \in4x_D1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D1(49),
      Q => \in4x_D1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D1(4),
      Q => \in4x_D1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D1(50),
      Q => \in4x_D1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D1(51),
      Q => \in4x_D1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D1(52),
      Q => \in4x_D1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D1(53),
      Q => \in4x_D1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D1(54),
      Q => \in4x_D1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D1(55),
      Q => \in4x_D1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D1(56),
      Q => \in4x_D1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D1(57),
      Q => \in4x_D1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D1(58),
      Q => \in4x_D1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D1(59),
      Q => \in4x_D1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D1(5),
      Q => \in4x_D1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D1(60),
      Q => \in4x_D1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D1(61),
      Q => \in4x_D1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D1(62),
      Q => \in4x_D1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D1(63),
      Q => \in4x_D1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D1(64),
      Q => \in4x_D1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D1(65),
      Q => \in4x_D1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D1(66),
      Q => \in4x_D1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D1(67),
      Q => \in4x_D1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D1(68),
      Q => \in4x_D1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D1(69),
      Q => \in4x_D1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D1(6),
      Q => \in4x_D1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D1(70),
      Q => \in4x_D1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D1(71),
      Q => \in4x_D1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D1(72),
      Q => \in4x_D1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D1(73),
      Q => \in4x_D1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D1(7),
      Q => \in4x_D1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D1(8),
      Q => \in4x_D1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D1(9),
      Q => \in4x_D1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(10)
    );
\in4x_D2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(11)
    );
\in4x_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(12)
    );
\in4x_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(13)
    );
\in4x_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(14)
    );
\in4x_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(15)
    );
\in4x_D2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(16)
    );
\in4x_D2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(17)
    );
\in4x_D2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(18)
    );
\in4x_D2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(19)
    );
\in4x_D2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(20)
    );
\in4x_D2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(21)
    );
\in4x_D2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(22)
    );
\in4x_D2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(23)
    );
\in4x_D2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(24)
    );
\in4x_D2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(25)
    );
\in4x_D2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(26)
    );
\in4x_D2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(27)
    );
\in4x_D2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_D2[27]_i_2_n_0\
    );
\in4x_D2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(28)
    );
\in4x_D2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(29)
    );
\in4x_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_D2[2]_i_2_n_0\,
      O => in4x_D2(2)
    );
\in4x_D2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_D,
      O => \in4x_D2[2]_i_2_n_0\
    );
\in4x_D2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(30)
    );
\in4x_D2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(31)
    );
\in4x_D2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(32)
    );
\in4x_D2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(33)
    );
\in4x_D2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(34)
    );
\in4x_D2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(35)
    );
\in4x_D2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(36)
    );
\in4x_D2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(37)
    );
\in4x_D2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(38)
    );
\in4x_D2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(39)
    );
\in4x_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_D2[3]_i_2_n_0\,
      O => in4x_D2(3)
    );
\in4x_D2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_D2[3]_i_2_n_0\
    );
\in4x_D2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(40)
    );
\in4x_D2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(41)
    );
\in4x_D2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(42)
    );
\in4x_D2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(43)
    );
\in4x_D2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(44)
    );
\in4x_D2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(45)
    );
\in4x_D2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(46)
    );
\in4x_D2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(47)
    );
\in4x_D2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(48)
    );
\in4x_D2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(49)
    );
\in4x_D2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_D2(4)
    );
\in4x_D2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(50)
    );
\in4x_D2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_D2(51)
    );
\in4x_D2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(52)
    );
\in4x_D2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(53)
    );
\in4x_D2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(54)
    );
\in4x_D2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(55)
    );
\in4x_D2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(56)
    );
\in4x_D2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(57)
    );
\in4x_D2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(58)
    );
\in4x_D2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(59)
    );
\in4x_D2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      O => in4x_D2(5)
    );
\in4x_D2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(60)
    );
\in4x_D2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(61)
    );
\in4x_D2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(62)
    );
\in4x_D2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(63)
    );
\in4x_D2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(64)
    );
\in4x_D2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(65)
    );
\in4x_D2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(66)
    );
\in4x_D2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(67)
    );
\in4x_D2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(68)
    );
\in4x_D2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(69)
    );
\in4x_D2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(6)
    );
\in4x_D2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(70)
    );
\in4x_D2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(71)
    );
\in4x_D2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_D,
      O => in4x_D2(72)
    );
\in4x_D2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_D2(73)
    );
\in4x_D2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(7)
    );
\in4x_D2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_D2(8)
    );
\in4x_D2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      O => in4x_D2(9)
    );
\in4x_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D2(10),
      Q => \in4x_D2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D2(11),
      Q => \in4x_D2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D2(12),
      Q => \in4x_D2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D2(13),
      Q => \in4x_D2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D2(14),
      Q => \in4x_D2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D2(15),
      Q => \in4x_D2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D2(16),
      Q => \in4x_D2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D2(17),
      Q => \in4x_D2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D2(18),
      Q => \in4x_D2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D2(19),
      Q => \in4x_D2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D2(20),
      Q => \in4x_D2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D2(21),
      Q => \in4x_D2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D2(22),
      Q => \in4x_D2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D2(23),
      Q => \in4x_D2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D2(24),
      Q => \in4x_D2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D2(25),
      Q => \in4x_D2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D2(26),
      Q => \in4x_D2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D2(27),
      Q => \in4x_D2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D2(28),
      Q => \in4x_D2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D2(29),
      Q => \in4x_D2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D2(2),
      Q => \in4x_D2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D2(30),
      Q => \in4x_D2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D2(31),
      Q => \in4x_D2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D2(32),
      Q => \in4x_D2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D2(33),
      Q => \in4x_D2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D2(34),
      Q => \in4x_D2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D2(35),
      Q => \in4x_D2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D2(36),
      Q => \in4x_D2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D2(37),
      Q => \in4x_D2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D2(38),
      Q => \in4x_D2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D2(39),
      Q => \in4x_D2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D2(3),
      Q => \in4x_D2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D2(40),
      Q => \in4x_D2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D2(41),
      Q => \in4x_D2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D2(42),
      Q => \in4x_D2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D2(43),
      Q => \in4x_D2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D2(44),
      Q => \in4x_D2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D2(45),
      Q => \in4x_D2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D2(46),
      Q => \in4x_D2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D2(47),
      Q => \in4x_D2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D2(48),
      Q => \in4x_D2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D2(49),
      Q => \in4x_D2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D2(4),
      Q => \in4x_D2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D2(50),
      Q => \in4x_D2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D2(51),
      Q => \in4x_D2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D2(52),
      Q => \in4x_D2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D2(53),
      Q => \in4x_D2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D2(54),
      Q => \in4x_D2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D2(55),
      Q => \in4x_D2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D2(56),
      Q => \in4x_D2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D2(57),
      Q => \in4x_D2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D2(58),
      Q => \in4x_D2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D2(59),
      Q => \in4x_D2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D2(5),
      Q => \in4x_D2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D2(60),
      Q => \in4x_D2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D2(61),
      Q => \in4x_D2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D2(62),
      Q => \in4x_D2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D2(63),
      Q => \in4x_D2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D2(64),
      Q => \in4x_D2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D2(65),
      Q => \in4x_D2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D2(66),
      Q => \in4x_D2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D2(67),
      Q => \in4x_D2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D2(68),
      Q => \in4x_D2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D2(69),
      Q => \in4x_D2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D2(6),
      Q => \in4x_D2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D2(70),
      Q => \in4x_D2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D2(71),
      Q => \in4x_D2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D2(72),
      Q => \in4x_D2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D2(73),
      Q => \in4x_D2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D2(7),
      Q => \in4x_D2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D2(8),
      Q => \in4x_D2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D2(9),
      Q => \in4x_D2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(10)
    );
\in4x_E1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(11)
    );
\in4x_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(12)
    );
\in4x_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(13)
    );
\in4x_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(14)
    );
\in4x_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(15)
    );
\in4x_E1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(16)
    );
\in4x_E1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(17)
    );
\in4x_E1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(18)
    );
\in4x_E1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(19)
    );
\in4x_E1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(20)
    );
\in4x_E1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(21)
    );
\in4x_E1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(22)
    );
\in4x_E1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(23)
    );
\in4x_E1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(24)
    );
\in4x_E1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(25)
    );
\in4x_E1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(26)
    );
\in4x_E1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(27)
    );
\in4x_E1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(28)
    );
\in4x_E1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(29)
    );
\in4x_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E1[2]_i_2_n_0\,
      O => in4x_E1(2)
    );
\in4x_E1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_E,
      O => \in4x_E1[2]_i_2_n_0\
    );
\in4x_E1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(30)
    );
\in4x_E1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(31)
    );
\in4x_E1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(32)
    );
\in4x_E1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(33)
    );
\in4x_E1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(34)
    );
\in4x_E1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(35)
    );
\in4x_E1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(36)
    );
\in4x_E1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(37)
    );
\in4x_E1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(38)
    );
\in4x_E1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(39)
    );
\in4x_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E1[3]_i_2_n_0\,
      O => in4x_E1(3)
    );
\in4x_E1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_E1[3]_i_2_n_0\
    );
\in4x_E1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(40)
    );
\in4x_E1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(41)
    );
\in4x_E1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(42)
    );
\in4x_E1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(43)
    );
\in4x_E1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(44)
    );
\in4x_E1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(45)
    );
\in4x_E1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(46)
    );
\in4x_E1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(47)
    );
\in4x_E1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(48)
    );
\in4x_E1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(49)
    );
\in4x_E1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E1(4)
    );
\in4x_E1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(50)
    );
\in4x_E1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_E1(51)
    );
\in4x_E1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(52)
    );
\in4x_E1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(53)
    );
\in4x_E1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(54)
    );
\in4x_E1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(55)
    );
\in4x_E1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(56)
    );
\in4x_E1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(57)
    );
\in4x_E1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(58)
    );
\in4x_E1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(59)
    );
\in4x_E1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      O => in4x_E1(5)
    );
\in4x_E1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(60)
    );
\in4x_E1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(61)
    );
\in4x_E1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(62)
    );
\in4x_E1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(63)
    );
\in4x_E1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(64)
    );
\in4x_E1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(65)
    );
\in4x_E1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(66)
    );
\in4x_E1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(67)
    );
\in4x_E1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(68)
    );
\in4x_E1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(69)
    );
\in4x_E1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(6)
    );
\in4x_E1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(70)
    );
\in4x_E1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(71)
    );
\in4x_E1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_E,
      O => in4x_E1(72)
    );
\in4x_E1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_E1(73)
    );
\in4x_E1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(7)
    );
\in4x_E1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E1(8)
    );
\in4x_E1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      O => in4x_E1(9)
    );
\in4x_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E1(10),
      Q => \in4x_E1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E1(11),
      Q => \in4x_E1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E1(12),
      Q => \in4x_E1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E1(13),
      Q => \in4x_E1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E1(14),
      Q => \in4x_E1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E1(15),
      Q => \in4x_E1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E1(16),
      Q => \in4x_E1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E1(17),
      Q => \in4x_E1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E1(18),
      Q => \in4x_E1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E1(19),
      Q => \in4x_E1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E1(20),
      Q => \in4x_E1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E1(21),
      Q => \in4x_E1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E1(22),
      Q => \in4x_E1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E1(23),
      Q => \in4x_E1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E1(24),
      Q => \in4x_E1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E1(25),
      Q => \in4x_E1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E1(26),
      Q => \in4x_E1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E1(27),
      Q => \in4x_E1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E1(28),
      Q => \in4x_E1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E1(29),
      Q => \in4x_E1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E1(2),
      Q => \in4x_E1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E1(30),
      Q => \in4x_E1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E1(31),
      Q => \in4x_E1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E1(32),
      Q => \in4x_E1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E1(33),
      Q => \in4x_E1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E1(34),
      Q => \in4x_E1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E1(35),
      Q => \in4x_E1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E1(36),
      Q => \in4x_E1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E1(37),
      Q => \in4x_E1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E1(38),
      Q => \in4x_E1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E1(39),
      Q => \in4x_E1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E1(3),
      Q => \in4x_E1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E1(40),
      Q => \in4x_E1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E1(41),
      Q => \in4x_E1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E1(42),
      Q => \in4x_E1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E1(43),
      Q => \in4x_E1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E1(44),
      Q => \in4x_E1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E1(45),
      Q => \in4x_E1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E1(46),
      Q => \in4x_E1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E1(47),
      Q => \in4x_E1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E1(48),
      Q => \in4x_E1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E1(49),
      Q => \in4x_E1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E1(4),
      Q => \in4x_E1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E1(50),
      Q => \in4x_E1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E1(51),
      Q => \in4x_E1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E1(52),
      Q => \in4x_E1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E1(53),
      Q => \in4x_E1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E1(54),
      Q => \in4x_E1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E1(55),
      Q => \in4x_E1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E1(56),
      Q => \in4x_E1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E1(57),
      Q => \in4x_E1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E1(58),
      Q => \in4x_E1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E1(59),
      Q => \in4x_E1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E1(5),
      Q => \in4x_E1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E1(60),
      Q => \in4x_E1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E1(61),
      Q => \in4x_E1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E1(62),
      Q => \in4x_E1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E1(63),
      Q => \in4x_E1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E1(64),
      Q => \in4x_E1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E1(65),
      Q => \in4x_E1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E1(66),
      Q => \in4x_E1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E1(67),
      Q => \in4x_E1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E1(68),
      Q => \in4x_E1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E1(69),
      Q => \in4x_E1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E1(6),
      Q => \in4x_E1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E1(70),
      Q => \in4x_E1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E1(71),
      Q => \in4x_E1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E1(72),
      Q => \in4x_E1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E1(73),
      Q => \in4x_E1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E1(7),
      Q => \in4x_E1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E1(8),
      Q => \in4x_E1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E1(9),
      Q => \in4x_E1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(10)
    );
\in4x_E2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(11)
    );
\in4x_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(12)
    );
\in4x_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(13)
    );
\in4x_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(14)
    );
\in4x_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(15)
    );
\in4x_E2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(16)
    );
\in4x_E2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(17)
    );
\in4x_E2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(18)
    );
\in4x_E2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(19)
    );
\in4x_E2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(20)
    );
\in4x_E2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(21)
    );
\in4x_E2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(22)
    );
\in4x_E2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(23)
    );
\in4x_E2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(24)
    );
\in4x_E2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(25)
    );
\in4x_E2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(26)
    );
\in4x_E2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(27)
    );
\in4x_E2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(28)
    );
\in4x_E2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(29)
    );
\in4x_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E2[2]_i_2_n_0\,
      O => in4x_E2(2)
    );
\in4x_E2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_E,
      O => \in4x_E2[2]_i_2_n_0\
    );
\in4x_E2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(30)
    );
\in4x_E2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(31)
    );
\in4x_E2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(32)
    );
\in4x_E2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(33)
    );
\in4x_E2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(34)
    );
\in4x_E2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(35)
    );
\in4x_E2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(36)
    );
\in4x_E2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(37)
    );
\in4x_E2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(38)
    );
\in4x_E2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(39)
    );
\in4x_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E2[3]_i_2_n_0\,
      O => in4x_E2(3)
    );
\in4x_E2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_E2[3]_i_2_n_0\
    );
\in4x_E2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(40)
    );
\in4x_E2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(41)
    );
\in4x_E2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(42)
    );
\in4x_E2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(43)
    );
\in4x_E2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(44)
    );
\in4x_E2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(45)
    );
\in4x_E2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(46)
    );
\in4x_E2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(47)
    );
\in4x_E2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(48)
    );
\in4x_E2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E2(49)
    );
\in4x_E2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_E2(4)
    );
\in4x_E2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(50)
    );
\in4x_E2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_E2(51)
    );
\in4x_E2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(52)
    );
\in4x_E2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(53)
    );
\in4x_E2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(54)
    );
\in4x_E2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(55)
    );
\in4x_E2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(56)
    );
\in4x_E2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(57)
    );
\in4x_E2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(58)
    );
\in4x_E2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(59)
    );
\in4x_E2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(5)
    );
\in4x_E2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(60)
    );
\in4x_E2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(61)
    );
\in4x_E2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(62)
    );
\in4x_E2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(63)
    );
\in4x_E2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(64)
    );
\in4x_E2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(65)
    );
\in4x_E2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(66)
    );
\in4x_E2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(67)
    );
\in4x_E2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(68)
    );
\in4x_E2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(69)
    );
\in4x_E2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(6)
    );
\in4x_E2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(70)
    );
\in4x_E2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(71)
    );
\in4x_E2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_E,
      O => in4x_E2(72)
    );
\in4x_E2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_E2(73)
    );
\in4x_E2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(7)
    );
\in4x_E2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_E2(8)
    );
\in4x_E2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(9)
    );
\in4x_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E2(10),
      Q => \in4x_E2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E2(11),
      Q => \in4x_E2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E2(12),
      Q => \in4x_E2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E2(20),
      Q => \in4x_E2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E2(21),
      Q => \in4x_E2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E2(22),
      Q => \in4x_E2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E2(23),
      Q => \in4x_E2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E2(24),
      Q => \in4x_E2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E2(25),
      Q => \in4x_E2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E2(26),
      Q => \in4x_E2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E2(27),
      Q => \in4x_E2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E2(28),
      Q => \in4x_E2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E2(2),
      Q => \in4x_E2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E2(36),
      Q => \in4x_E2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E2(37),
      Q => \in4x_E2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E2(38),
      Q => \in4x_E2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E2(39),
      Q => \in4x_E2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E2(3),
      Q => \in4x_E2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E2(40),
      Q => \in4x_E2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E2(41),
      Q => \in4x_E2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E2(42),
      Q => \in4x_E2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E2(43),
      Q => \in4x_E2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E2(44),
      Q => \in4x_E2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E2(4),
      Q => \in4x_E2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E2(52),
      Q => \in4x_E2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E2(53),
      Q => \in4x_E2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E2(54),
      Q => \in4x_E2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E2(55),
      Q => \in4x_E2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E2(56),
      Q => \in4x_E2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E2(57),
      Q => \in4x_E2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E2(58),
      Q => \in4x_E2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E2(59),
      Q => \in4x_E2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E2(5),
      Q => \in4x_E2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E2(60),
      Q => \in4x_E2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E2(64),
      Q => \in4x_E2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E2(65),
      Q => \in4x_E2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E2(66),
      Q => \in4x_E2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E2(67),
      Q => \in4x_E2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E2(68),
      Q => \in4x_E2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E2(69),
      Q => \in4x_E2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E2(6),
      Q => \in4x_E2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E2(70),
      Q => \in4x_E2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E2(71),
      Q => \in4x_E2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E2(72),
      Q => \in4x_E2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E2(73),
      Q => \in4x_E2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E2(7),
      Q => \in4x_E2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E2(8),
      Q => \in4x_E2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E2(9),
      Q => \in4x_E2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(10)
    );
\in4x_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(11)
    );
\in4x_F1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(12)
    );
\in4x_F1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(13)
    );
\in4x_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(14)
    );
\in4x_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(15)
    );
\in4x_F1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(16)
    );
\in4x_F1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(17)
    );
\in4x_F1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(18)
    );
\in4x_F1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(19)
    );
\in4x_F1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(20)
    );
\in4x_F1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(21)
    );
\in4x_F1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(22)
    );
\in4x_F1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(23)
    );
\in4x_F1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(24)
    );
\in4x_F1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(25)
    );
\in4x_F1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(26)
    );
\in4x_F1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(27)
    );
\in4x_F1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(28)
    );
\in4x_F1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(29)
    );
\in4x_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(2)
    );
\in4x_F1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(30)
    );
\in4x_F1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(31)
    );
\in4x_F1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(32)
    );
\in4x_F1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(33)
    );
\in4x_F1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(34)
    );
\in4x_F1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(35)
    );
\in4x_F1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(36)
    );
\in4x_F1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(37)
    );
\in4x_F1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(38)
    );
\in4x_F1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(39)
    );
\in4x_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(3)
    );
\in4x_F1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(40)
    );
\in4x_F1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(41)
    );
\in4x_F1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(42)
    );
\in4x_F1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(43)
    );
\in4x_F1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(44)
    );
\in4x_F1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[44]_i_2_n_0\
    );
\in4x_F1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(45)
    );
\in4x_F1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[45]_i_2_n_0\
    );
\in4x_F1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(46)
    );
\in4x_F1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(47)
    );
\in4x_F1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(48)
    );
\in4x_F1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[48]_i_2_n_0\
    );
\in4x_F1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(49)
    );
\in4x_F1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[49]_i_2_n_0\
    );
\in4x_F1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(4)
    );
\in4x_F1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(50)
    );
\in4x_F1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(51)
    );
\in4x_F1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(52)
    );
\in4x_F1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[52]_i_2_n_0\
    );
\in4x_F1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(53)
    );
\in4x_F1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[53]_i_2_n_0\
    );
\in4x_F1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(54)
    );
\in4x_F1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(55)
    );
\in4x_F1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(56)
    );
\in4x_F1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[56]_i_2_n_0\
    );
\in4x_F1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(57)
    );
\in4x_F1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[57]_i_2_n_0\
    );
\in4x_F1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(58)
    );
\in4x_F1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_F1[58]_i_2_n_0\
    );
\in4x_F1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(59)
    );
\in4x_F1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_F,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_F1[59]_i_2_n_0\
    );
\in4x_F1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(5)
    );
\in4x_F1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(60)
    );
\in4x_F1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(61)
    );
\in4x_F1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(62)
    );
\in4x_F1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(63)
    );
\in4x_F1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(64)
    );
\in4x_F1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(65)
    );
\in4x_F1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(66)
    );
\in4x_F1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(67)
    );
\in4x_F1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(68)
    );
\in4x_F1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(69)
    );
\in4x_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(6)
    );
\in4x_F1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(70)
    );
\in4x_F1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(71)
    );
\in4x_F1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_F,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_F1(72)
    );
\in4x_F1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_F1(73)
    );
\in4x_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(7)
    );
\in4x_F1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(8)
    );
\in4x_F1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(9)
    );
\in4x_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F1(10),
      Q => \in4x_F1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F1(11),
      Q => \in4x_F1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F1(12),
      Q => \in4x_F1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F1(13),
      Q => \in4x_F1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F1(14),
      Q => \in4x_F1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F1(15),
      Q => \in4x_F1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F1(16),
      Q => \in4x_F1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F1(17),
      Q => \in4x_F1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F1(18),
      Q => \in4x_F1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F1(19),
      Q => \in4x_F1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F1(20),
      Q => \in4x_F1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F1(21),
      Q => \in4x_F1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F1(22),
      Q => \in4x_F1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F1(23),
      Q => \in4x_F1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F1(24),
      Q => \in4x_F1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F1(25),
      Q => \in4x_F1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F1(26),
      Q => \in4x_F1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F1(27),
      Q => \in4x_F1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F1(28),
      Q => \in4x_F1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F1(29),
      Q => \in4x_F1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F1(2),
      Q => \in4x_F1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F1(30),
      Q => \in4x_F1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F1(31),
      Q => \in4x_F1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F1(32),
      Q => \in4x_F1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F1(33),
      Q => \in4x_F1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F1(34),
      Q => \in4x_F1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F1(35),
      Q => \in4x_F1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F1(36),
      Q => \in4x_F1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F1(37),
      Q => \in4x_F1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F1(38),
      Q => \in4x_F1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F1(39),
      Q => \in4x_F1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F1(3),
      Q => \in4x_F1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F1(40),
      Q => \in4x_F1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F1(41),
      Q => \in4x_F1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F1(42),
      Q => \in4x_F1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F1(43),
      Q => \in4x_F1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F1(44),
      Q => \in4x_F1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F1(45),
      Q => \in4x_F1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F1(46),
      Q => \in4x_F1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F1(47),
      Q => \in4x_F1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F1(48),
      Q => \in4x_F1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F1(49),
      Q => \in4x_F1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F1(4),
      Q => \in4x_F1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F1(50),
      Q => \in4x_F1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F1(51),
      Q => \in4x_F1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F1(52),
      Q => \in4x_F1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F1(53),
      Q => \in4x_F1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F1(54),
      Q => \in4x_F1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F1(55),
      Q => \in4x_F1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F1(56),
      Q => \in4x_F1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F1(57),
      Q => \in4x_F1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F1(58),
      Q => \in4x_F1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F1(59),
      Q => \in4x_F1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F1(5),
      Q => \in4x_F1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F1(60),
      Q => \in4x_F1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F1(61),
      Q => \in4x_F1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F1(64),
      Q => \in4x_F1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F1(65),
      Q => \in4x_F1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F1(66),
      Q => \in4x_F1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F1(67),
      Q => \in4x_F1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F1(68),
      Q => \in4x_F1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F1(69),
      Q => \in4x_F1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F1(6),
      Q => \in4x_F1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F1(70),
      Q => \in4x_F1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F1(71),
      Q => \in4x_F1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F1(72),
      Q => \in4x_F1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F1(73),
      Q => \in4x_F1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F1(7),
      Q => \in4x_F1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F1(8),
      Q => \in4x_F1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F1(9),
      Q => \in4x_F1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(10)
    );
\in4x_F2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(11)
    );
\in4x_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(12)
    );
\in4x_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(13)
    );
\in4x_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(14)
    );
\in4x_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(15)
    );
\in4x_F2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(16)
    );
\in4x_F2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(17)
    );
\in4x_F2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(18)
    );
\in4x_F2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(19)
    );
\in4x_F2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(20)
    );
\in4x_F2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(21)
    );
\in4x_F2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(22)
    );
\in4x_F2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(23)
    );
\in4x_F2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(24)
    );
\in4x_F2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(25)
    );
\in4x_F2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(26)
    );
\in4x_F2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(27)
    );
\in4x_F2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(28)
    );
\in4x_F2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(29)
    );
\in4x_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_F2[2]_i_2_n_0\,
      O => in4x_F2(2)
    );
\in4x_F2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_F,
      O => \in4x_F2[2]_i_2_n_0\
    );
\in4x_F2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(30)
    );
\in4x_F2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(31)
    );
\in4x_F2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(32)
    );
\in4x_F2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(33)
    );
\in4x_F2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(34)
    );
\in4x_F2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(35)
    );
\in4x_F2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(36)
    );
\in4x_F2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(37)
    );
\in4x_F2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(38)
    );
\in4x_F2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(39)
    );
\in4x_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_F2[3]_i_2_n_0\,
      O => in4x_F2(3)
    );
\in4x_F2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_F2[3]_i_2_n_0\
    );
\in4x_F2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(40)
    );
\in4x_F2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(41)
    );
\in4x_F2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(42)
    );
\in4x_F2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(43)
    );
\in4x_F2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(44)
    );
\in4x_F2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(45)
    );
\in4x_F2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(46)
    );
\in4x_F2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(47)
    );
\in4x_F2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(48)
    );
\in4x_F2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(49)
    );
\in4x_F2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_F2(4)
    );
\in4x_F2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(50)
    );
\in4x_F2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_F2(51)
    );
\in4x_F2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(52)
    );
\in4x_F2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(53)
    );
\in4x_F2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(54)
    );
\in4x_F2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(55)
    );
\in4x_F2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(56)
    );
\in4x_F2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(57)
    );
\in4x_F2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(58)
    );
\in4x_F2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(59)
    );
\in4x_F2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(5)
    );
\in4x_F2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(60)
    );
\in4x_F2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(61)
    );
\in4x_F2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(62)
    );
\in4x_F2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(63)
    );
\in4x_F2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(64)
    );
\in4x_F2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(65)
    );
\in4x_F2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(66)
    );
\in4x_F2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(67)
    );
\in4x_F2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(68)
    );
\in4x_F2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(69)
    );
\in4x_F2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(6)
    );
\in4x_F2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(70)
    );
\in4x_F2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(71)
    );
\in4x_F2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_F,
      O => in4x_F2(72)
    );
\in4x_F2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_F2(73)
    );
\in4x_F2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(7)
    );
\in4x_F2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_F2(8)
    );
\in4x_F2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(9)
    );
\in4x_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F2(10),
      Q => \in4x_F2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F2(11),
      Q => \in4x_F2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F2(12),
      Q => \in4x_F2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F2(20),
      Q => \in4x_F2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F2(21),
      Q => \in4x_F2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F2(22),
      Q => \in4x_F2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F2(23),
      Q => \in4x_F2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F2(24),
      Q => \in4x_F2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F2(25),
      Q => \in4x_F2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F2(26),
      Q => \in4x_F2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F2(27),
      Q => \in4x_F2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F2(28),
      Q => \in4x_F2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F2(2),
      Q => \in4x_F2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F2(36),
      Q => \in4x_F2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F2(37),
      Q => \in4x_F2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F2(38),
      Q => \in4x_F2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F2(39),
      Q => \in4x_F2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F2(3),
      Q => \in4x_F2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F2(40),
      Q => \in4x_F2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F2(41),
      Q => \in4x_F2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F2(42),
      Q => \in4x_F2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F2(43),
      Q => \in4x_F2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F2(44),
      Q => \in4x_F2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F2(4),
      Q => \in4x_F2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F2(52),
      Q => \in4x_F2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F2(53),
      Q => \in4x_F2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F2(54),
      Q => \in4x_F2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F2(55),
      Q => \in4x_F2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F2(56),
      Q => \in4x_F2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F2(57),
      Q => \in4x_F2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F2(58),
      Q => \in4x_F2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F2(59),
      Q => \in4x_F2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F2(5),
      Q => \in4x_F2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F2(60),
      Q => \in4x_F2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F2(64),
      Q => \in4x_F2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F2(65),
      Q => \in4x_F2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F2(66),
      Q => \in4x_F2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F2(67),
      Q => \in4x_F2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F2(68),
      Q => \in4x_F2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F2(69),
      Q => \in4x_F2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F2(6),
      Q => \in4x_F2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F2(70),
      Q => \in4x_F2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F2(71),
      Q => \in4x_F2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F2(72),
      Q => \in4x_F2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F2(73),
      Q => \in4x_F2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F2(7),
      Q => \in4x_F2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F2(8),
      Q => \in4x_F2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F2(9),
      Q => \in4x_F2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(10)
    );
\in4x_G1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(11)
    );
\in4x_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(12)
    );
\in4x_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(13)
    );
\in4x_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(14)
    );
\in4x_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(15)
    );
\in4x_G1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(16)
    );
\in4x_G1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(17)
    );
\in4x_G1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(18)
    );
\in4x_G1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(19)
    );
\in4x_G1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(20)
    );
\in4x_G1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(21)
    );
\in4x_G1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(22)
    );
\in4x_G1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(23)
    );
\in4x_G1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(24)
    );
\in4x_G1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(25)
    );
\in4x_G1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(26)
    );
\in4x_G1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(27)
    );
\in4x_G1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(28)
    );
\in4x_G1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(29)
    );
\in4x_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G1[2]_i_2_n_0\,
      O => in4x_G1(2)
    );
\in4x_G1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_G,
      O => \in4x_G1[2]_i_2_n_0\
    );
\in4x_G1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(30)
    );
\in4x_G1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(31)
    );
\in4x_G1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(32)
    );
\in4x_G1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(33)
    );
\in4x_G1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(34)
    );
\in4x_G1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(35)
    );
\in4x_G1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(36)
    );
\in4x_G1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(37)
    );
\in4x_G1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(38)
    );
\in4x_G1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(39)
    );
\in4x_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G1[3]_i_2_n_0\,
      O => in4x_G1(3)
    );
\in4x_G1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_G1[3]_i_2_n_0\
    );
\in4x_G1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(40)
    );
\in4x_G1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(41)
    );
\in4x_G1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(42)
    );
\in4x_G1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(43)
    );
\in4x_G1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(44)
    );
\in4x_G1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(45)
    );
\in4x_G1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(46)
    );
\in4x_G1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(47)
    );
\in4x_G1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(48)
    );
\in4x_G1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_G1(49)
    );
\in4x_G1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_G1(4)
    );
\in4x_G1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(50)
    );
\in4x_G1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G1(51)
    );
\in4x_G1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(52)
    );
\in4x_G1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(53)
    );
\in4x_G1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(54)
    );
\in4x_G1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(55)
    );
\in4x_G1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(56)
    );
\in4x_G1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(57)
    );
\in4x_G1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(58)
    );
\in4x_G1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(59)
    );
\in4x_G1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(5)
    );
\in4x_G1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(60)
    );
\in4x_G1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(61)
    );
\in4x_G1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(62)
    );
\in4x_G1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(63)
    );
\in4x_G1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(64)
    );
\in4x_G1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(65)
    );
\in4x_G1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(66)
    );
\in4x_G1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(67)
    );
\in4x_G1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(68)
    );
\in4x_G1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(69)
    );
\in4x_G1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(6)
    );
\in4x_G1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(70)
    );
\in4x_G1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(71)
    );
\in4x_G1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_G,
      O => in4x_G1(72)
    );
\in4x_G1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_G1(73)
    );
\in4x_G1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(7)
    );
\in4x_G1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_G1(8)
    );
\in4x_G1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(9)
    );
\in4x_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G1(10),
      Q => \in4x_G1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G1(11),
      Q => \in4x_G1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G1(12),
      Q => \in4x_G1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G1(20),
      Q => \in4x_G1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G1(21),
      Q => \in4x_G1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G1(22),
      Q => \in4x_G1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G1(23),
      Q => \in4x_G1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G1(24),
      Q => \in4x_G1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G1(25),
      Q => \in4x_G1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G1(26),
      Q => \in4x_G1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G1(27),
      Q => \in4x_G1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G1(28),
      Q => \in4x_G1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G1(2),
      Q => \in4x_G1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G1(36),
      Q => \in4x_G1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G1(37),
      Q => \in4x_G1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G1(38),
      Q => \in4x_G1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G1(39),
      Q => \in4x_G1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G1(3),
      Q => \in4x_G1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G1(40),
      Q => \in4x_G1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G1(41),
      Q => \in4x_G1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G1(42),
      Q => \in4x_G1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G1(43),
      Q => \in4x_G1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G1(44),
      Q => \in4x_G1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G1(4),
      Q => \in4x_G1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G1(52),
      Q => \in4x_G1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G1(53),
      Q => \in4x_G1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G1(54),
      Q => \in4x_G1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G1(55),
      Q => \in4x_G1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G1(56),
      Q => \in4x_G1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G1(57),
      Q => \in4x_G1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G1(58),
      Q => \in4x_G1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G1(59),
      Q => \in4x_G1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G1(5),
      Q => \in4x_G1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G1(60),
      Q => \in4x_G1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G1(64),
      Q => \in4x_G1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G1(65),
      Q => \in4x_G1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G1(66),
      Q => \in4x_G1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G1(67),
      Q => \in4x_G1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G1(68),
      Q => \in4x_G1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G1(69),
      Q => \in4x_G1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G1(6),
      Q => \in4x_G1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G1(70),
      Q => \in4x_G1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G1(71),
      Q => \in4x_G1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G1(72),
      Q => \in4x_G1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G1(73),
      Q => \in4x_G1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G1(7),
      Q => \in4x_G1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G1(8),
      Q => \in4x_G1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G1(9),
      Q => \in4x_G1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(10)
    );
\in4x_G2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(11)
    );
\in4x_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(12)
    );
\in4x_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(13)
    );
\in4x_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(14)
    );
\in4x_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(15)
    );
\in4x_G2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(16)
    );
\in4x_G2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(17)
    );
\in4x_G2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(18)
    );
\in4x_G2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(19)
    );
\in4x_G2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(20)
    );
\in4x_G2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(21)
    );
\in4x_G2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(22)
    );
\in4x_G2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(23)
    );
\in4x_G2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(24)
    );
\in4x_G2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(25)
    );
\in4x_G2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(26)
    );
\in4x_G2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(27)
    );
\in4x_G2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(28)
    );
\in4x_G2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(29)
    );
\in4x_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G2[2]_i_2_n_0\,
      O => in4x_G2(2)
    );
\in4x_G2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_G,
      O => \in4x_G2[2]_i_2_n_0\
    );
\in4x_G2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(30)
    );
\in4x_G2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(31)
    );
\in4x_G2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(32)
    );
\in4x_G2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(33)
    );
\in4x_G2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(34)
    );
\in4x_G2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(35)
    );
\in4x_G2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(36)
    );
\in4x_G2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(37)
    );
\in4x_G2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(38)
    );
\in4x_G2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(39)
    );
\in4x_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G2[3]_i_2_n_0\,
      O => in4x_G2(3)
    );
\in4x_G2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_G2[3]_i_2_n_0\
    );
\in4x_G2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(40)
    );
\in4x_G2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(41)
    );
\in4x_G2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(42)
    );
\in4x_G2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(43)
    );
\in4x_G2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(44)
    );
\in4x_G2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(45)
    );
\in4x_G2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(46)
    );
\in4x_G2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(47)
    );
\in4x_G2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(48)
    );
\in4x_G2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(49)
    );
\in4x_G2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => in4x_G2(4)
    );
\in4x_G2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(50)
    );
\in4x_G2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(51)
    );
\in4x_G2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(52)
    );
\in4x_G2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(53)
    );
\in4x_G2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(54)
    );
\in4x_G2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(55)
    );
\in4x_G2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(56)
    );
\in4x_G2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(57)
    );
\in4x_G2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(58)
    );
\in4x_G2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(59)
    );
\in4x_G2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      O => in4x_G2(5)
    );
\in4x_G2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(60)
    );
\in4x_G2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(61)
    );
\in4x_G2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(62)
    );
\in4x_G2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(63)
    );
\in4x_G2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(64)
    );
\in4x_G2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(65)
    );
\in4x_G2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(66)
    );
\in4x_G2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(67)
    );
\in4x_G2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(68)
    );
\in4x_G2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(69)
    );
\in4x_G2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(6)
    );
\in4x_G2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(70)
    );
\in4x_G2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(71)
    );
\in4x_G2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_G,
      O => in4x_G2(72)
    );
\in4x_G2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I2 => main_state(2),
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_G2(73)
    );
\in4x_G2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(7)
    );
\in4x_G2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => in4x_G2(8)
    );
\in4x_G2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      O => in4x_G2(9)
    );
\in4x_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G2(10),
      Q => \in4x_G2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G2(11),
      Q => \in4x_G2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G2(13),
      Q => \in4x_G2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G2(14),
      Q => \in4x_G2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G2(15),
      Q => \in4x_G2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G2(16),
      Q => \in4x_G2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G2(17),
      Q => \in4x_G2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G2(18),
      Q => \in4x_G2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G2(19),
      Q => \in4x_G2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G2(20),
      Q => \in4x_G2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G2(21),
      Q => \in4x_G2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G2(22),
      Q => \in4x_G2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G2(23),
      Q => \in4x_G2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G2(24),
      Q => \in4x_G2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G2(25),
      Q => \in4x_G2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G2(26),
      Q => \in4x_G2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G2(27),
      Q => \in4x_G2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G2(28),
      Q => \in4x_G2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G2(29),
      Q => \in4x_G2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G2(2),
      Q => \in4x_G2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G2(30),
      Q => \in4x_G2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G2(31),
      Q => \in4x_G2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G2(32),
      Q => \in4x_G2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G2(33),
      Q => \in4x_G2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G2(34),
      Q => \in4x_G2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G2(35),
      Q => \in4x_G2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G2(36),
      Q => \in4x_G2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G2(37),
      Q => \in4x_G2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G2(38),
      Q => \in4x_G2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G2(39),
      Q => \in4x_G2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G2(3),
      Q => \in4x_G2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G2(40),
      Q => \in4x_G2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G2(41),
      Q => \in4x_G2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G2(42),
      Q => \in4x_G2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G2(43),
      Q => \in4x_G2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G2(44),
      Q => \in4x_G2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G2(45),
      Q => \in4x_G2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G2(46),
      Q => \in4x_G2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G2(47),
      Q => \in4x_G2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G2(48),
      Q => \in4x_G2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G2(49),
      Q => \in4x_G2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G2(4),
      Q => \in4x_G2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G2(50),
      Q => \in4x_G2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G2(51),
      Q => \in4x_G2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G2(52),
      Q => \in4x_G2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G2(53),
      Q => \in4x_G2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G2(54),
      Q => \in4x_G2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G2(55),
      Q => \in4x_G2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G2(56),
      Q => \in4x_G2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G2(57),
      Q => \in4x_G2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G2(58),
      Q => \in4x_G2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G2(59),
      Q => \in4x_G2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G2(5),
      Q => \in4x_G2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G2(60),
      Q => \in4x_G2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G2(64),
      Q => \in4x_G2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G2(65),
      Q => \in4x_G2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G2(66),
      Q => \in4x_G2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G2(67),
      Q => \in4x_G2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G2(68),
      Q => \in4x_G2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G2(69),
      Q => \in4x_G2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G2(6),
      Q => \in4x_G2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G2(70),
      Q => \in4x_G2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G2(71),
      Q => \in4x_G2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G2(72),
      Q => \in4x_G2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G2(73),
      Q => \in4x_G2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G2(7),
      Q => \in4x_G2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G2(8),
      Q => \in4x_G2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G2(9),
      Q => \in4x_G2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(10)
    );
\in4x_H1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(11)
    );
\in4x_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(12)
    );
\in4x_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(13)
    );
\in4x_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(14)
    );
\in4x_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(15)
    );
\in4x_H1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(16)
    );
\in4x_H1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(17)
    );
\in4x_H1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(18)
    );
\in4x_H1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(19)
    );
\in4x_H1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(20)
    );
\in4x_H1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(21)
    );
\in4x_H1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(22)
    );
\in4x_H1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(23)
    );
\in4x_H1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(24)
    );
\in4x_H1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(25)
    );
\in4x_H1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(26)
    );
\in4x_H1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(27)
    );
\in4x_H1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(28)
    );
\in4x_H1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(29)
    );
\in4x_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_H1[2]_i_2_n_0\,
      O => in4x_H1(2)
    );
\in4x_H1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_H,
      O => \in4x_H1[2]_i_2_n_0\
    );
\in4x_H1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(30)
    );
\in4x_H1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(31)
    );
\in4x_H1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(32)
    );
\in4x_H1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(33)
    );
\in4x_H1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(34)
    );
\in4x_H1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(35)
    );
\in4x_H1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(36)
    );
\in4x_H1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(37)
    );
\in4x_H1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(38)
    );
\in4x_H1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(39)
    );
\in4x_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_H1[3]_i_2_n_0\,
      O => in4x_H1(3)
    );
\in4x_H1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_H1[3]_i_2_n_0\
    );
\in4x_H1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(40)
    );
\in4x_H1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(41)
    );
\in4x_H1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(42)
    );
\in4x_H1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(43)
    );
\in4x_H1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(44)
    );
\in4x_H1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(45)
    );
\in4x_H1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(46)
    );
\in4x_H1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(47)
    );
\in4x_H1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(48)
    );
\in4x_H1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(49)
    );
\in4x_H1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_H1(4)
    );
\in4x_H1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(50)
    );
\in4x_H1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(51)
    );
\in4x_H1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(52)
    );
\in4x_H1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(53)
    );
\in4x_H1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(54)
    );
\in4x_H1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(55)
    );
\in4x_H1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(56)
    );
\in4x_H1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(57)
    );
\in4x_H1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(58)
    );
\in4x_H1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(59)
    );
\in4x_H1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      O => in4x_H1(5)
    );
\in4x_H1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(60)
    );
\in4x_H1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(61)
    );
\in4x_H1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(62)
    );
\in4x_H1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(63)
    );
\in4x_H1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(64)
    );
\in4x_H1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(65)
    );
\in4x_H1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(66)
    );
\in4x_H1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(67)
    );
\in4x_H1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(68)
    );
\in4x_H1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(69)
    );
\in4x_H1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(6)
    );
\in4x_H1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(70)
    );
\in4x_H1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(71)
    );
\in4x_H1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_H,
      O => in4x_H1(72)
    );
\in4x_H1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_H1(73)
    );
\in4x_H1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(7)
    );
\in4x_H1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_H1(8)
    );
\in4x_H1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      O => in4x_H1(9)
    );
\in4x_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H1(10),
      Q => \in4x_H1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H1(11),
      Q => \in4x_H1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H1(13),
      Q => \in4x_H1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H1(14),
      Q => \in4x_H1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H1(15),
      Q => \in4x_H1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H1(16),
      Q => \in4x_H1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H1(17),
      Q => \in4x_H1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H1(18),
      Q => \in4x_H1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H1(19),
      Q => \in4x_H1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H1(20),
      Q => \in4x_H1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H1(21),
      Q => \in4x_H1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H1(22),
      Q => \in4x_H1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H1(23),
      Q => \in4x_H1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H1(24),
      Q => \in4x_H1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H1(25),
      Q => \in4x_H1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H1(26),
      Q => \in4x_H1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H1(27),
      Q => \in4x_H1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H1(28),
      Q => \in4x_H1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H1(29),
      Q => \in4x_H1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H1(2),
      Q => \in4x_H1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H1(30),
      Q => \in4x_H1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H1(31),
      Q => \in4x_H1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H1(32),
      Q => \in4x_H1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H1(33),
      Q => \in4x_H1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H1(34),
      Q => \in4x_H1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H1(35),
      Q => \in4x_H1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H1(36),
      Q => \in4x_H1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H1(37),
      Q => \in4x_H1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H1(38),
      Q => \in4x_H1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H1(39),
      Q => \in4x_H1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H1(3),
      Q => \in4x_H1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H1(40),
      Q => \in4x_H1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H1(41),
      Q => \in4x_H1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H1(42),
      Q => \in4x_H1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H1(43),
      Q => \in4x_H1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H1(44),
      Q => \in4x_H1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H1(45),
      Q => \in4x_H1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H1(46),
      Q => \in4x_H1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H1(47),
      Q => \in4x_H1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H1(48),
      Q => \in4x_H1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H1(49),
      Q => \in4x_H1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H1(4),
      Q => \in4x_H1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H1(50),
      Q => \in4x_H1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H1(51),
      Q => \in4x_H1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H1(52),
      Q => \in4x_H1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H1(53),
      Q => \in4x_H1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H1(54),
      Q => \in4x_H1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H1(55),
      Q => \in4x_H1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H1(56),
      Q => \in4x_H1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H1(57),
      Q => \in4x_H1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H1(58),
      Q => \in4x_H1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H1(59),
      Q => \in4x_H1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H1(5),
      Q => \in4x_H1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H1(60),
      Q => \in4x_H1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H1(64),
      Q => \in4x_H1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H1(65),
      Q => \in4x_H1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H1(66),
      Q => \in4x_H1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H1(67),
      Q => \in4x_H1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H1(68),
      Q => \in4x_H1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H1(69),
      Q => \in4x_H1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H1(6),
      Q => \in4x_H1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H1(70),
      Q => \in4x_H1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H1(71),
      Q => \in4x_H1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H1(72),
      Q => \in4x_H1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H1(73),
      Q => \in4x_H1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H1(7),
      Q => \in4x_H1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H1(8),
      Q => \in4x_H1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H1(9),
      Q => \in4x_H1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(10)
    );
\in4x_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(11)
    );
\in4x_H2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(12)
    );
\in4x_H2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(13)
    );
\in4x_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(14)
    );
\in4x_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(15)
    );
\in4x_H2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(16)
    );
\in4x_H2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(17)
    );
\in4x_H2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(18)
    );
\in4x_H2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(19)
    );
\in4x_H2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(20)
    );
\in4x_H2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(21)
    );
\in4x_H2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(22)
    );
\in4x_H2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(23)
    );
\in4x_H2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(24)
    );
\in4x_H2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(25)
    );
\in4x_H2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(26)
    );
\in4x_H2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(27)
    );
\in4x_H2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(28)
    );
\in4x_H2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(29)
    );
\in4x_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(2)
    );
\in4x_H2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(30)
    );
\in4x_H2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(31)
    );
\in4x_H2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(32)
    );
\in4x_H2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(33)
    );
\in4x_H2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(34)
    );
\in4x_H2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(35)
    );
\in4x_H2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(36)
    );
\in4x_H2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(37)
    );
\in4x_H2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(38)
    );
\in4x_H2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(39)
    );
\in4x_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(3)
    );
\in4x_H2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(40)
    );
\in4x_H2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(41)
    );
\in4x_H2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(42)
    );
\in4x_H2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(43)
    );
\in4x_H2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(44)
    );
\in4x_H2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[44]_i_2_n_0\
    );
\in4x_H2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(45)
    );
\in4x_H2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[45]_i_2_n_0\
    );
\in4x_H2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(46)
    );
\in4x_H2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(47)
    );
\in4x_H2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(48)
    );
\in4x_H2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[48]_i_2_n_0\
    );
\in4x_H2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(49)
    );
\in4x_H2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[49]_i_2_n_0\
    );
\in4x_H2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(4)
    );
\in4x_H2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(50)
    );
\in4x_H2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(51)
    );
\in4x_H2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(52)
    );
\in4x_H2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[52]_i_2_n_0\
    );
\in4x_H2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(53)
    );
\in4x_H2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[53]_i_2_n_0\
    );
\in4x_H2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(54)
    );
\in4x_H2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(55)
    );
\in4x_H2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(56)
    );
\in4x_H2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[56]_i_2_n_0\
    );
\in4x_H2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(57)
    );
\in4x_H2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[57]_i_2_n_0\
    );
\in4x_H2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(58)
    );
\in4x_H2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_H,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_H2[58]_i_2_n_0\
    );
\in4x_H2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(59)
    );
\in4x_H2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_H,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_H2[59]_i_2_n_0\
    );
\in4x_H2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(5)
    );
\in4x_H2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(60)
    );
\in4x_H2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(61)
    );
\in4x_H2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(62)
    );
\in4x_H2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(63)
    );
\in4x_H2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(64)
    );
\in4x_H2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(65)
    );
\in4x_H2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(66)
    );
\in4x_H2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(67)
    );
\in4x_H2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(68)
    );
\in4x_H2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(69)
    );
\in4x_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(6)
    );
\in4x_H2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(70)
    );
\in4x_H2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(71)
    );
\in4x_H2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_H,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_H2(72)
    );
\in4x_H2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO2_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_H2(73)
    );
\in4x_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(7)
    );
\in4x_H2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(8)
    );
\in4x_H2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(9)
    );
\in4x_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H2(10),
      Q => \in4x_H2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H2(11),
      Q => \in4x_H2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H2(13),
      Q => \in4x_H2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H2(14),
      Q => \in4x_H2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H2(15),
      Q => \in4x_H2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H2(16),
      Q => \in4x_H2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H2(17),
      Q => \in4x_H2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H2(18),
      Q => \in4x_H2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H2(19),
      Q => \in4x_H2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H2(20),
      Q => \in4x_H2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H2(21),
      Q => \in4x_H2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H2(22),
      Q => \in4x_H2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H2(23),
      Q => \in4x_H2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H2(24),
      Q => \in4x_H2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H2(25),
      Q => \in4x_H2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H2(26),
      Q => \in4x_H2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H2(27),
      Q => \in4x_H2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H2(28),
      Q => \in4x_H2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H2(29),
      Q => \in4x_H2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H2(2),
      Q => \in4x_H2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H2(30),
      Q => \in4x_H2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H2(31),
      Q => \in4x_H2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H2(32),
      Q => \in4x_H2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H2(33),
      Q => \in4x_H2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H2(34),
      Q => \in4x_H2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H2(35),
      Q => \in4x_H2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H2(36),
      Q => \in4x_H2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H2(37),
      Q => \in4x_H2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H2(38),
      Q => \in4x_H2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H2(39),
      Q => \in4x_H2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H2(3),
      Q => \in4x_H2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H2(40),
      Q => \in4x_H2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H2(41),
      Q => \in4x_H2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H2(42),
      Q => \in4x_H2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H2(43),
      Q => \in4x_H2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H2(44),
      Q => \in4x_H2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H2(45),
      Q => \in4x_H2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H2(46),
      Q => \in4x_H2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H2(47),
      Q => \in4x_H2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H2(48),
      Q => \in4x_H2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H2(49),
      Q => \in4x_H2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H2(4),
      Q => \in4x_H2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H2(50),
      Q => \in4x_H2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H2(51),
      Q => \in4x_H2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H2(52),
      Q => \in4x_H2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H2(53),
      Q => \in4x_H2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H2(54),
      Q => \in4x_H2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H2(55),
      Q => \in4x_H2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H2(56),
      Q => \in4x_H2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H2(57),
      Q => \in4x_H2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H2(58),
      Q => \in4x_H2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H2(59),
      Q => \in4x_H2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H2(5),
      Q => \in4x_H2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H2(60),
      Q => \in4x_H2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H2(61),
      Q => \in4x_H2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H2(64),
      Q => \in4x_H2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H2(65),
      Q => \in4x_H2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H2(66),
      Q => \in4x_H2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H2(67),
      Q => \in4x_H2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H2(68),
      Q => \in4x_H2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H2(69),
      Q => \in4x_H2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H2(6),
      Q => \in4x_H2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H2(70),
      Q => \in4x_H2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H2(71),
      Q => \in4x_H2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H2(72),
      Q => \in4x_H2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H2(73),
      Q => \in4x_H2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H2(7),
      Q => \in4x_H2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H2(8),
      Q => \in4x_H2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H2(9),
      Q => \in4x_H2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(10)
    );
\in4x_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(11)
    );
\in4x_I1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(12)
    );
\in4x_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(13)
    );
\in4x_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(14)
    );
\in4x_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(15)
    );
\in4x_I1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(16)
    );
\in4x_I1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(17)
    );
\in4x_I1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(18)
    );
\in4x_I1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(19)
    );
\in4x_I1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(20)
    );
\in4x_I1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(21)
    );
\in4x_I1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(22)
    );
\in4x_I1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(23)
    );
\in4x_I1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(24)
    );
\in4x_I1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(25)
    );
\in4x_I1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(26)
    );
\in4x_I1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(27)
    );
\in4x_I1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(28)
    );
\in4x_I1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(29)
    );
\in4x_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(2)
    );
\in4x_I1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(30)
    );
\in4x_I1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(31)
    );
\in4x_I1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(32)
    );
\in4x_I1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(33)
    );
\in4x_I1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(34)
    );
\in4x_I1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(35)
    );
\in4x_I1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(36)
    );
\in4x_I1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(37)
    );
\in4x_I1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(38)
    );
\in4x_I1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(39)
    );
\in4x_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(3)
    );
\in4x_I1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(40)
    );
\in4x_I1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(41)
    );
\in4x_I1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(42)
    );
\in4x_I1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(43)
    );
\in4x_I1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(44)
    );
\in4x_I1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[44]_i_2_n_0\
    );
\in4x_I1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(45)
    );
\in4x_I1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[45]_i_2_n_0\
    );
\in4x_I1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(46)
    );
\in4x_I1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(47)
    );
\in4x_I1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(48)
    );
\in4x_I1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[48]_i_2_n_0\
    );
\in4x_I1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(49)
    );
\in4x_I1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[49]_i_2_n_0\
    );
\in4x_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(4)
    );
\in4x_I1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(50)
    );
\in4x_I1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(51)
    );
\in4x_I1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(52)
    );
\in4x_I1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[52]_i_2_n_0\
    );
\in4x_I1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(53)
    );
\in4x_I1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[53]_i_2_n_0\
    );
\in4x_I1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(54)
    );
\in4x_I1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(55)
    );
\in4x_I1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(56)
    );
\in4x_I1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[56]_i_2_n_0\
    );
\in4x_I1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(57)
    );
\in4x_I1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[57]_i_2_n_0\
    );
\in4x_I1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(58)
    );
\in4x_I1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_I,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I1[58]_i_2_n_0\
    );
\in4x_I1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(59)
    );
\in4x_I1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_I,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I1[59]_i_2_n_0\
    );
\in4x_I1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(5)
    );
\in4x_I1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(60)
    );
\in4x_I1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(61)
    );
\in4x_I1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(62)
    );
\in4x_I1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(63)
    );
\in4x_I1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(64)
    );
\in4x_I1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(65)
    );
\in4x_I1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(66)
    );
\in4x_I1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(67)
    );
\in4x_I1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(68)
    );
\in4x_I1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(69)
    );
\in4x_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(6)
    );
\in4x_I1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(70)
    );
\in4x_I1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(71)
    );
\in4x_I1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_I,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I1(72)
    );
\in4x_I1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO1_I,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I1(73)
    );
\in4x_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(7)
    );
\in4x_I1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(8)
    );
\in4x_I1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(9)
    );
\in4x_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I1(10),
      Q => \in4x_I1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I1(11),
      Q => \in4x_I1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I1(12),
      Q => \in4x_I1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I1(13),
      Q => \in4x_I1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I1(14),
      Q => \in4x_I1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I1(15),
      Q => \in4x_I1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I1(16),
      Q => \in4x_I1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I1(17),
      Q => \in4x_I1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I1(18),
      Q => \in4x_I1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I1(19),
      Q => \in4x_I1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I1(20),
      Q => \in4x_I1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I1(21),
      Q => \in4x_I1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I1(22),
      Q => \in4x_I1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I1(23),
      Q => \in4x_I1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I1(24),
      Q => \in4x_I1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I1(25),
      Q => \in4x_I1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I1(26),
      Q => \in4x_I1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I1(27),
      Q => \in4x_I1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I1(28),
      Q => \in4x_I1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I1(29),
      Q => \in4x_I1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I1(2),
      Q => \in4x_I1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I1(30),
      Q => \in4x_I1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I1(31),
      Q => \in4x_I1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I1(32),
      Q => \in4x_I1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I1(33),
      Q => \in4x_I1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I1(34),
      Q => \in4x_I1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I1(35),
      Q => \in4x_I1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I1(36),
      Q => \in4x_I1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I1(37),
      Q => \in4x_I1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I1(38),
      Q => \in4x_I1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I1(39),
      Q => \in4x_I1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I1(3),
      Q => \in4x_I1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I1(40),
      Q => \in4x_I1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I1(41),
      Q => \in4x_I1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I1(42),
      Q => \in4x_I1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I1(43),
      Q => \in4x_I1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I1(44),
      Q => \in4x_I1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I1(45),
      Q => \in4x_I1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I1(46),
      Q => \in4x_I1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I1(47),
      Q => \in4x_I1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I1(48),
      Q => \in4x_I1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I1(49),
      Q => \in4x_I1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I1(4),
      Q => \in4x_I1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I1(50),
      Q => \in4x_I1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I1(51),
      Q => \in4x_I1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I1(52),
      Q => \in4x_I1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I1(53),
      Q => \in4x_I1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I1(54),
      Q => \in4x_I1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I1(55),
      Q => \in4x_I1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I1(56),
      Q => \in4x_I1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I1(57),
      Q => \in4x_I1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I1(58),
      Q => \in4x_I1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I1(59),
      Q => \in4x_I1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I1(5),
      Q => \in4x_I1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I1(60),
      Q => \in4x_I1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I1(61),
      Q => \in4x_I1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I1(62),
      Q => \in4x_I1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I1(63),
      Q => \in4x_I1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I1(64),
      Q => \in4x_I1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I1(65),
      Q => \in4x_I1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I1(66),
      Q => \in4x_I1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I1(67),
      Q => \in4x_I1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I1(68),
      Q => \in4x_I1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I1(69),
      Q => \in4x_I1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I1(6),
      Q => \in4x_I1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I1(70),
      Q => \in4x_I1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I1(71),
      Q => \in4x_I1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I1(72),
      Q => \in4x_I1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I1(73),
      Q => \in4x_I1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I1(7),
      Q => \in4x_I1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I1(8),
      Q => \in4x_I1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I1(9),
      Q => \in4x_I1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(10)
    );
\in4x_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(11)
    );
\in4x_I2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(12)
    );
\in4x_I2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(13)
    );
\in4x_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(14)
    );
\in4x_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(15)
    );
\in4x_I2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(16)
    );
\in4x_I2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(17)
    );
\in4x_I2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(18)
    );
\in4x_I2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(19)
    );
\in4x_I2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(20)
    );
\in4x_I2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(21)
    );
\in4x_I2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(22)
    );
\in4x_I2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(23)
    );
\in4x_I2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(24)
    );
\in4x_I2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(25)
    );
\in4x_I2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(26)
    );
\in4x_I2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(27)
    );
\in4x_I2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(28)
    );
\in4x_I2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(29)
    );
\in4x_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(2)
    );
\in4x_I2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(30)
    );
\in4x_I2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(31)
    );
\in4x_I2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(32)
    );
\in4x_I2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(33)
    );
\in4x_I2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(34)
    );
\in4x_I2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(35)
    );
\in4x_I2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(36)
    );
\in4x_I2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(37)
    );
\in4x_I2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(38)
    );
\in4x_I2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(39)
    );
\in4x_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(3)
    );
\in4x_I2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(40)
    );
\in4x_I2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(41)
    );
\in4x_I2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(42)
    );
\in4x_I2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(43)
    );
\in4x_I2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(44)
    );
\in4x_I2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[44]_i_2_n_0\
    );
\in4x_I2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(45)
    );
\in4x_I2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[45]_i_2_n_0\
    );
\in4x_I2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(46)
    );
\in4x_I2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(47)
    );
\in4x_I2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(48)
    );
\in4x_I2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[48]_i_2_n_0\
    );
\in4x_I2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(49)
    );
\in4x_I2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[49]_i_2_n_0\
    );
\in4x_I2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(4)
    );
\in4x_I2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(50)
    );
\in4x_I2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(51)
    );
\in4x_I2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(52)
    );
\in4x_I2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[52]_i_2_n_0\
    );
\in4x_I2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(53)
    );
\in4x_I2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[53]_i_2_n_0\
    );
\in4x_I2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(54)
    );
\in4x_I2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(55)
    );
\in4x_I2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(56)
    );
\in4x_I2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[56]_i_2_n_0\
    );
\in4x_I2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(57)
    );
\in4x_I2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[57]_i_2_n_0\
    );
\in4x_I2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(58)
    );
\in4x_I2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_I,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I2[58]_i_2_n_0\
    );
\in4x_I2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(59)
    );
\in4x_I2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_I,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I2[59]_i_2_n_0\
    );
\in4x_I2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(5)
    );
\in4x_I2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(60)
    );
\in4x_I2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(61)
    );
\in4x_I2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(62)
    );
\in4x_I2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(63)
    );
\in4x_I2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(64)
    );
\in4x_I2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(65)
    );
\in4x_I2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(66)
    );
\in4x_I2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(67)
    );
\in4x_I2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(68)
    );
\in4x_I2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(69)
    );
\in4x_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(6)
    );
\in4x_I2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(70)
    );
\in4x_I2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(71)
    );
\in4x_I2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_I,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I2(72)
    );
\in4x_I2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO2_I,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I2(73)
    );
\in4x_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(7)
    );
\in4x_I2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(8)
    );
\in4x_I2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(9)
    );
\in4x_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I2(10),
      Q => \in4x_I2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I2(11),
      Q => \in4x_I2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I2(12),
      Q => \in4x_I2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I2(13),
      Q => \in4x_I2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I2(14),
      Q => \in4x_I2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I2(15),
      Q => \in4x_I2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I2(16),
      Q => \in4x_I2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I2(17),
      Q => \in4x_I2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I2(18),
      Q => \in4x_I2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I2(19),
      Q => \in4x_I2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I2(20),
      Q => \in4x_I2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I2(21),
      Q => \in4x_I2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I2(22),
      Q => \in4x_I2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I2(23),
      Q => \in4x_I2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I2(24),
      Q => \in4x_I2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I2(25),
      Q => \in4x_I2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I2(26),
      Q => \in4x_I2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I2(27),
      Q => \in4x_I2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I2(28),
      Q => \in4x_I2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I2(29),
      Q => \in4x_I2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I2(2),
      Q => \in4x_I2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I2(30),
      Q => \in4x_I2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I2(31),
      Q => \in4x_I2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I2(32),
      Q => \in4x_I2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I2(33),
      Q => \in4x_I2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I2(34),
      Q => \in4x_I2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I2(35),
      Q => \in4x_I2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I2(36),
      Q => \in4x_I2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I2(37),
      Q => \in4x_I2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I2(38),
      Q => \in4x_I2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I2(39),
      Q => \in4x_I2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I2(3),
      Q => \in4x_I2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I2(40),
      Q => \in4x_I2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I2(41),
      Q => \in4x_I2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I2(42),
      Q => \in4x_I2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I2(43),
      Q => \in4x_I2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I2(44),
      Q => \in4x_I2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I2(45),
      Q => \in4x_I2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I2(46),
      Q => \in4x_I2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I2(47),
      Q => \in4x_I2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I2(48),
      Q => \in4x_I2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I2(49),
      Q => \in4x_I2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I2(4),
      Q => \in4x_I2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I2(50),
      Q => \in4x_I2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I2(51),
      Q => \in4x_I2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I2(52),
      Q => \in4x_I2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I2(53),
      Q => \in4x_I2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I2(54),
      Q => \in4x_I2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I2(55),
      Q => \in4x_I2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I2(56),
      Q => \in4x_I2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I2(57),
      Q => \in4x_I2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I2(58),
      Q => \in4x_I2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I2(59),
      Q => \in4x_I2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I2(5),
      Q => \in4x_I2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I2(60),
      Q => \in4x_I2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I2(61),
      Q => \in4x_I2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I2(62),
      Q => \in4x_I2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I2(63),
      Q => \in4x_I2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I2(64),
      Q => \in4x_I2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I2(65),
      Q => \in4x_I2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I2(66),
      Q => \in4x_I2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I2(67),
      Q => \in4x_I2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I2(68),
      Q => \in4x_I2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I2(69),
      Q => \in4x_I2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I2(6),
      Q => \in4x_I2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I2(70),
      Q => \in4x_I2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I2(71),
      Q => \in4x_I2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I2(72),
      Q => \in4x_I2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I2(73),
      Q => \in4x_I2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I2(7),
      Q => \in4x_I2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I2(8),
      Q => \in4x_I2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I2(9),
      Q => \in4x_I2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(10)
    );
\in4x_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(11)
    );
\in4x_J1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(12)
    );
\in4x_J1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(13)
    );
\in4x_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(14)
    );
\in4x_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(15)
    );
\in4x_J1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(16)
    );
\in4x_J1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(17)
    );
\in4x_J1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(18)
    );
\in4x_J1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(19)
    );
\in4x_J1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(20)
    );
\in4x_J1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(21)
    );
\in4x_J1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(22)
    );
\in4x_J1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(23)
    );
\in4x_J1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(24)
    );
\in4x_J1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(25)
    );
\in4x_J1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(26)
    );
\in4x_J1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(27)
    );
\in4x_J1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(28)
    );
\in4x_J1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(29)
    );
\in4x_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(2)
    );
\in4x_J1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(30)
    );
\in4x_J1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(31)
    );
\in4x_J1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(32)
    );
\in4x_J1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(33)
    );
\in4x_J1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(34)
    );
\in4x_J1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(35)
    );
\in4x_J1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(36)
    );
\in4x_J1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(37)
    );
\in4x_J1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(38)
    );
\in4x_J1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(39)
    );
\in4x_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(3)
    );
\in4x_J1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(40)
    );
\in4x_J1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(41)
    );
\in4x_J1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(42)
    );
\in4x_J1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(43)
    );
\in4x_J1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(44)
    );
\in4x_J1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[44]_i_2_n_0\
    );
\in4x_J1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(45)
    );
\in4x_J1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[45]_i_2_n_0\
    );
\in4x_J1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(46)
    );
\in4x_J1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(47)
    );
\in4x_J1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(48)
    );
\in4x_J1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[48]_i_2_n_0\
    );
\in4x_J1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(49)
    );
\in4x_J1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[49]_i_2_n_0\
    );
\in4x_J1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(4)
    );
\in4x_J1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(50)
    );
\in4x_J1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(51)
    );
\in4x_J1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(52)
    );
\in4x_J1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[52]_i_2_n_0\
    );
\in4x_J1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(53)
    );
\in4x_J1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[53]_i_2_n_0\
    );
\in4x_J1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(54)
    );
\in4x_J1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(55)
    );
\in4x_J1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(56)
    );
\in4x_J1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[56]_i_2_n_0\
    );
\in4x_J1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_J1(57)
    );
\in4x_J1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[57]_i_2_n_0\
    );
\in4x_J1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(58)
    );
\in4x_J1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_J,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J1[58]_i_2_n_0\
    );
\in4x_J1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(59)
    );
\in4x_J1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_J,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J1[59]_i_2_n_0\
    );
\in4x_J1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(5)
    );
\in4x_J1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(60)
    );
\in4x_J1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(61)
    );
\in4x_J1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(62)
    );
\in4x_J1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(63)
    );
\in4x_J1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(64)
    );
\in4x_J1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(65)
    );
\in4x_J1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(66)
    );
\in4x_J1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(67)
    );
\in4x_J1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(68)
    );
\in4x_J1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(69)
    );
\in4x_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(6)
    );
\in4x_J1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(70)
    );
\in4x_J1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(71)
    );
\in4x_J1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_J,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J1(72)
    );
\in4x_J1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO1_J,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J1(73)
    );
\in4x_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(7)
    );
\in4x_J1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(8)
    );
\in4x_J1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(9)
    );
\in4x_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J1(10),
      Q => \in4x_J1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J1(11),
      Q => \in4x_J1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J1(12),
      Q => \in4x_J1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J1(13),
      Q => \in4x_J1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J1(14),
      Q => \in4x_J1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J1(15),
      Q => \in4x_J1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J1(16),
      Q => \in4x_J1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J1(17),
      Q => \in4x_J1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J1(18),
      Q => \in4x_J1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J1(19),
      Q => \in4x_J1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J1(20),
      Q => \in4x_J1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J1(21),
      Q => \in4x_J1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J1(22),
      Q => \in4x_J1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J1(23),
      Q => \in4x_J1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J1(24),
      Q => \in4x_J1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J1(25),
      Q => \in4x_J1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J1(26),
      Q => \in4x_J1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J1(27),
      Q => \in4x_J1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J1(28),
      Q => \in4x_J1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J1(29),
      Q => \in4x_J1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J1(2),
      Q => \in4x_J1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J1(30),
      Q => \in4x_J1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J1(31),
      Q => \in4x_J1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J1(32),
      Q => \in4x_J1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J1(33),
      Q => \in4x_J1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J1(34),
      Q => \in4x_J1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J1(35),
      Q => \in4x_J1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J1(36),
      Q => \in4x_J1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J1(37),
      Q => \in4x_J1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J1(38),
      Q => \in4x_J1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J1(39),
      Q => \in4x_J1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J1(3),
      Q => \in4x_J1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J1(40),
      Q => \in4x_J1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J1(41),
      Q => \in4x_J1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J1(42),
      Q => \in4x_J1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J1(43),
      Q => \in4x_J1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J1(44),
      Q => \in4x_J1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J1(45),
      Q => \in4x_J1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J1(46),
      Q => \in4x_J1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J1(47),
      Q => \in4x_J1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J1(48),
      Q => \in4x_J1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J1(49),
      Q => \in4x_J1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J1(4),
      Q => \in4x_J1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J1(50),
      Q => \in4x_J1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J1(51),
      Q => \in4x_J1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J1(52),
      Q => \in4x_J1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J1(53),
      Q => \in4x_J1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J1(54),
      Q => \in4x_J1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J1(55),
      Q => \in4x_J1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J1(56),
      Q => \in4x_J1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J1(57),
      Q => \in4x_J1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J1(58),
      Q => \in4x_J1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J1(59),
      Q => \in4x_J1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J1(5),
      Q => \in4x_J1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J1(60),
      Q => \in4x_J1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J1(61),
      Q => \in4x_J1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J1(62),
      Q => \in4x_J1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J1(63),
      Q => \in4x_J1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J1(64),
      Q => \in4x_J1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J1(65),
      Q => \in4x_J1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J1(66),
      Q => \in4x_J1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J1(67),
      Q => \in4x_J1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J1(68),
      Q => \in4x_J1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J1(69),
      Q => \in4x_J1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J1(6),
      Q => \in4x_J1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J1(70),
      Q => \in4x_J1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J1(71),
      Q => \in4x_J1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J1(72),
      Q => \in4x_J1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J1(73),
      Q => \in4x_J1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J1(7),
      Q => \in4x_J1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J1(8),
      Q => \in4x_J1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J1(9),
      Q => \in4x_J1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(10)
    );
\in4x_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(11)
    );
\in4x_J2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(12)
    );
\in4x_J2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(13)
    );
\in4x_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(14)
    );
\in4x_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(15)
    );
\in4x_J2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(16)
    );
\in4x_J2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(17)
    );
\in4x_J2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(18)
    );
\in4x_J2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(19)
    );
\in4x_J2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(20)
    );
\in4x_J2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(21)
    );
\in4x_J2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(22)
    );
\in4x_J2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(23)
    );
\in4x_J2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(24)
    );
\in4x_J2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(25)
    );
\in4x_J2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(26)
    );
\in4x_J2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(27)
    );
\in4x_J2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(28)
    );
\in4x_J2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(29)
    );
\in4x_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(2)
    );
\in4x_J2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(30)
    );
\in4x_J2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(31)
    );
\in4x_J2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(32)
    );
\in4x_J2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(33)
    );
\in4x_J2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(34)
    );
\in4x_J2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(35)
    );
\in4x_J2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(36)
    );
\in4x_J2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(37)
    );
\in4x_J2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(38)
    );
\in4x_J2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(39)
    );
\in4x_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(3)
    );
\in4x_J2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(40)
    );
\in4x_J2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(41)
    );
\in4x_J2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(42)
    );
\in4x_J2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(43)
    );
\in4x_J2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(44)
    );
\in4x_J2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[44]_i_2_n_0\
    );
\in4x_J2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(45)
    );
\in4x_J2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[45]_i_2_n_0\
    );
\in4x_J2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(46)
    );
\in4x_J2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(47)
    );
\in4x_J2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(48)
    );
\in4x_J2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[48]_i_2_n_0\
    );
\in4x_J2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(49)
    );
\in4x_J2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[49]_i_2_n_0\
    );
\in4x_J2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(4)
    );
\in4x_J2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(50)
    );
\in4x_J2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(51)
    );
\in4x_J2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(52)
    );
\in4x_J2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[52]_i_2_n_0\
    );
\in4x_J2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(53)
    );
\in4x_J2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[53]_i_2_n_0\
    );
\in4x_J2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(54)
    );
\in4x_J2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(55)
    );
\in4x_J2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(56)
    );
\in4x_J2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[56]_i_2_n_0\
    );
\in4x_J2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_J2(57)
    );
\in4x_J2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[57]_i_2_n_0\
    );
\in4x_J2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(58)
    );
\in4x_J2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_J,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J2[58]_i_2_n_0\
    );
\in4x_J2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(59)
    );
\in4x_J2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_J,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J2[59]_i_2_n_0\
    );
\in4x_J2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(5)
    );
\in4x_J2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(60)
    );
\in4x_J2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(61)
    );
\in4x_J2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(62)
    );
\in4x_J2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(63)
    );
\in4x_J2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(64)
    );
\in4x_J2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(65)
    );
\in4x_J2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(66)
    );
\in4x_J2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(67)
    );
\in4x_J2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(68)
    );
\in4x_J2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(69)
    );
\in4x_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(6)
    );
\in4x_J2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(70)
    );
\in4x_J2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(71)
    );
\in4x_J2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_J,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J2(72)
    );
\in4x_J2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO2_J,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J2(73)
    );
\in4x_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(7)
    );
\in4x_J2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(8)
    );
\in4x_J2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(9)
    );
\in4x_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J2(10),
      Q => \in4x_J2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J2(11),
      Q => \in4x_J2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J2(12),
      Q => \in4x_J2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J2(13),
      Q => \in4x_J2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J2(14),
      Q => \in4x_J2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J2(15),
      Q => \in4x_J2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J2(16),
      Q => \in4x_J2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J2(17),
      Q => \in4x_J2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J2(18),
      Q => \in4x_J2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J2(19),
      Q => \in4x_J2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J2(20),
      Q => \in4x_J2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J2(21),
      Q => \in4x_J2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J2(22),
      Q => \in4x_J2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J2(23),
      Q => \in4x_J2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J2(24),
      Q => \in4x_J2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J2(25),
      Q => \in4x_J2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J2(26),
      Q => \in4x_J2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J2(27),
      Q => \in4x_J2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J2(28),
      Q => \in4x_J2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J2(29),
      Q => \in4x_J2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J2(2),
      Q => \in4x_J2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J2(30),
      Q => \in4x_J2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J2(31),
      Q => \in4x_J2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J2(32),
      Q => \in4x_J2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J2(33),
      Q => \in4x_J2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J2(34),
      Q => \in4x_J2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J2(35),
      Q => \in4x_J2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J2(36),
      Q => \in4x_J2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J2(37),
      Q => \in4x_J2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J2(38),
      Q => \in4x_J2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J2(39),
      Q => \in4x_J2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J2(3),
      Q => \in4x_J2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J2(40),
      Q => \in4x_J2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J2(41),
      Q => \in4x_J2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J2(42),
      Q => \in4x_J2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J2(43),
      Q => \in4x_J2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J2(44),
      Q => \in4x_J2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J2(45),
      Q => \in4x_J2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J2(46),
      Q => \in4x_J2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J2(47),
      Q => \in4x_J2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J2(48),
      Q => \in4x_J2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J2(49),
      Q => \in4x_J2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J2(4),
      Q => \in4x_J2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J2(50),
      Q => \in4x_J2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J2(51),
      Q => \in4x_J2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J2(52),
      Q => \in4x_J2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J2(53),
      Q => \in4x_J2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J2(54),
      Q => \in4x_J2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J2(55),
      Q => \in4x_J2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J2(56),
      Q => \in4x_J2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J2(57),
      Q => \in4x_J2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J2(58),
      Q => \in4x_J2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J2(59),
      Q => \in4x_J2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J2(5),
      Q => \in4x_J2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J2(60),
      Q => \in4x_J2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J2(61),
      Q => \in4x_J2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J2(62),
      Q => \in4x_J2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J2(63),
      Q => \in4x_J2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J2(64),
      Q => \in4x_J2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J2(65),
      Q => \in4x_J2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J2(66),
      Q => \in4x_J2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J2(67),
      Q => \in4x_J2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J2(68),
      Q => \in4x_J2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J2(69),
      Q => \in4x_J2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J2(6),
      Q => \in4x_J2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J2(70),
      Q => \in4x_J2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J2(71),
      Q => \in4x_J2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J2(72),
      Q => \in4x_J2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J2(73),
      Q => \in4x_J2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J2(7),
      Q => \in4x_J2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J2(8),
      Q => \in4x_J2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J2(9),
      Q => \in4x_J2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(10)
    );
\in4x_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(11)
    );
\in4x_K1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(12)
    );
\in4x_K1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(13)
    );
\in4x_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(14)
    );
\in4x_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(15)
    );
\in4x_K1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(16)
    );
\in4x_K1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(17)
    );
\in4x_K1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(18)
    );
\in4x_K1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(19)
    );
\in4x_K1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(20)
    );
\in4x_K1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(21)
    );
\in4x_K1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(22)
    );
\in4x_K1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(23)
    );
\in4x_K1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(24)
    );
\in4x_K1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(25)
    );
\in4x_K1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(26)
    );
\in4x_K1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(27)
    );
\in4x_K1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(28)
    );
\in4x_K1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(29)
    );
\in4x_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(2)
    );
\in4x_K1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(30)
    );
\in4x_K1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(31)
    );
\in4x_K1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(32)
    );
\in4x_K1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(33)
    );
\in4x_K1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(34)
    );
\in4x_K1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(35)
    );
\in4x_K1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(36)
    );
\in4x_K1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(37)
    );
\in4x_K1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(38)
    );
\in4x_K1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(39)
    );
\in4x_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(3)
    );
\in4x_K1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(40)
    );
\in4x_K1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(41)
    );
\in4x_K1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(42)
    );
\in4x_K1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(43)
    );
\in4x_K1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(44)
    );
\in4x_K1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[44]_i_2_n_0\
    );
\in4x_K1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(45)
    );
\in4x_K1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[45]_i_2_n_0\
    );
\in4x_K1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(46)
    );
\in4x_K1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(47)
    );
\in4x_K1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(48)
    );
\in4x_K1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[48]_i_2_n_0\
    );
\in4x_K1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(49)
    );
\in4x_K1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[49]_i_2_n_0\
    );
\in4x_K1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(4)
    );
\in4x_K1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(50)
    );
\in4x_K1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(51)
    );
\in4x_K1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(52)
    );
\in4x_K1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[52]_i_2_n_0\
    );
\in4x_K1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(53)
    );
\in4x_K1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[53]_i_2_n_0\
    );
\in4x_K1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(54)
    );
\in4x_K1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(55)
    );
\in4x_K1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(56)
    );
\in4x_K1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[56]_i_2_n_0\
    );
\in4x_K1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_K1(57)
    );
\in4x_K1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[57]_i_2_n_0\
    );
\in4x_K1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(58)
    );
\in4x_K1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_K,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_K1[58]_i_2_n_0\
    );
\in4x_K1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(59)
    );
\in4x_K1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_K,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_K1[59]_i_2_n_0\
    );
\in4x_K1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(5)
    );
\in4x_K1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(60)
    );
\in4x_K1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(61)
    );
\in4x_K1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(62)
    );
\in4x_K1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(63)
    );
\in4x_K1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(64)
    );
\in4x_K1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(65)
    );
\in4x_K1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(66)
    );
\in4x_K1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(67)
    );
\in4x_K1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(68)
    );
\in4x_K1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(69)
    );
\in4x_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(6)
    );
\in4x_K1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(70)
    );
\in4x_K1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(71)
    );
\in4x_K1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_K,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_K1(72)
    );
\in4x_K1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO1_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_K1(73)
    );
\in4x_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(7)
    );
\in4x_K1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(8)
    );
\in4x_K1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(9)
    );
\in4x_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K1(10),
      Q => \in4x_K1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K1(11),
      Q => \in4x_K1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K1(12),
      Q => \in4x_K1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K1(13),
      Q => \in4x_K1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K1(14),
      Q => \in4x_K1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K1(15),
      Q => \in4x_K1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K1(16),
      Q => \in4x_K1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K1(17),
      Q => \in4x_K1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K1(18),
      Q => \in4x_K1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K1(19),
      Q => \in4x_K1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K1(20),
      Q => \in4x_K1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K1(21),
      Q => \in4x_K1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K1(22),
      Q => \in4x_K1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K1(23),
      Q => \in4x_K1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K1(24),
      Q => \in4x_K1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K1(25),
      Q => \in4x_K1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K1(26),
      Q => \in4x_K1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K1(27),
      Q => \in4x_K1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K1(28),
      Q => \in4x_K1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K1(29),
      Q => \in4x_K1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K1(2),
      Q => \in4x_K1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K1(30),
      Q => \in4x_K1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K1(31),
      Q => \in4x_K1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K1(32),
      Q => \in4x_K1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K1(33),
      Q => \in4x_K1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K1(34),
      Q => \in4x_K1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K1(35),
      Q => \in4x_K1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K1(36),
      Q => \in4x_K1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K1(37),
      Q => \in4x_K1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K1(38),
      Q => \in4x_K1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K1(39),
      Q => \in4x_K1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K1(3),
      Q => \in4x_K1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K1(40),
      Q => \in4x_K1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K1(41),
      Q => \in4x_K1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K1(42),
      Q => \in4x_K1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K1(43),
      Q => \in4x_K1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K1(44),
      Q => \in4x_K1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K1(45),
      Q => \in4x_K1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K1(46),
      Q => \in4x_K1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K1(47),
      Q => \in4x_K1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K1(48),
      Q => \in4x_K1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K1(49),
      Q => \in4x_K1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K1(4),
      Q => \in4x_K1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K1(50),
      Q => \in4x_K1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K1(51),
      Q => \in4x_K1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K1(52),
      Q => \in4x_K1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K1(53),
      Q => \in4x_K1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K1(54),
      Q => \in4x_K1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K1(55),
      Q => \in4x_K1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K1(56),
      Q => \in4x_K1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K1(57),
      Q => \in4x_K1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K1(58),
      Q => \in4x_K1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K1(59),
      Q => \in4x_K1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K1(5),
      Q => \in4x_K1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K1(60),
      Q => \in4x_K1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K1(61),
      Q => \in4x_K1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K1(62),
      Q => \in4x_K1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K1(63),
      Q => \in4x_K1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K1(64),
      Q => \in4x_K1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K1(65),
      Q => \in4x_K1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K1(66),
      Q => \in4x_K1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K1(67),
      Q => \in4x_K1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K1(68),
      Q => \in4x_K1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K1(69),
      Q => \in4x_K1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K1(6),
      Q => \in4x_K1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K1(70),
      Q => \in4x_K1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K1(71),
      Q => \in4x_K1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K1(72),
      Q => \in4x_K1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K1(73),
      Q => \in4x_K1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K1(7),
      Q => \in4x_K1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K1(8),
      Q => \in4x_K1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K1(9),
      Q => \in4x_K1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(10)
    );
\in4x_K2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(11)
    );
\in4x_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(12)
    );
\in4x_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(13)
    );
\in4x_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(14)
    );
\in4x_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(15)
    );
\in4x_K2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(16)
    );
\in4x_K2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(17)
    );
\in4x_K2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(18)
    );
\in4x_K2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(19)
    );
\in4x_K2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(20)
    );
\in4x_K2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(21)
    );
\in4x_K2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(22)
    );
\in4x_K2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(23)
    );
\in4x_K2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(24)
    );
\in4x_K2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(25)
    );
\in4x_K2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(26)
    );
\in4x_K2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(27)
    );
\in4x_K2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(28)
    );
\in4x_K2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(29)
    );
\in4x_K2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(2)
    );
\in4x_K2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(30)
    );
\in4x_K2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(31)
    );
\in4x_K2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(32)
    );
\in4x_K2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(33)
    );
\in4x_K2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(34)
    );
\in4x_K2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(35)
    );
\in4x_K2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(36)
    );
\in4x_K2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(37)
    );
\in4x_K2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(38)
    );
\in4x_K2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(39)
    );
\in4x_K2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(3)
    );
\in4x_K2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(40)
    );
\in4x_K2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(41)
    );
\in4x_K2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(42)
    );
\in4x_K2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(43)
    );
\in4x_K2[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_K2[43]_i_2_n_0\
    );
\in4x_K2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(44)
    );
\in4x_K2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(45)
    );
\in4x_K2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(46)
    );
\in4x_K2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(47)
    );
\in4x_K2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(48)
    );
\in4x_K2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(49)
    );
\in4x_K2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_K2(4)
    );
\in4x_K2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(50)
    );
\in4x_K2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_K2(51)
    );
\in4x_K2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(52)
    );
\in4x_K2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(53)
    );
\in4x_K2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(54)
    );
\in4x_K2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(55)
    );
\in4x_K2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(56)
    );
\in4x_K2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(57)
    );
\in4x_K2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(58)
    );
\in4x_K2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(59)
    );
\in4x_K2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K2[59]_i_2_n_0\
    );
\in4x_K2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      O => in4x_K2(5)
    );
\in4x_K2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(60)
    );
\in4x_K2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(61)
    );
\in4x_K2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(62)
    );
\in4x_K2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(63)
    );
\in4x_K2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(64)
    );
\in4x_K2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_K2(65)
    );
\in4x_K2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(66)
    );
\in4x_K2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_K2(67)
    );
\in4x_K2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(68)
    );
\in4x_K2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(69)
    );
\in4x_K2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(6)
    );
\in4x_K2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(70)
    );
\in4x_K2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(71)
    );
\in4x_K2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_K,
      O => in4x_K2(72)
    );
\in4x_K2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_K2(73)
    );
\in4x_K2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(7)
    );
\in4x_K2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_K2(8)
    );
\in4x_K2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      O => in4x_K2(9)
    );
\in4x_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K2(10),
      Q => \in4x_K2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K2(11),
      Q => \in4x_K2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K2(12),
      Q => \in4x_K2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K2(13),
      Q => \in4x_K2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K2(14),
      Q => \in4x_K2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K2(15),
      Q => \in4x_K2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K2(16),
      Q => \in4x_K2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K2(17),
      Q => \in4x_K2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K2(18),
      Q => \in4x_K2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K2(19),
      Q => \in4x_K2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K2(20),
      Q => \in4x_K2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K2(21),
      Q => \in4x_K2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K2(22),
      Q => \in4x_K2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K2(23),
      Q => \in4x_K2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K2(24),
      Q => \in4x_K2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K2(25),
      Q => \in4x_K2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K2(26),
      Q => \in4x_K2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K2(27),
      Q => \in4x_K2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K2(28),
      Q => \in4x_K2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K2(29),
      Q => \in4x_K2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K2(2),
      Q => \in4x_K2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K2(30),
      Q => \in4x_K2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K2(31),
      Q => \in4x_K2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K2(32),
      Q => \in4x_K2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K2(33),
      Q => \in4x_K2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K2(34),
      Q => \in4x_K2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K2(35),
      Q => \in4x_K2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K2(36),
      Q => \in4x_K2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K2(37),
      Q => \in4x_K2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K2(38),
      Q => \in4x_K2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K2(39),
      Q => \in4x_K2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K2(3),
      Q => \in4x_K2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K2(40),
      Q => \in4x_K2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K2(41),
      Q => \in4x_K2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K2(42),
      Q => \in4x_K2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K2(43),
      Q => \in4x_K2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K2(44),
      Q => \in4x_K2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K2(45),
      Q => \in4x_K2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K2(46),
      Q => \in4x_K2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K2(47),
      Q => \in4x_K2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K2(48),
      Q => \in4x_K2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K2(49),
      Q => \in4x_K2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K2(4),
      Q => \in4x_K2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K2(50),
      Q => \in4x_K2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K2(51),
      Q => \in4x_K2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K2(52),
      Q => \in4x_K2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K2(53),
      Q => \in4x_K2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K2(54),
      Q => \in4x_K2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K2(55),
      Q => \in4x_K2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K2(56),
      Q => \in4x_K2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K2(57),
      Q => \in4x_K2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K2(58),
      Q => \in4x_K2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K2(59),
      Q => \in4x_K2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K2(5),
      Q => \in4x_K2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K2(60),
      Q => \in4x_K2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K2(61),
      Q => \in4x_K2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K2(62),
      Q => \in4x_K2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K2(63),
      Q => \in4x_K2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K2(64),
      Q => \in4x_K2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K2(65),
      Q => \in4x_K2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K2(66),
      Q => \in4x_K2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K2(67),
      Q => \in4x_K2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K2(68),
      Q => \in4x_K2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K2(69),
      Q => \in4x_K2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K2(6),
      Q => \in4x_K2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K2(70),
      Q => \in4x_K2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K2(71),
      Q => \in4x_K2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K2(72),
      Q => \in4x_K2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K2(73),
      Q => \in4x_K2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K2(7),
      Q => \in4x_K2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K2(8),
      Q => \in4x_K2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K2(9),
      Q => \in4x_K2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(10)
    );
\in4x_L1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(11)
    );
\in4x_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(12)
    );
\in4x_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(13)
    );
\in4x_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(14)
    );
\in4x_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(15)
    );
\in4x_L1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(16)
    );
\in4x_L1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(17)
    );
\in4x_L1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(18)
    );
\in4x_L1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L1(19)
    );
\in4x_L1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(20)
    );
\in4x_L1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(21)
    );
\in4x_L1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(22)
    );
\in4x_L1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(23)
    );
\in4x_L1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(24)
    );
\in4x_L1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(25)
    );
\in4x_L1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(26)
    );
\in4x_L1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(27)
    );
\in4x_L1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(28)
    );
\in4x_L1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(29)
    );
\in4x_L1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(2)
    );
\in4x_L1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(30)
    );
\in4x_L1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(31)
    );
\in4x_L1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(32)
    );
\in4x_L1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(33)
    );
\in4x_L1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(34)
    );
\in4x_L1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L1(35)
    );
\in4x_L1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(36)
    );
\in4x_L1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(37)
    );
\in4x_L1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(38)
    );
\in4x_L1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(39)
    );
\in4x_L1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(3)
    );
\in4x_L1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(40)
    );
\in4x_L1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(41)
    );
\in4x_L1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(42)
    );
\in4x_L1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(43)
    );
\in4x_L1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(44)
    );
\in4x_L1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(45)
    );
\in4x_L1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(46)
    );
\in4x_L1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(47)
    );
\in4x_L1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(48)
    );
\in4x_L1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(49)
    );
\in4x_L1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_L1(4)
    );
\in4x_L1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(50)
    );
\in4x_L1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_L1(51)
    );
\in4x_L1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(52)
    );
\in4x_L1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(53)
    );
\in4x_L1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(54)
    );
\in4x_L1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(55)
    );
\in4x_L1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(56)
    );
\in4x_L1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(57)
    );
\in4x_L1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(58)
    );
\in4x_L1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(59)
    );
\in4x_L1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      O => in4x_L1(5)
    );
\in4x_L1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(60)
    );
\in4x_L1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(61)
    );
\in4x_L1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(62)
    );
\in4x_L1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(63)
    );
\in4x_L1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L1(64)
    );
\in4x_L1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L1(65)
    );
\in4x_L1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(66)
    );
\in4x_L1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(67)
    );
\in4x_L1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(68)
    );
\in4x_L1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(69)
    );
\in4x_L1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(6)
    );
\in4x_L1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(70)
    );
\in4x_L1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(71)
    );
\in4x_L1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_L,
      O => in4x_L1(72)
    );
\in4x_L1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => main_state(2),
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_L1(73)
    );
\in4x_L1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(7)
    );
\in4x_L1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_L1(8)
    );
\in4x_L1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      O => in4x_L1(9)
    );
\in4x_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L1(10),
      Q => \in4x_L1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L1(11),
      Q => \in4x_L1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L1(12),
      Q => \in4x_L1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L1(13),
      Q => \in4x_L1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L1(14),
      Q => \in4x_L1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L1(15),
      Q => \in4x_L1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L1(16),
      Q => \in4x_L1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L1(17),
      Q => \in4x_L1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L1(18),
      Q => \in4x_L1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L1(19),
      Q => \in4x_L1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L1(20),
      Q => \in4x_L1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L1(21),
      Q => \in4x_L1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L1(22),
      Q => \in4x_L1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L1(23),
      Q => \in4x_L1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L1(24),
      Q => \in4x_L1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L1(25),
      Q => \in4x_L1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L1(26),
      Q => \in4x_L1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L1(27),
      Q => \in4x_L1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L1(28),
      Q => \in4x_L1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L1(29),
      Q => \in4x_L1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L1(2),
      Q => \in4x_L1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L1(30),
      Q => \in4x_L1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L1(31),
      Q => \in4x_L1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L1(32),
      Q => \in4x_L1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L1(33),
      Q => \in4x_L1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L1(34),
      Q => \in4x_L1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L1(35),
      Q => \in4x_L1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L1(36),
      Q => \in4x_L1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L1(37),
      Q => \in4x_L1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L1(38),
      Q => \in4x_L1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L1(39),
      Q => \in4x_L1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L1(3),
      Q => \in4x_L1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L1(40),
      Q => \in4x_L1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L1(41),
      Q => \in4x_L1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L1(42),
      Q => \in4x_L1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L1(43),
      Q => \in4x_L1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L1(44),
      Q => \in4x_L1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L1(45),
      Q => \in4x_L1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L1(46),
      Q => \in4x_L1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L1(47),
      Q => \in4x_L1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L1(48),
      Q => \in4x_L1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L1(49),
      Q => \in4x_L1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L1(4),
      Q => \in4x_L1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L1(50),
      Q => \in4x_L1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L1(51),
      Q => \in4x_L1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L1(52),
      Q => \in4x_L1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L1(53),
      Q => \in4x_L1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L1(54),
      Q => \in4x_L1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L1(55),
      Q => \in4x_L1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L1(56),
      Q => \in4x_L1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L1(57),
      Q => \in4x_L1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L1(58),
      Q => \in4x_L1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L1(59),
      Q => \in4x_L1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L1(5),
      Q => \in4x_L1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L1(60),
      Q => \in4x_L1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L1(61),
      Q => \in4x_L1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L1(62),
      Q => \in4x_L1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L1(63),
      Q => \in4x_L1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L1(64),
      Q => \in4x_L1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L1(65),
      Q => \in4x_L1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L1(66),
      Q => \in4x_L1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L1(67),
      Q => \in4x_L1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L1(68),
      Q => \in4x_L1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L1(69),
      Q => \in4x_L1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L1(6),
      Q => \in4x_L1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L1(70),
      Q => \in4x_L1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L1(71),
      Q => \in4x_L1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L1(72),
      Q => \in4x_L1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L1(73),
      Q => \in4x_L1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L1(7),
      Q => \in4x_L1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L1(8),
      Q => \in4x_L1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L1(9),
      Q => \in4x_L1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(10)
    );
\in4x_L2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(11)
    );
\in4x_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(12)
    );
\in4x_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(13)
    );
\in4x_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(14)
    );
\in4x_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(15)
    );
\in4x_L2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(16)
    );
\in4x_L2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(17)
    );
\in4x_L2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(18)
    );
\in4x_L2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L2(19)
    );
\in4x_L2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(20)
    );
\in4x_L2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(21)
    );
\in4x_L2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(22)
    );
\in4x_L2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(23)
    );
\in4x_L2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(24)
    );
\in4x_L2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(25)
    );
\in4x_L2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(26)
    );
\in4x_L2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(27)
    );
\in4x_L2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(28)
    );
\in4x_L2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(29)
    );
\in4x_L2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(2)
    );
\in4x_L2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(30)
    );
\in4x_L2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(31)
    );
\in4x_L2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(32)
    );
\in4x_L2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(33)
    );
\in4x_L2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(34)
    );
\in4x_L2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L2(35)
    );
\in4x_L2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(36)
    );
\in4x_L2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(37)
    );
\in4x_L2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(38)
    );
\in4x_L2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(39)
    );
\in4x_L2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(3)
    );
\in4x_L2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(40)
    );
\in4x_L2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(41)
    );
\in4x_L2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(42)
    );
\in4x_L2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(43)
    );
\in4x_L2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(44)
    );
\in4x_L2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(45)
    );
\in4x_L2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(46)
    );
\in4x_L2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(47)
    );
\in4x_L2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(48)
    );
\in4x_L2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(49)
    );
\in4x_L2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_L2(4)
    );
\in4x_L2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(50)
    );
\in4x_L2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_L2(51)
    );
\in4x_L2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(52)
    );
\in4x_L2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(53)
    );
\in4x_L2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(54)
    );
\in4x_L2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(55)
    );
\in4x_L2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(56)
    );
\in4x_L2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(57)
    );
\in4x_L2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(58)
    );
\in4x_L2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(59)
    );
\in4x_L2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      O => in4x_L2(5)
    );
\in4x_L2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(60)
    );
\in4x_L2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(61)
    );
\in4x_L2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(62)
    );
\in4x_L2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(63)
    );
\in4x_L2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(64)
    );
\in4x_L2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(65)
    );
\in4x_L2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(66)
    );
\in4x_L2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(67)
    );
\in4x_L2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(68)
    );
\in4x_L2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(69)
    );
\in4x_L2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(6)
    );
\in4x_L2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(70)
    );
\in4x_L2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(71)
    );
\in4x_L2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_L,
      O => in4x_L2(72)
    );
\in4x_L2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_L2(73)
    );
\in4x_L2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(7)
    );
\in4x_L2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_L2(8)
    );
\in4x_L2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      O => in4x_L2(9)
    );
\in4x_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L2(10),
      Q => \in4x_L2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L2(11),
      Q => \in4x_L2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L2(12),
      Q => \in4x_L2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L2(13),
      Q => \in4x_L2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L2(14),
      Q => \in4x_L2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L2(15),
      Q => \in4x_L2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L2(16),
      Q => \in4x_L2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L2(17),
      Q => \in4x_L2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L2(18),
      Q => \in4x_L2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L2(19),
      Q => \in4x_L2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L2(20),
      Q => \in4x_L2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L2(21),
      Q => \in4x_L2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L2(22),
      Q => \in4x_L2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L2(23),
      Q => \in4x_L2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L2(24),
      Q => \in4x_L2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L2(25),
      Q => \in4x_L2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L2(26),
      Q => \in4x_L2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L2(27),
      Q => \in4x_L2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L2(28),
      Q => \in4x_L2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L2(29),
      Q => \in4x_L2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L2(2),
      Q => \in4x_L2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L2(30),
      Q => \in4x_L2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L2(31),
      Q => \in4x_L2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L2(32),
      Q => \in4x_L2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L2(33),
      Q => \in4x_L2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L2(34),
      Q => \in4x_L2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L2(35),
      Q => \in4x_L2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L2(36),
      Q => \in4x_L2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L2(37),
      Q => \in4x_L2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L2(38),
      Q => \in4x_L2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L2(39),
      Q => \in4x_L2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L2(3),
      Q => \in4x_L2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L2(40),
      Q => \in4x_L2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L2(41),
      Q => \in4x_L2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L2(42),
      Q => \in4x_L2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L2(43),
      Q => \in4x_L2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L2(44),
      Q => \in4x_L2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L2(45),
      Q => \in4x_L2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L2(46),
      Q => \in4x_L2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L2(47),
      Q => \in4x_L2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L2(48),
      Q => \in4x_L2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L2(49),
      Q => \in4x_L2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L2(4),
      Q => \in4x_L2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L2(50),
      Q => \in4x_L2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L2(51),
      Q => \in4x_L2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L2(52),
      Q => \in4x_L2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L2(53),
      Q => \in4x_L2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L2(54),
      Q => \in4x_L2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L2(55),
      Q => \in4x_L2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L2(56),
      Q => \in4x_L2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L2(57),
      Q => \in4x_L2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L2(58),
      Q => \in4x_L2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L2(59),
      Q => \in4x_L2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L2(5),
      Q => \in4x_L2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L2(60),
      Q => \in4x_L2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L2(61),
      Q => \in4x_L2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L2(62),
      Q => \in4x_L2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L2(63),
      Q => \in4x_L2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L2(64),
      Q => \in4x_L2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L2(65),
      Q => \in4x_L2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L2(66),
      Q => \in4x_L2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L2(67),
      Q => \in4x_L2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L2(68),
      Q => \in4x_L2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L2(69),
      Q => \in4x_L2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L2(6),
      Q => \in4x_L2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L2(70),
      Q => \in4x_L2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L2(71),
      Q => \in4x_L2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L2(72),
      Q => \in4x_L2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L2(73),
      Q => \in4x_L2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L2(7),
      Q => \in4x_L2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L2(8),
      Q => \in4x_L2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L2(9),
      Q => \in4x_L2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(10)
    );
\in4x_M1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(11)
    );
\in4x_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(12)
    );
\in4x_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(13)
    );
\in4x_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(14)
    );
\in4x_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(15)
    );
\in4x_M1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(16)
    );
\in4x_M1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(17)
    );
\in4x_M1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(18)
    );
\in4x_M1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M1(19)
    );
\in4x_M1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(20)
    );
\in4x_M1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(21)
    );
\in4x_M1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(22)
    );
\in4x_M1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(23)
    );
\in4x_M1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(24)
    );
\in4x_M1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(25)
    );
\in4x_M1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(26)
    );
\in4x_M1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(27)
    );
\in4x_M1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(28)
    );
\in4x_M1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(29)
    );
\in4x_M1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(2)
    );
\in4x_M1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(30)
    );
\in4x_M1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(31)
    );
\in4x_M1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(32)
    );
\in4x_M1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(33)
    );
\in4x_M1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(34)
    );
\in4x_M1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M1(35)
    );
\in4x_M1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(36)
    );
\in4x_M1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(37)
    );
\in4x_M1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(38)
    );
\in4x_M1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(39)
    );
\in4x_M1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(3)
    );
\in4x_M1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(40)
    );
\in4x_M1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(41)
    );
\in4x_M1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(42)
    );
\in4x_M1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(43)
    );
\in4x_M1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(44)
    );
\in4x_M1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(45)
    );
\in4x_M1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(46)
    );
\in4x_M1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(47)
    );
\in4x_M1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(48)
    );
\in4x_M1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(49)
    );
\in4x_M1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(4)
    );
\in4x_M1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(50)
    );
\in4x_M1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_M1(51)
    );
\in4x_M1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(52)
    );
\in4x_M1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(53)
    );
\in4x_M1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(54)
    );
\in4x_M1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(55)
    );
\in4x_M1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(56)
    );
\in4x_M1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(57)
    );
\in4x_M1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(58)
    );
\in4x_M1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(59)
    );
\in4x_M1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      O => in4x_M1(5)
    );
\in4x_M1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(60)
    );
\in4x_M1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(61)
    );
\in4x_M1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(62)
    );
\in4x_M1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(63)
    );
\in4x_M1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(64)
    );
\in4x_M1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(65)
    );
\in4x_M1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(66)
    );
\in4x_M1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(67)
    );
\in4x_M1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(68)
    );
\in4x_M1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(69)
    );
\in4x_M1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(6)
    );
\in4x_M1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(70)
    );
\in4x_M1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(71)
    );
\in4x_M1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_M,
      O => in4x_M1(72)
    );
\in4x_M1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_M1(73)
    );
\in4x_M1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(7)
    );
\in4x_M1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(8)
    );
\in4x_M1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      O => in4x_M1(9)
    );
\in4x_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M1(10),
      Q => \in4x_M1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M1(11),
      Q => \in4x_M1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M1(12),
      Q => \in4x_M1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M1(13),
      Q => \in4x_M1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M1(14),
      Q => \in4x_M1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M1(15),
      Q => \in4x_M1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M1(16),
      Q => \in4x_M1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M1(17),
      Q => \in4x_M1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M1(18),
      Q => \in4x_M1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M1(19),
      Q => \in4x_M1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M1(20),
      Q => \in4x_M1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M1(21),
      Q => \in4x_M1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M1(22),
      Q => \in4x_M1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M1(23),
      Q => \in4x_M1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M1(24),
      Q => \in4x_M1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M1(25),
      Q => \in4x_M1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M1(26),
      Q => \in4x_M1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M1(27),
      Q => \in4x_M1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M1(28),
      Q => \in4x_M1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M1(29),
      Q => \in4x_M1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M1(2),
      Q => \in4x_M1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M1(30),
      Q => \in4x_M1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M1(31),
      Q => \in4x_M1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M1(32),
      Q => \in4x_M1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M1(33),
      Q => \in4x_M1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M1(34),
      Q => \in4x_M1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M1(35),
      Q => \in4x_M1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M1(36),
      Q => \in4x_M1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M1(37),
      Q => \in4x_M1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M1(38),
      Q => \in4x_M1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M1(39),
      Q => \in4x_M1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M1(3),
      Q => \in4x_M1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M1(40),
      Q => \in4x_M1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M1(41),
      Q => \in4x_M1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M1(42),
      Q => \in4x_M1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M1(43),
      Q => \in4x_M1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M1(44),
      Q => \in4x_M1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M1(45),
      Q => \in4x_M1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M1(46),
      Q => \in4x_M1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M1(47),
      Q => \in4x_M1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M1(48),
      Q => \in4x_M1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M1(49),
      Q => \in4x_M1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M1(4),
      Q => \in4x_M1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M1(50),
      Q => \in4x_M1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M1(51),
      Q => \in4x_M1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M1(52),
      Q => \in4x_M1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M1(53),
      Q => \in4x_M1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M1(54),
      Q => \in4x_M1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M1(55),
      Q => \in4x_M1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M1(56),
      Q => \in4x_M1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M1(57),
      Q => \in4x_M1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M1(58),
      Q => \in4x_M1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M1(59),
      Q => \in4x_M1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M1(5),
      Q => \in4x_M1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M1(60),
      Q => \in4x_M1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M1(61),
      Q => \in4x_M1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M1(62),
      Q => \in4x_M1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M1(63),
      Q => \in4x_M1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M1(64),
      Q => \in4x_M1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M1(65),
      Q => \in4x_M1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M1(66),
      Q => \in4x_M1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M1(67),
      Q => \in4x_M1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M1(68),
      Q => \in4x_M1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M1(69),
      Q => \in4x_M1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M1(6),
      Q => \in4x_M1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M1(70),
      Q => \in4x_M1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M1(71),
      Q => \in4x_M1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M1(72),
      Q => \in4x_M1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M1(73),
      Q => \in4x_M1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M1(7),
      Q => \in4x_M1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M1(8),
      Q => \in4x_M1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M1(9),
      Q => \in4x_M1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(10)
    );
\in4x_M2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(11)
    );
\in4x_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(12)
    );
\in4x_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(13)
    );
\in4x_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(14)
    );
\in4x_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(15)
    );
\in4x_M2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(16)
    );
\in4x_M2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(17)
    );
\in4x_M2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(18)
    );
\in4x_M2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(19)
    );
\in4x_M2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(20)
    );
\in4x_M2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(21)
    );
\in4x_M2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(22)
    );
\in4x_M2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(23)
    );
\in4x_M2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(24)
    );
\in4x_M2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(25)
    );
\in4x_M2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(26)
    );
\in4x_M2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(27)
    );
\in4x_M2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(28)
    );
\in4x_M2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(29)
    );
\in4x_M2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(2)
    );
\in4x_M2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(30)
    );
\in4x_M2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(31)
    );
\in4x_M2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(32)
    );
\in4x_M2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(33)
    );
\in4x_M2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(34)
    );
\in4x_M2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(35)
    );
\in4x_M2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(36)
    );
\in4x_M2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(37)
    );
\in4x_M2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(38)
    );
\in4x_M2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(39)
    );
\in4x_M2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(3)
    );
\in4x_M2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(40)
    );
\in4x_M2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(41)
    );
\in4x_M2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(42)
    );
\in4x_M2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(43)
    );
\in4x_M2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(44)
    );
\in4x_M2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(45)
    );
\in4x_M2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(46)
    );
\in4x_M2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(47)
    );
\in4x_M2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(48)
    );
\in4x_M2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(49)
    );
\in4x_M2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_M2(4)
    );
\in4x_M2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(50)
    );
\in4x_M2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_M2(51)
    );
\in4x_M2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(52)
    );
\in4x_M2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(53)
    );
\in4x_M2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(54)
    );
\in4x_M2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(55)
    );
\in4x_M2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(56)
    );
\in4x_M2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(57)
    );
\in4x_M2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(58)
    );
\in4x_M2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(59)
    );
\in4x_M2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      O => in4x_M2(5)
    );
\in4x_M2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(60)
    );
\in4x_M2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(61)
    );
\in4x_M2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(62)
    );
\in4x_M2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(63)
    );
\in4x_M2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(64)
    );
\in4x_M2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(65)
    );
\in4x_M2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(66)
    );
\in4x_M2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(67)
    );
\in4x_M2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(68)
    );
\in4x_M2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(69)
    );
\in4x_M2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(6)
    );
\in4x_M2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(70)
    );
\in4x_M2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(71)
    );
\in4x_M2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_M,
      O => in4x_M2(72)
    );
\in4x_M2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_M2(73)
    );
\in4x_M2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(7)
    );
\in4x_M2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_M2(8)
    );
\in4x_M2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      O => in4x_M2(9)
    );
\in4x_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M2(10),
      Q => \in4x_M2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M2(11),
      Q => \in4x_M2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M2(12),
      Q => \in4x_M2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M2(13),
      Q => \in4x_M2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M2(14),
      Q => \in4x_M2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M2(15),
      Q => \in4x_M2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M2(16),
      Q => \in4x_M2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M2(17),
      Q => \in4x_M2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M2(18),
      Q => \in4x_M2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M2(19),
      Q => \in4x_M2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M2(20),
      Q => \in4x_M2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M2(21),
      Q => \in4x_M2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M2(22),
      Q => \in4x_M2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M2(23),
      Q => \in4x_M2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M2(24),
      Q => \in4x_M2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M2(25),
      Q => \in4x_M2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M2(26),
      Q => \in4x_M2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M2(27),
      Q => \in4x_M2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M2(28),
      Q => \in4x_M2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M2(29),
      Q => \in4x_M2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M2(2),
      Q => \in4x_M2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M2(30),
      Q => \in4x_M2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M2(31),
      Q => \in4x_M2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M2(32),
      Q => \in4x_M2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M2(33),
      Q => \in4x_M2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M2(34),
      Q => \in4x_M2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M2(35),
      Q => \in4x_M2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M2(36),
      Q => \in4x_M2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M2(37),
      Q => \in4x_M2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M2(38),
      Q => \in4x_M2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M2(39),
      Q => \in4x_M2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M2(3),
      Q => \in4x_M2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M2(40),
      Q => \in4x_M2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M2(41),
      Q => \in4x_M2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M2(42),
      Q => \in4x_M2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M2(43),
      Q => \in4x_M2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M2(44),
      Q => \in4x_M2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M2(45),
      Q => \in4x_M2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M2(46),
      Q => \in4x_M2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M2(47),
      Q => \in4x_M2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M2(48),
      Q => \in4x_M2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M2(49),
      Q => \in4x_M2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M2(4),
      Q => \in4x_M2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M2(50),
      Q => \in4x_M2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M2(51),
      Q => \in4x_M2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M2(52),
      Q => \in4x_M2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M2(53),
      Q => \in4x_M2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M2(54),
      Q => \in4x_M2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M2(55),
      Q => \in4x_M2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M2(56),
      Q => \in4x_M2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M2(57),
      Q => \in4x_M2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M2(58),
      Q => \in4x_M2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M2(59),
      Q => \in4x_M2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M2(5),
      Q => \in4x_M2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M2(60),
      Q => \in4x_M2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M2(61),
      Q => \in4x_M2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M2(62),
      Q => \in4x_M2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M2(63),
      Q => \in4x_M2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M2(64),
      Q => \in4x_M2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M2(65),
      Q => \in4x_M2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M2(66),
      Q => \in4x_M2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M2(67),
      Q => \in4x_M2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M2(68),
      Q => \in4x_M2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M2(69),
      Q => \in4x_M2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M2(6),
      Q => \in4x_M2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M2(70),
      Q => \in4x_M2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M2(71),
      Q => \in4x_M2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M2(72),
      Q => \in4x_M2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M2(73),
      Q => \in4x_M2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M2(7),
      Q => \in4x_M2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M2(8),
      Q => \in4x_M2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M2(9),
      Q => \in4x_M2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(10)
    );
\in4x_N1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(11)
    );
\in4x_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(12)
    );
\in4x_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(13)
    );
\in4x_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(14)
    );
\in4x_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(15)
    );
\in4x_N1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(16)
    );
\in4x_N1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(17)
    );
\in4x_N1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(18)
    );
\in4x_N1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N1(19)
    );
\in4x_N1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(20)
    );
\in4x_N1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(21)
    );
\in4x_N1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(22)
    );
\in4x_N1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(23)
    );
\in4x_N1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(24)
    );
\in4x_N1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(25)
    );
\in4x_N1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(26)
    );
\in4x_N1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(27)
    );
\in4x_N1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(28)
    );
\in4x_N1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(29)
    );
\in4x_N1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(2)
    );
\in4x_N1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(30)
    );
\in4x_N1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(31)
    );
\in4x_N1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(32)
    );
\in4x_N1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(33)
    );
\in4x_N1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(34)
    );
\in4x_N1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N1(35)
    );
\in4x_N1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(36)
    );
\in4x_N1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(37)
    );
\in4x_N1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(38)
    );
\in4x_N1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(39)
    );
\in4x_N1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(3)
    );
\in4x_N1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(40)
    );
\in4x_N1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(41)
    );
\in4x_N1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(42)
    );
\in4x_N1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(43)
    );
\in4x_N1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_N1[43]_i_2_n_0\
    );
\in4x_N1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(44)
    );
\in4x_N1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(45)
    );
\in4x_N1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(46)
    );
\in4x_N1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(47)
    );
\in4x_N1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(48)
    );
\in4x_N1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(49)
    );
\in4x_N1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_N1(4)
    );
\in4x_N1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(50)
    );
\in4x_N1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_N1(51)
    );
\in4x_N1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(52)
    );
\in4x_N1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(53)
    );
\in4x_N1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(54)
    );
\in4x_N1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(55)
    );
\in4x_N1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(56)
    );
\in4x_N1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(57)
    );
\in4x_N1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(58)
    );
\in4x_N1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(59)
    );
\in4x_N1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_N1[59]_i_2_n_0\
    );
\in4x_N1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      O => in4x_N1(5)
    );
\in4x_N1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(60)
    );
\in4x_N1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(61)
    );
\in4x_N1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(62)
    );
\in4x_N1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(63)
    );
\in4x_N1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(64)
    );
\in4x_N1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(65)
    );
\in4x_N1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(66)
    );
\in4x_N1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(67)
    );
\in4x_N1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(68)
    );
\in4x_N1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(69)
    );
\in4x_N1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(6)
    );
\in4x_N1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(70)
    );
\in4x_N1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(71)
    );
\in4x_N1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_N,
      O => in4x_N1(72)
    );
\in4x_N1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N1(73)
    );
\in4x_N1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(7)
    );
\in4x_N1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_N1(8)
    );
\in4x_N1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      O => in4x_N1(9)
    );
\in4x_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N1(10),
      Q => \in4x_N1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N1(11),
      Q => \in4x_N1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N1(12),
      Q => \in4x_N1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N1(13),
      Q => \in4x_N1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N1(14),
      Q => \in4x_N1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N1(15),
      Q => \in4x_N1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N1(16),
      Q => \in4x_N1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N1(17),
      Q => \in4x_N1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N1(18),
      Q => \in4x_N1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N1(19),
      Q => \in4x_N1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N1(20),
      Q => \in4x_N1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N1(21),
      Q => \in4x_N1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N1(22),
      Q => \in4x_N1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N1(23),
      Q => \in4x_N1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N1(24),
      Q => \in4x_N1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N1(25),
      Q => \in4x_N1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N1(26),
      Q => \in4x_N1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N1(27),
      Q => \in4x_N1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N1(28),
      Q => \in4x_N1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N1(29),
      Q => \in4x_N1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N1(2),
      Q => \in4x_N1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N1(30),
      Q => \in4x_N1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N1(31),
      Q => \in4x_N1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N1(32),
      Q => \in4x_N1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N1(33),
      Q => \in4x_N1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N1(34),
      Q => \in4x_N1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N1(35),
      Q => \in4x_N1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N1(36),
      Q => \in4x_N1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N1(37),
      Q => \in4x_N1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N1(38),
      Q => \in4x_N1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N1(39),
      Q => \in4x_N1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N1(3),
      Q => \in4x_N1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N1(40),
      Q => \in4x_N1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N1(41),
      Q => \in4x_N1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N1(42),
      Q => \in4x_N1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N1(43),
      Q => \in4x_N1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N1(44),
      Q => \in4x_N1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N1(45),
      Q => \in4x_N1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N1(46),
      Q => \in4x_N1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N1(47),
      Q => \in4x_N1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N1(48),
      Q => \in4x_N1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N1(49),
      Q => \in4x_N1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N1(4),
      Q => \in4x_N1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N1(50),
      Q => \in4x_N1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N1(51),
      Q => \in4x_N1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N1(52),
      Q => \in4x_N1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N1(53),
      Q => \in4x_N1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N1(54),
      Q => \in4x_N1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N1(55),
      Q => \in4x_N1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N1(56),
      Q => \in4x_N1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N1(57),
      Q => \in4x_N1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N1(58),
      Q => \in4x_N1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N1(59),
      Q => \in4x_N1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N1(5),
      Q => \in4x_N1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N1(60),
      Q => \in4x_N1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N1(61),
      Q => \in4x_N1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N1(62),
      Q => \in4x_N1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N1(63),
      Q => \in4x_N1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N1(64),
      Q => \in4x_N1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N1(65),
      Q => \in4x_N1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N1(66),
      Q => \in4x_N1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N1(67),
      Q => \in4x_N1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N1(68),
      Q => \in4x_N1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N1(69),
      Q => \in4x_N1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N1(6),
      Q => \in4x_N1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N1(70),
      Q => \in4x_N1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N1(71),
      Q => \in4x_N1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N1(72),
      Q => \in4x_N1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N1(73),
      Q => \in4x_N1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N1(7),
      Q => \in4x_N1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N1(8),
      Q => \in4x_N1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N1(9),
      Q => \in4x_N1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(10)
    );
\in4x_N2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(11)
    );
\in4x_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(12)
    );
\in4x_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(13)
    );
\in4x_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(14)
    );
\in4x_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(15)
    );
\in4x_N2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(16)
    );
\in4x_N2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(17)
    );
\in4x_N2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(18)
    );
\in4x_N2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N2(19)
    );
\in4x_N2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(20)
    );
\in4x_N2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(21)
    );
\in4x_N2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(22)
    );
\in4x_N2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(23)
    );
\in4x_N2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(24)
    );
\in4x_N2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(25)
    );
\in4x_N2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(26)
    );
\in4x_N2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(27)
    );
\in4x_N2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(28)
    );
\in4x_N2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(29)
    );
\in4x_N2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(2)
    );
\in4x_N2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(30)
    );
\in4x_N2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(31)
    );
\in4x_N2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(32)
    );
\in4x_N2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(33)
    );
\in4x_N2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(34)
    );
\in4x_N2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N2(35)
    );
\in4x_N2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(36)
    );
\in4x_N2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(37)
    );
\in4x_N2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(38)
    );
\in4x_N2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(39)
    );
\in4x_N2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(3)
    );
\in4x_N2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(40)
    );
\in4x_N2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(41)
    );
\in4x_N2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(42)
    );
\in4x_N2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(43)
    );
\in4x_N2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(44)
    );
\in4x_N2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(45)
    );
\in4x_N2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(46)
    );
\in4x_N2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(47)
    );
\in4x_N2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(48)
    );
\in4x_N2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(49)
    );
\in4x_N2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_N2(4)
    );
\in4x_N2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(50)
    );
\in4x_N2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_N2(51)
    );
\in4x_N2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(52)
    );
\in4x_N2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(53)
    );
\in4x_N2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(54)
    );
\in4x_N2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(55)
    );
\in4x_N2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(56)
    );
\in4x_N2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(57)
    );
\in4x_N2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(58)
    );
\in4x_N2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(59)
    );
\in4x_N2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      O => in4x_N2(5)
    );
\in4x_N2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(60)
    );
\in4x_N2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(61)
    );
\in4x_N2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(62)
    );
\in4x_N2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(63)
    );
\in4x_N2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(64)
    );
\in4x_N2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(65)
    );
\in4x_N2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(66)
    );
\in4x_N2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(67)
    );
\in4x_N2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(68)
    );
\in4x_N2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(69)
    );
\in4x_N2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(6)
    );
\in4x_N2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(70)
    );
\in4x_N2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(71)
    );
\in4x_N2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_N,
      O => in4x_N2(72)
    );
\in4x_N2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N2(73)
    );
\in4x_N2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(7)
    );
\in4x_N2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_N2(8)
    );
\in4x_N2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      O => in4x_N2(9)
    );
\in4x_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N2(10),
      Q => \in4x_N2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N2(11),
      Q => \in4x_N2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N2(12),
      Q => \in4x_N2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N2(13),
      Q => \in4x_N2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N2(14),
      Q => \in4x_N2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N2(15),
      Q => \in4x_N2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N2(16),
      Q => \in4x_N2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N2(17),
      Q => \in4x_N2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N2(18),
      Q => \in4x_N2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N2(19),
      Q => \in4x_N2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N2(20),
      Q => \in4x_N2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N2(21),
      Q => \in4x_N2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N2(22),
      Q => \in4x_N2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N2(23),
      Q => \in4x_N2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N2(24),
      Q => \in4x_N2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N2(25),
      Q => \in4x_N2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N2(26),
      Q => \in4x_N2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N2(27),
      Q => \in4x_N2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N2(28),
      Q => \in4x_N2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N2(29),
      Q => \in4x_N2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N2(2),
      Q => \in4x_N2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N2(30),
      Q => \in4x_N2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N2(31),
      Q => \in4x_N2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N2(32),
      Q => \in4x_N2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N2(33),
      Q => \in4x_N2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N2(34),
      Q => \in4x_N2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N2(35),
      Q => \in4x_N2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N2(36),
      Q => \in4x_N2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N2(37),
      Q => \in4x_N2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N2(38),
      Q => \in4x_N2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N2(39),
      Q => \in4x_N2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N2(3),
      Q => \in4x_N2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N2(40),
      Q => \in4x_N2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N2(41),
      Q => \in4x_N2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N2(42),
      Q => \in4x_N2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N2(43),
      Q => \in4x_N2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N2(44),
      Q => \in4x_N2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N2(45),
      Q => \in4x_N2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N2(46),
      Q => \in4x_N2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N2(47),
      Q => \in4x_N2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N2(48),
      Q => \in4x_N2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N2(49),
      Q => \in4x_N2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N2(4),
      Q => \in4x_N2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N2(50),
      Q => \in4x_N2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N2(51),
      Q => \in4x_N2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N2(52),
      Q => \in4x_N2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N2(53),
      Q => \in4x_N2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N2(54),
      Q => \in4x_N2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N2(55),
      Q => \in4x_N2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N2(56),
      Q => \in4x_N2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N2(57),
      Q => \in4x_N2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N2(58),
      Q => \in4x_N2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N2(59),
      Q => \in4x_N2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N2(5),
      Q => \in4x_N2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N2(60),
      Q => \in4x_N2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N2(61),
      Q => \in4x_N2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N2(62),
      Q => \in4x_N2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N2(63),
      Q => \in4x_N2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N2(64),
      Q => \in4x_N2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N2(65),
      Q => \in4x_N2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N2(66),
      Q => \in4x_N2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N2(67),
      Q => \in4x_N2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N2(68),
      Q => \in4x_N2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N2(69),
      Q => \in4x_N2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N2(6),
      Q => \in4x_N2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N2(70),
      Q => \in4x_N2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N2(71),
      Q => \in4x_N2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N2(72),
      Q => \in4x_N2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N2(73),
      Q => \in4x_N2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N2(7),
      Q => \in4x_N2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N2(8),
      Q => \in4x_N2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N2(9),
      Q => \in4x_N2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(10)
    );
\in4x_O1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(11)
    );
\in4x_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(12)
    );
\in4x_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(13)
    );
\in4x_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(14)
    );
\in4x_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(15)
    );
\in4x_O1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(16)
    );
\in4x_O1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(17)
    );
\in4x_O1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(18)
    );
\in4x_O1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O1(19)
    );
\in4x_O1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(20)
    );
\in4x_O1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(21)
    );
\in4x_O1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(22)
    );
\in4x_O1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(23)
    );
\in4x_O1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(24)
    );
\in4x_O1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(25)
    );
\in4x_O1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(26)
    );
\in4x_O1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(27)
    );
\in4x_O1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(28)
    );
\in4x_O1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(29)
    );
\in4x_O1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(2)
    );
\in4x_O1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(30)
    );
\in4x_O1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(31)
    );
\in4x_O1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(32)
    );
\in4x_O1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(33)
    );
\in4x_O1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(34)
    );
\in4x_O1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O1(35)
    );
\in4x_O1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(36)
    );
\in4x_O1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(37)
    );
\in4x_O1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(38)
    );
\in4x_O1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(39)
    );
\in4x_O1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(3)
    );
\in4x_O1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(40)
    );
\in4x_O1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(41)
    );
\in4x_O1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(42)
    );
\in4x_O1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(43)
    );
\in4x_O1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(44)
    );
\in4x_O1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(45)
    );
\in4x_O1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(46)
    );
\in4x_O1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(47)
    );
\in4x_O1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(48)
    );
\in4x_O1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(49)
    );
\in4x_O1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_O1(4)
    );
\in4x_O1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(50)
    );
\in4x_O1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_O1(51)
    );
\in4x_O1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(52)
    );
\in4x_O1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(53)
    );
\in4x_O1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(54)
    );
\in4x_O1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(55)
    );
\in4x_O1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(56)
    );
\in4x_O1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(57)
    );
\in4x_O1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(58)
    );
\in4x_O1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(59)
    );
\in4x_O1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      O => in4x_O1(5)
    );
\in4x_O1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(60)
    );
\in4x_O1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(61)
    );
\in4x_O1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(62)
    );
\in4x_O1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(63)
    );
\in4x_O1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(64)
    );
\in4x_O1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(65)
    );
\in4x_O1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(66)
    );
\in4x_O1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(67)
    );
\in4x_O1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(68)
    );
\in4x_O1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(69)
    );
\in4x_O1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(6)
    );
\in4x_O1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(70)
    );
\in4x_O1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(71)
    );
\in4x_O1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_O,
      O => in4x_O1(72)
    );
\in4x_O1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_O1(73)
    );
\in4x_O1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(7)
    );
\in4x_O1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_O1(8)
    );
\in4x_O1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      O => in4x_O1(9)
    );
\in4x_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O1(10),
      Q => \in4x_O1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O1(11),
      Q => \in4x_O1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O1(12),
      Q => \in4x_O1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O1(13),
      Q => \in4x_O1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O1(14),
      Q => \in4x_O1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O1(15),
      Q => \in4x_O1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O1(16),
      Q => \in4x_O1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O1(17),
      Q => \in4x_O1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O1(18),
      Q => \in4x_O1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O1(19),
      Q => \in4x_O1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O1(20),
      Q => \in4x_O1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O1(21),
      Q => \in4x_O1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O1(22),
      Q => \in4x_O1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O1(23),
      Q => \in4x_O1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O1(24),
      Q => \in4x_O1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O1(25),
      Q => \in4x_O1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O1(26),
      Q => \in4x_O1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O1(27),
      Q => \in4x_O1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O1(28),
      Q => \in4x_O1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O1(29),
      Q => \in4x_O1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O1(2),
      Q => \in4x_O1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O1(30),
      Q => \in4x_O1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O1(31),
      Q => \in4x_O1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O1(32),
      Q => \in4x_O1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O1(33),
      Q => \in4x_O1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O1(34),
      Q => \in4x_O1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O1(35),
      Q => \in4x_O1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O1(36),
      Q => \in4x_O1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O1(37),
      Q => \in4x_O1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O1(38),
      Q => \in4x_O1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O1(39),
      Q => \in4x_O1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O1(3),
      Q => \in4x_O1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O1(40),
      Q => \in4x_O1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O1(41),
      Q => \in4x_O1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O1(42),
      Q => \in4x_O1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O1(43),
      Q => \in4x_O1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O1(44),
      Q => \in4x_O1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O1(45),
      Q => \in4x_O1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O1(46),
      Q => \in4x_O1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O1(47),
      Q => \in4x_O1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O1(48),
      Q => \in4x_O1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O1(49),
      Q => \in4x_O1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O1(4),
      Q => \in4x_O1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O1(50),
      Q => \in4x_O1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O1(51),
      Q => \in4x_O1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O1(52),
      Q => \in4x_O1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O1(53),
      Q => \in4x_O1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O1(54),
      Q => \in4x_O1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O1(55),
      Q => \in4x_O1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O1(56),
      Q => \in4x_O1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O1(57),
      Q => \in4x_O1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O1(58),
      Q => \in4x_O1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O1(59),
      Q => \in4x_O1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O1(5),
      Q => \in4x_O1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O1(60),
      Q => \in4x_O1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O1(61),
      Q => \in4x_O1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O1(62),
      Q => \in4x_O1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O1(63),
      Q => \in4x_O1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O1(64),
      Q => \in4x_O1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O1(65),
      Q => \in4x_O1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O1(66),
      Q => \in4x_O1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O1(67),
      Q => \in4x_O1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O1(68),
      Q => \in4x_O1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O1(69),
      Q => \in4x_O1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O1(6),
      Q => \in4x_O1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O1(70),
      Q => \in4x_O1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O1(71),
      Q => \in4x_O1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O1(72),
      Q => \in4x_O1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O1(73),
      Q => \in4x_O1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O1(7),
      Q => \in4x_O1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O1(8),
      Q => \in4x_O1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O1(9),
      Q => \in4x_O1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(10)
    );
\in4x_O2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(11)
    );
\in4x_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(12)
    );
\in4x_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(13)
    );
\in4x_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(14)
    );
\in4x_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(15)
    );
\in4x_O2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(16)
    );
\in4x_O2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(17)
    );
\in4x_O2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(18)
    );
\in4x_O2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O2(19)
    );
\in4x_O2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(20)
    );
\in4x_O2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(21)
    );
\in4x_O2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(22)
    );
\in4x_O2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(23)
    );
\in4x_O2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(24)
    );
\in4x_O2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(25)
    );
\in4x_O2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(26)
    );
\in4x_O2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(27)
    );
\in4x_O2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_O2[27]_i_2_n_0\
    );
\in4x_O2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(28)
    );
\in4x_O2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(29)
    );
\in4x_O2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(2)
    );
\in4x_O2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(30)
    );
\in4x_O2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(31)
    );
\in4x_O2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(32)
    );
\in4x_O2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(33)
    );
\in4x_O2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(34)
    );
\in4x_O2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O2(35)
    );
\in4x_O2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(36)
    );
\in4x_O2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(37)
    );
\in4x_O2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(38)
    );
\in4x_O2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(39)
    );
\in4x_O2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(3)
    );
\in4x_O2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(40)
    );
\in4x_O2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(41)
    );
\in4x_O2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(42)
    );
\in4x_O2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(43)
    );
\in4x_O2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(44)
    );
\in4x_O2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(45)
    );
\in4x_O2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(46)
    );
\in4x_O2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(47)
    );
\in4x_O2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(48)
    );
\in4x_O2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(49)
    );
\in4x_O2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_O2(4)
    );
\in4x_O2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(50)
    );
\in4x_O2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_O2(51)
    );
\in4x_O2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(52)
    );
\in4x_O2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(53)
    );
\in4x_O2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(54)
    );
\in4x_O2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(55)
    );
\in4x_O2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(56)
    );
\in4x_O2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(57)
    );
\in4x_O2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(58)
    );
\in4x_O2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(59)
    );
\in4x_O2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      O => in4x_O2(5)
    );
\in4x_O2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(60)
    );
\in4x_O2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(61)
    );
\in4x_O2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(62)
    );
\in4x_O2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(63)
    );
\in4x_O2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(64)
    );
\in4x_O2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(65)
    );
\in4x_O2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(66)
    );
\in4x_O2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(67)
    );
\in4x_O2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(68)
    );
\in4x_O2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(69)
    );
\in4x_O2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(6)
    );
\in4x_O2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(70)
    );
\in4x_O2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(71)
    );
\in4x_O2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_O,
      O => in4x_O2(72)
    );
\in4x_O2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_O2(73)
    );
\in4x_O2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(7)
    );
\in4x_O2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_O2(8)
    );
\in4x_O2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      O => in4x_O2(9)
    );
\in4x_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O2(10),
      Q => \in4x_O2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O2(11),
      Q => \in4x_O2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O2(12),
      Q => \in4x_O2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O2(13),
      Q => \in4x_O2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O2(14),
      Q => \in4x_O2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O2(15),
      Q => \in4x_O2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O2(16),
      Q => \in4x_O2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O2(17),
      Q => \in4x_O2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O2(18),
      Q => \in4x_O2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O2(19),
      Q => \in4x_O2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O2(20),
      Q => \in4x_O2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O2(21),
      Q => \in4x_O2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O2(22),
      Q => \in4x_O2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O2(23),
      Q => \in4x_O2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O2(24),
      Q => \in4x_O2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O2(25),
      Q => \in4x_O2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O2(26),
      Q => \in4x_O2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O2(27),
      Q => \in4x_O2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O2(28),
      Q => \in4x_O2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O2(29),
      Q => \in4x_O2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O2(2),
      Q => \in4x_O2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O2(30),
      Q => \in4x_O2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O2(31),
      Q => \in4x_O2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O2(32),
      Q => \in4x_O2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O2(33),
      Q => \in4x_O2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O2(34),
      Q => \in4x_O2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O2(35),
      Q => \in4x_O2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O2(36),
      Q => \in4x_O2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O2(37),
      Q => \in4x_O2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O2(38),
      Q => \in4x_O2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O2(39),
      Q => \in4x_O2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O2(3),
      Q => \in4x_O2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O2(40),
      Q => \in4x_O2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O2(41),
      Q => \in4x_O2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O2(42),
      Q => \in4x_O2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O2(43),
      Q => \in4x_O2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O2(44),
      Q => \in4x_O2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O2(45),
      Q => \in4x_O2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O2(46),
      Q => \in4x_O2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O2(47),
      Q => \in4x_O2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O2(48),
      Q => \in4x_O2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O2(49),
      Q => \in4x_O2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O2(4),
      Q => \in4x_O2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O2(50),
      Q => \in4x_O2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O2(51),
      Q => \in4x_O2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O2(52),
      Q => \in4x_O2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O2(53),
      Q => \in4x_O2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O2(54),
      Q => \in4x_O2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O2(55),
      Q => \in4x_O2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O2(56),
      Q => \in4x_O2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O2(57),
      Q => \in4x_O2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O2(58),
      Q => \in4x_O2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O2(59),
      Q => \in4x_O2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O2(5),
      Q => \in4x_O2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O2(60),
      Q => \in4x_O2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O2(61),
      Q => \in4x_O2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O2(62),
      Q => \in4x_O2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O2(63),
      Q => \in4x_O2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O2(64),
      Q => \in4x_O2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O2(65),
      Q => \in4x_O2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O2(66),
      Q => \in4x_O2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O2(67),
      Q => \in4x_O2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O2(68),
      Q => \in4x_O2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O2(69),
      Q => \in4x_O2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O2(6),
      Q => \in4x_O2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O2(70),
      Q => \in4x_O2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O2(71),
      Q => \in4x_O2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O2(72),
      Q => \in4x_O2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O2(73),
      Q => \in4x_O2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O2(7),
      Q => \in4x_O2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O2(8),
      Q => \in4x_O2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O2(9),
      Q => \in4x_O2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(10)
    );
\in4x_P1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(11)
    );
\in4x_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(12)
    );
\in4x_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(13)
    );
\in4x_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(14)
    );
\in4x_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(15)
    );
\in4x_P1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(16)
    );
\in4x_P1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(17)
    );
\in4x_P1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(18)
    );
\in4x_P1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P1(19)
    );
\in4x_P1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(20)
    );
\in4x_P1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(21)
    );
\in4x_P1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(22)
    );
\in4x_P1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(23)
    );
\in4x_P1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(24)
    );
\in4x_P1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(25)
    );
\in4x_P1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(26)
    );
\in4x_P1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(27)
    );
\in4x_P1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(28)
    );
\in4x_P1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(29)
    );
\in4x_P1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(2)
    );
\in4x_P1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(30)
    );
\in4x_P1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(31)
    );
\in4x_P1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(32)
    );
\in4x_P1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(33)
    );
\in4x_P1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(34)
    );
\in4x_P1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P1(35)
    );
\in4x_P1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(36)
    );
\in4x_P1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(37)
    );
\in4x_P1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(38)
    );
\in4x_P1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(39)
    );
\in4x_P1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(3)
    );
\in4x_P1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(40)
    );
\in4x_P1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(41)
    );
\in4x_P1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(42)
    );
\in4x_P1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(43)
    );
\in4x_P1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(44)
    );
\in4x_P1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(45)
    );
\in4x_P1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(46)
    );
\in4x_P1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(47)
    );
\in4x_P1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(48)
    );
\in4x_P1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(49)
    );
\in4x_P1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      O => in4x_P1(4)
    );
\in4x_P1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(50)
    );
\in4x_P1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_P1(51)
    );
\in4x_P1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(52)
    );
\in4x_P1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(53)
    );
\in4x_P1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(54)
    );
\in4x_P1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(55)
    );
\in4x_P1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(56)
    );
\in4x_P1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(57)
    );
\in4x_P1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(58)
    );
\in4x_P1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(59)
    );
\in4x_P1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      O => in4x_P1(5)
    );
\in4x_P1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(60)
    );
\in4x_P1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(61)
    );
\in4x_P1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(62)
    );
\in4x_P1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(63)
    );
\in4x_P1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_P1(64)
    );
\in4x_P1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_P1(65)
    );
\in4x_P1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(66)
    );
\in4x_P1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(67)
    );
\in4x_P1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(68)
    );
\in4x_P1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(69)
    );
\in4x_P1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(6)
    );
\in4x_P1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(70)
    );
\in4x_P1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(71)
    );
\in4x_P1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_P,
      O => in4x_P1(72)
    );
\in4x_P1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_P1(73)
    );
\in4x_P1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(7)
    );
\in4x_P1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      O => in4x_P1(8)
    );
\in4x_P1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      O => in4x_P1(9)
    );
\in4x_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P1(10),
      Q => \in4x_P1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P1(11),
      Q => \in4x_P1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P1(12),
      Q => \in4x_P1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P1(13),
      Q => \in4x_P1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P1(14),
      Q => \in4x_P1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P1(15),
      Q => \in4x_P1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P1(16),
      Q => \in4x_P1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P1(17),
      Q => \in4x_P1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P1(18),
      Q => \in4x_P1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P1(19),
      Q => \in4x_P1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P1(20),
      Q => \in4x_P1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P1(21),
      Q => \in4x_P1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P1(22),
      Q => \in4x_P1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P1(23),
      Q => \in4x_P1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P1(24),
      Q => \in4x_P1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P1(25),
      Q => \in4x_P1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P1(26),
      Q => \in4x_P1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P1(27),
      Q => \in4x_P1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P1(28),
      Q => \in4x_P1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P1(29),
      Q => \in4x_P1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P1(2),
      Q => \in4x_P1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P1(30),
      Q => \in4x_P1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P1(31),
      Q => \in4x_P1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P1(32),
      Q => \in4x_P1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P1(33),
      Q => \in4x_P1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P1(34),
      Q => \in4x_P1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P1(35),
      Q => \in4x_P1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P1(36),
      Q => \in4x_P1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P1(37),
      Q => \in4x_P1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P1(38),
      Q => \in4x_P1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P1(39),
      Q => \in4x_P1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P1(3),
      Q => \in4x_P1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P1(40),
      Q => \in4x_P1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P1(41),
      Q => \in4x_P1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P1(42),
      Q => \in4x_P1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P1(43),
      Q => \in4x_P1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P1(44),
      Q => \in4x_P1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P1(45),
      Q => \in4x_P1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P1(46),
      Q => \in4x_P1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P1(47),
      Q => \in4x_P1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P1(48),
      Q => \in4x_P1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P1(49),
      Q => \in4x_P1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P1(4),
      Q => \in4x_P1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P1(50),
      Q => \in4x_P1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P1(51),
      Q => \in4x_P1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P1(52),
      Q => \in4x_P1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P1(53),
      Q => \in4x_P1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P1(54),
      Q => \in4x_P1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P1(55),
      Q => \in4x_P1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P1(56),
      Q => \in4x_P1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P1(57),
      Q => \in4x_P1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P1(58),
      Q => \in4x_P1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P1(59),
      Q => \in4x_P1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P1(5),
      Q => \in4x_P1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P1(60),
      Q => \in4x_P1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P1(61),
      Q => \in4x_P1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P1(62),
      Q => \in4x_P1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P1(63),
      Q => \in4x_P1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P1(64),
      Q => \in4x_P1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P1(65),
      Q => \in4x_P1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P1(66),
      Q => \in4x_P1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P1(67),
      Q => \in4x_P1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P1(68),
      Q => \in4x_P1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P1(69),
      Q => \in4x_P1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P1(6),
      Q => \in4x_P1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P1(70),
      Q => \in4x_P1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P1(71),
      Q => \in4x_P1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P1(72),
      Q => \in4x_P1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P1(73),
      Q => \in4x_P1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P1(7),
      Q => \in4x_P1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P1(8),
      Q => \in4x_P1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P1(9),
      Q => \in4x_P1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(10)
    );
\in4x_P2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(11)
    );
\in4x_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(12)
    );
\in4x_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(13)
    );
\in4x_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(14)
    );
\in4x_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(15)
    );
\in4x_P2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(16)
    );
\in4x_P2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(17)
    );
\in4x_P2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(18)
    );
\in4x_P2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P2(19)
    );
\in4x_P2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(20)
    );
\in4x_P2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(21)
    );
\in4x_P2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(22)
    );
\in4x_P2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(23)
    );
\in4x_P2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(24)
    );
\in4x_P2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(25)
    );
\in4x_P2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(26)
    );
\in4x_P2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(27)
    );
\in4x_P2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(28)
    );
\in4x_P2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(29)
    );
\in4x_P2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(2)
    );
\in4x_P2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(30)
    );
\in4x_P2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(31)
    );
\in4x_P2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(32)
    );
\in4x_P2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(33)
    );
\in4x_P2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(34)
    );
\in4x_P2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P2(35)
    );
\in4x_P2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(36)
    );
\in4x_P2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(37)
    );
\in4x_P2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(38)
    );
\in4x_P2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(39)
    );
\in4x_P2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(3)
    );
\in4x_P2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(40)
    );
\in4x_P2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(41)
    );
\in4x_P2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(42)
    );
\in4x_P2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(43)
    );
\in4x_P2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(44)
    );
\in4x_P2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(45)
    );
\in4x_P2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(46)
    );
\in4x_P2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(47)
    );
\in4x_P2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(48)
    );
\in4x_P2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(49)
    );
\in4x_P2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_P2(4)
    );
\in4x_P2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(50)
    );
\in4x_P2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_P2(51)
    );
\in4x_P2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(52)
    );
\in4x_P2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(53)
    );
\in4x_P2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(54)
    );
\in4x_P2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(55)
    );
\in4x_P2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(56)
    );
\in4x_P2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(57)
    );
\in4x_P2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(58)
    );
\in4x_P2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(59)
    );
\in4x_P2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      O => in4x_P2(5)
    );
\in4x_P2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(60)
    );
\in4x_P2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(61)
    );
\in4x_P2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(62)
    );
\in4x_P2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(63)
    );
\in4x_P2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(64)
    );
\in4x_P2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(65)
    );
\in4x_P2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(66)
    );
\in4x_P2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(67)
    );
\in4x_P2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(68)
    );
\in4x_P2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(69)
    );
\in4x_P2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(6)
    );
\in4x_P2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(70)
    );
\in4x_P2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(71)
    );
\in4x_P2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_P,
      O => in4x_P2(72)
    );
\in4x_P2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_P2(73)
    );
\in4x_P2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(7)
    );
\in4x_P2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_P2(8)
    );
\in4x_P2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      O => in4x_P2(9)
    );
\in4x_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P2(10),
      Q => \in4x_P2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P2(11),
      Q => \in4x_P2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P2(12),
      Q => \in4x_P2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P2(13),
      Q => \in4x_P2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P2(14),
      Q => \in4x_P2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P2(15),
      Q => \in4x_P2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P2(16),
      Q => \in4x_P2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P2(17),
      Q => \in4x_P2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P2(18),
      Q => \in4x_P2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P2(19),
      Q => \in4x_P2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P2(20),
      Q => \in4x_P2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P2(21),
      Q => \in4x_P2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P2(22),
      Q => \in4x_P2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P2(23),
      Q => \in4x_P2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P2(24),
      Q => \in4x_P2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P2(25),
      Q => \in4x_P2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P2(26),
      Q => \in4x_P2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P2(27),
      Q => \in4x_P2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P2(28),
      Q => \in4x_P2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P2(29),
      Q => \in4x_P2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P2(2),
      Q => \in4x_P2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P2(30),
      Q => \in4x_P2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P2(31),
      Q => \in4x_P2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P2(32),
      Q => \in4x_P2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P2(33),
      Q => \in4x_P2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P2(34),
      Q => \in4x_P2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P2(35),
      Q => \in4x_P2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P2(36),
      Q => \in4x_P2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P2(37),
      Q => \in4x_P2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P2(38),
      Q => \in4x_P2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P2(39),
      Q => \in4x_P2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P2(3),
      Q => \in4x_P2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P2(40),
      Q => \in4x_P2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P2(41),
      Q => \in4x_P2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P2(42),
      Q => \in4x_P2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P2(43),
      Q => \in4x_P2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P2(44),
      Q => \in4x_P2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P2(45),
      Q => \in4x_P2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P2(46),
      Q => \in4x_P2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P2(47),
      Q => \in4x_P2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P2(48),
      Q => \in4x_P2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P2(49),
      Q => \in4x_P2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P2(4),
      Q => \in4x_P2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P2(50),
      Q => \in4x_P2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P2(51),
      Q => \in4x_P2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P2(52),
      Q => \in4x_P2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P2(53),
      Q => \in4x_P2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P2(54),
      Q => \in4x_P2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P2(55),
      Q => \in4x_P2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P2(56),
      Q => \in4x_P2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P2(57),
      Q => \in4x_P2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P2(58),
      Q => \in4x_P2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P2(59),
      Q => \in4x_P2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P2(5),
      Q => \in4x_P2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P2(60),
      Q => \in4x_P2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P2(61),
      Q => \in4x_P2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P2(62),
      Q => \in4x_P2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P2(63),
      Q => \in4x_P2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P2(64),
      Q => \in4x_P2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P2(65),
      Q => \in4x_P2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P2(66),
      Q => \in4x_P2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P2(67),
      Q => \in4x_P2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P2(68),
      Q => \in4x_P2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P2(69),
      Q => \in4x_P2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P2(6),
      Q => \in4x_P2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P2(70),
      Q => \in4x_P2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P2(71),
      Q => \in4x_P2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P2(72),
      Q => \in4x_P2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P2(73),
      Q => \in4x_P2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P2(7),
      Q => \in4x_P2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P2(8),
      Q => \in4x_P2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P2(9),
      Q => \in4x_P2_reg_n_0_[9]\,
      R => '0'
    );
init_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000300"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I5 => init_mode_reg_n_0,
      O => init_mode_i_1_n_0
    );
init_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => init_mode_i_1_n_0,
      Q => init_mode_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\maxis_data_reg[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXIS_ARESETN,
      O => clear
    );
\maxis_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(0),
      Q => M_AXIS_tdata(0),
      R => clear
    );
\maxis_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(10),
      Q => M_AXIS_tdata(10),
      R => clear
    );
\maxis_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(11),
      Q => M_AXIS_tdata(11),
      R => clear
    );
\maxis_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(12),
      Q => M_AXIS_tdata(12),
      R => clear
    );
\maxis_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(13),
      Q => M_AXIS_tdata(13),
      R => clear
    );
\maxis_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(14),
      Q => M_AXIS_tdata(14),
      R => clear
    );
\maxis_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(15),
      Q => M_AXIS_tdata(15),
      R => clear
    );
\maxis_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(16),
      Q => M_AXIS_tdata(16),
      R => clear
    );
\maxis_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(17),
      Q => M_AXIS_tdata(17),
      R => clear
    );
\maxis_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(18),
      Q => M_AXIS_tdata(18),
      R => clear
    );
\maxis_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(19),
      Q => M_AXIS_tdata(19),
      R => clear
    );
\maxis_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(1),
      Q => M_AXIS_tdata(1),
      R => clear
    );
\maxis_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(20),
      Q => M_AXIS_tdata(20),
      R => clear
    );
\maxis_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(21),
      Q => M_AXIS_tdata(21),
      R => clear
    );
\maxis_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(22),
      Q => M_AXIS_tdata(22),
      R => clear
    );
\maxis_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(23),
      Q => M_AXIS_tdata(23),
      R => clear
    );
\maxis_data_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(24),
      Q => M_AXIS_tdata(24),
      R => clear
    );
\maxis_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(25),
      Q => M_AXIS_tdata(25),
      R => clear
    );
\maxis_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(26),
      Q => M_AXIS_tdata(26),
      R => clear
    );
\maxis_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(27),
      Q => M_AXIS_tdata(27),
      R => clear
    );
\maxis_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(28),
      Q => M_AXIS_tdata(28),
      R => clear
    );
\maxis_data_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(29),
      Q => M_AXIS_tdata(29),
      R => clear
    );
\maxis_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(2),
      Q => M_AXIS_tdata(2),
      R => clear
    );
\maxis_data_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(30),
      Q => M_AXIS_tdata(30),
      R => clear
    );
\maxis_data_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(31),
      Q => M_AXIS_tdata(31),
      R => clear
    );
\maxis_data_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(32),
      Q => M_AXIS_tdata(32),
      R => clear
    );
\maxis_data_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(33),
      Q => M_AXIS_tdata(33),
      R => clear
    );
\maxis_data_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(34),
      Q => M_AXIS_tdata(34),
      R => clear
    );
\maxis_data_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(35),
      Q => M_AXIS_tdata(35),
      R => clear
    );
\maxis_data_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(36),
      Q => M_AXIS_tdata(36),
      R => clear
    );
\maxis_data_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(37),
      Q => M_AXIS_tdata(37),
      R => clear
    );
\maxis_data_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(38),
      Q => M_AXIS_tdata(38),
      R => clear
    );
\maxis_data_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(39),
      Q => M_AXIS_tdata(39),
      R => clear
    );
\maxis_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(3),
      Q => M_AXIS_tdata(3),
      R => clear
    );
\maxis_data_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(40),
      Q => M_AXIS_tdata(40),
      R => clear
    );
\maxis_data_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(41),
      Q => M_AXIS_tdata(41),
      R => clear
    );
\maxis_data_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(42),
      Q => M_AXIS_tdata(42),
      R => clear
    );
\maxis_data_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(43),
      Q => M_AXIS_tdata(43),
      R => clear
    );
\maxis_data_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(44),
      Q => M_AXIS_tdata(44),
      R => clear
    );
\maxis_data_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(45),
      Q => M_AXIS_tdata(45),
      R => clear
    );
\maxis_data_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(46),
      Q => M_AXIS_tdata(46),
      R => clear
    );
\maxis_data_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(47),
      Q => M_AXIS_tdata(47),
      R => clear
    );
\maxis_data_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(48),
      Q => M_AXIS_tdata(48),
      R => clear
    );
\maxis_data_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(49),
      Q => M_AXIS_tdata(49),
      R => clear
    );
\maxis_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(4),
      Q => M_AXIS_tdata(4),
      R => clear
    );
\maxis_data_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(50),
      Q => M_AXIS_tdata(50),
      R => clear
    );
\maxis_data_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(51),
      Q => M_AXIS_tdata(51),
      R => clear
    );
\maxis_data_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(52),
      Q => M_AXIS_tdata(52),
      R => clear
    );
\maxis_data_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(53),
      Q => M_AXIS_tdata(53),
      R => clear
    );
\maxis_data_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(54),
      Q => M_AXIS_tdata(54),
      R => clear
    );
\maxis_data_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(55),
      Q => M_AXIS_tdata(55),
      R => clear
    );
\maxis_data_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(56),
      Q => M_AXIS_tdata(56),
      R => clear
    );
\maxis_data_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(57),
      Q => M_AXIS_tdata(57),
      R => clear
    );
\maxis_data_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(58),
      Q => M_AXIS_tdata(58),
      R => clear
    );
\maxis_data_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(59),
      Q => M_AXIS_tdata(59),
      R => clear
    );
\maxis_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(5),
      Q => M_AXIS_tdata(5),
      R => clear
    );
\maxis_data_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(60),
      Q => M_AXIS_tdata(60),
      R => clear
    );
\maxis_data_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(61),
      Q => M_AXIS_tdata(61),
      R => clear
    );
\maxis_data_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(62),
      Q => M_AXIS_tdata(62),
      R => clear
    );
\maxis_data_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(63),
      Q => M_AXIS_tdata(63),
      R => clear
    );
\maxis_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(6),
      Q => M_AXIS_tdata(6),
      R => clear
    );
\maxis_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(7),
      Q => M_AXIS_tdata(7),
      R => clear
    );
\maxis_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(8),
      Q => M_AXIS_tdata(8),
      R => clear
    );
\maxis_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(9),
      Q => M_AXIS_tdata(9),
      R => clear
    );
maxis_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => valid_fifo_out,
      Q => M_AXIS_tvalid,
      R => clear
    );
reg_risingEdge_impCheck_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => reg_risingEdge_impCheck,
      R => \^s00_axi_aresetn_0\
    );
\result_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => result_A1,
      O => \result_A1[15]_i_1_n_0\
    );
\result_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => result_A1
    );
\result_A1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \result_A1[15]_i_7_n_0\
    );
\result_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(0),
      Q => \result_A1_reg_n_0_[0]\,
      R => '0'
    );
\result_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(10),
      Q => \result_A1_reg_n_0_[10]\,
      R => '0'
    );
\result_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(11),
      Q => \result_A1_reg_n_0_[11]\,
      R => '0'
    );
\result_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(12),
      Q => \result_A1_reg_n_0_[12]\,
      R => '0'
    );
\result_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(13),
      Q => \result_A1_reg_n_0_[13]\,
      R => '0'
    );
\result_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(14),
      Q => \result_A1_reg_n_0_[14]\,
      R => '0'
    );
\result_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(15),
      Q => \result_A1_reg_n_0_[15]\,
      R => '0'
    );
\result_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(1),
      Q => \result_A1_reg_n_0_[1]\,
      R => '0'
    );
\result_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(2),
      Q => \result_A1_reg_n_0_[2]\,
      R => '0'
    );
\result_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(3),
      Q => \result_A1_reg_n_0_[3]\,
      R => '0'
    );
\result_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(4),
      Q => \result_A1_reg_n_0_[4]\,
      R => '0'
    );
\result_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(5),
      Q => \result_A1_reg_n_0_[5]\,
      R => '0'
    );
\result_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(6),
      Q => \result_A1_reg_n_0_[6]\,
      R => '0'
    );
\result_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(7),
      Q => \result_A1_reg_n_0_[7]\,
      R => '0'
    );
\result_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(8),
      Q => \result_A1_reg_n_0_[8]\,
      R => '0'
    );
\result_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(9),
      Q => \result_A1_reg_n_0_[9]\,
      R => '0'
    );
\result_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(0),
      Q => result_A2(0),
      R => '0'
    );
\result_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(10),
      Q => result_A2(10),
      R => '0'
    );
\result_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(11),
      Q => result_A2(11),
      R => '0'
    );
\result_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(12),
      Q => result_A2(12),
      R => '0'
    );
\result_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(13),
      Q => result_A2(13),
      R => '0'
    );
\result_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(14),
      Q => result_A2(14),
      R => '0'
    );
\result_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(15),
      Q => result_A2(15),
      R => '0'
    );
\result_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(1),
      Q => result_A2(1),
      R => '0'
    );
\result_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(2),
      Q => result_A2(2),
      R => '0'
    );
\result_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(3),
      Q => result_A2(3),
      R => '0'
    );
\result_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(4),
      Q => result_A2(4),
      R => '0'
    );
\result_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(5),
      Q => result_A2(5),
      R => '0'
    );
\result_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(6),
      Q => result_A2(6),
      R => '0'
    );
\result_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(7),
      Q => result_A2(7),
      R => '0'
    );
\result_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(8),
      Q => result_A2(8),
      R => '0'
    );
\result_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(9),
      Q => result_A2(9),
      R => '0'
    );
\result_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(0),
      Q => result_B1(0),
      R => '0'
    );
\result_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(10),
      Q => result_B1(10),
      R => '0'
    );
\result_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(11),
      Q => result_B1(11),
      R => '0'
    );
\result_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(12),
      Q => result_B1(12),
      R => '0'
    );
\result_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(13),
      Q => result_B1(13),
      R => '0'
    );
\result_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(14),
      Q => result_B1(14),
      R => '0'
    );
\result_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(15),
      Q => result_B1(15),
      R => '0'
    );
\result_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(1),
      Q => result_B1(1),
      R => '0'
    );
\result_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(2),
      Q => result_B1(2),
      R => '0'
    );
\result_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(3),
      Q => result_B1(3),
      R => '0'
    );
\result_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(4),
      Q => result_B1(4),
      R => '0'
    );
\result_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(5),
      Q => result_B1(5),
      R => '0'
    );
\result_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(6),
      Q => result_B1(6),
      R => '0'
    );
\result_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(7),
      Q => result_B1(7),
      R => '0'
    );
\result_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(8),
      Q => result_B1(8),
      R => '0'
    );
\result_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(9),
      Q => result_B1(9),
      R => '0'
    );
\result_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(0),
      Q => result_B2(0),
      R => '0'
    );
\result_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(10),
      Q => result_B2(10),
      R => '0'
    );
\result_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(11),
      Q => result_B2(11),
      R => '0'
    );
\result_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(12),
      Q => result_B2(12),
      R => '0'
    );
\result_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(13),
      Q => result_B2(13),
      R => '0'
    );
\result_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(14),
      Q => result_B2(14),
      R => '0'
    );
\result_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(15),
      Q => result_B2(15),
      R => '0'
    );
\result_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(1),
      Q => result_B2(1),
      R => '0'
    );
\result_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(2),
      Q => result_B2(2),
      R => '0'
    );
\result_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(3),
      Q => result_B2(3),
      R => '0'
    );
\result_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(4),
      Q => result_B2(4),
      R => '0'
    );
\result_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(5),
      Q => result_B2(5),
      R => '0'
    );
\result_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(6),
      Q => result_B2(6),
      R => '0'
    );
\result_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(7),
      Q => result_B2(7),
      R => '0'
    );
\result_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(8),
      Q => result_B2(8),
      R => '0'
    );
\result_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(9),
      Q => result_B2(9),
      R => '0'
    );
\result_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(0),
      Q => result_C1(0),
      R => '0'
    );
\result_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(10),
      Q => result_C1(10),
      R => '0'
    );
\result_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(11),
      Q => result_C1(11),
      R => '0'
    );
\result_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(12),
      Q => result_C1(12),
      R => '0'
    );
\result_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(13),
      Q => result_C1(13),
      R => '0'
    );
\result_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(14),
      Q => result_C1(14),
      R => '0'
    );
\result_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(15),
      Q => result_C1(15),
      R => '0'
    );
\result_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(1),
      Q => result_C1(1),
      R => '0'
    );
\result_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(2),
      Q => result_C1(2),
      R => '0'
    );
\result_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(3),
      Q => result_C1(3),
      R => '0'
    );
\result_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(4),
      Q => result_C1(4),
      R => '0'
    );
\result_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(5),
      Q => result_C1(5),
      R => '0'
    );
\result_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(6),
      Q => result_C1(6),
      R => '0'
    );
\result_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(7),
      Q => result_C1(7),
      R => '0'
    );
\result_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(8),
      Q => result_C1(8),
      R => '0'
    );
\result_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(9),
      Q => result_C1(9),
      R => '0'
    );
\result_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(0),
      Q => result_C2(0),
      R => '0'
    );
\result_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(10),
      Q => result_C2(10),
      R => '0'
    );
\result_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(11),
      Q => result_C2(11),
      R => '0'
    );
\result_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(12),
      Q => result_C2(12),
      R => '0'
    );
\result_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(13),
      Q => result_C2(13),
      R => '0'
    );
\result_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(14),
      Q => result_C2(14),
      R => '0'
    );
\result_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(15),
      Q => result_C2(15),
      R => '0'
    );
\result_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(1),
      Q => result_C2(1),
      R => '0'
    );
\result_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(2),
      Q => result_C2(2),
      R => '0'
    );
\result_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(3),
      Q => result_C2(3),
      R => '0'
    );
\result_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(4),
      Q => result_C2(4),
      R => '0'
    );
\result_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(5),
      Q => result_C2(5),
      R => '0'
    );
\result_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(6),
      Q => result_C2(6),
      R => '0'
    );
\result_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(7),
      Q => result_C2(7),
      R => '0'
    );
\result_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(8),
      Q => result_C2(8),
      R => '0'
    );
\result_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(9),
      Q => result_C2(9),
      R => '0'
    );
\result_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(0),
      Q => result_D1(0),
      R => '0'
    );
\result_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(10),
      Q => result_D1(10),
      R => '0'
    );
\result_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(11),
      Q => result_D1(11),
      R => '0'
    );
\result_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(12),
      Q => result_D1(12),
      R => '0'
    );
\result_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(13),
      Q => result_D1(13),
      R => '0'
    );
\result_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(14),
      Q => result_D1(14),
      R => '0'
    );
\result_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(15),
      Q => result_D1(15),
      R => '0'
    );
\result_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(1),
      Q => result_D1(1),
      R => '0'
    );
\result_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(2),
      Q => result_D1(2),
      R => '0'
    );
\result_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(3),
      Q => result_D1(3),
      R => '0'
    );
\result_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(4),
      Q => result_D1(4),
      R => '0'
    );
\result_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(5),
      Q => result_D1(5),
      R => '0'
    );
\result_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(6),
      Q => result_D1(6),
      R => '0'
    );
\result_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(7),
      Q => result_D1(7),
      R => '0'
    );
\result_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(8),
      Q => result_D1(8),
      R => '0'
    );
\result_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(9),
      Q => result_D1(9),
      R => '0'
    );
\result_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(0),
      Q => result_D2(0),
      R => '0'
    );
\result_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(10),
      Q => result_D2(10),
      R => '0'
    );
\result_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(11),
      Q => result_D2(11),
      R => '0'
    );
\result_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(12),
      Q => result_D2(12),
      R => '0'
    );
\result_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(13),
      Q => result_D2(13),
      R => '0'
    );
\result_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(14),
      Q => result_D2(14),
      R => '0'
    );
\result_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(15),
      Q => result_D2(15),
      R => '0'
    );
\result_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(1),
      Q => result_D2(1),
      R => '0'
    );
\result_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(2),
      Q => result_D2(2),
      R => '0'
    );
\result_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(3),
      Q => result_D2(3),
      R => '0'
    );
\result_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(4),
      Q => result_D2(4),
      R => '0'
    );
\result_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(5),
      Q => result_D2(5),
      R => '0'
    );
\result_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(6),
      Q => result_D2(6),
      R => '0'
    );
\result_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(7),
      Q => result_D2(7),
      R => '0'
    );
\result_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(8),
      Q => result_D2(8),
      R => '0'
    );
\result_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(9),
      Q => result_D2(9),
      R => '0'
    );
\result_DDR_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(0),
      Q => result_DDR_A1(0),
      R => '0'
    );
\result_DDR_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(10),
      Q => result_DDR_A1(10),
      R => '0'
    );
\result_DDR_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(11),
      Q => result_DDR_A1(11),
      R => '0'
    );
\result_DDR_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(12),
      Q => result_DDR_A1(12),
      R => '0'
    );
\result_DDR_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(13),
      Q => result_DDR_A1(13),
      R => '0'
    );
\result_DDR_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(14),
      Q => result_DDR_A1(14),
      R => '0'
    );
\result_DDR_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(15),
      Q => result_DDR_A1(15),
      R => '0'
    );
\result_DDR_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(1),
      Q => result_DDR_A1(1),
      R => '0'
    );
\result_DDR_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(2),
      Q => result_DDR_A1(2),
      R => '0'
    );
\result_DDR_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(3),
      Q => result_DDR_A1(3),
      R => '0'
    );
\result_DDR_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(4),
      Q => result_DDR_A1(4),
      R => '0'
    );
\result_DDR_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(5),
      Q => result_DDR_A1(5),
      R => '0'
    );
\result_DDR_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(6),
      Q => result_DDR_A1(6),
      R => '0'
    );
\result_DDR_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(7),
      Q => result_DDR_A1(7),
      R => '0'
    );
\result_DDR_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(8),
      Q => result_DDR_A1(8),
      R => '0'
    );
\result_DDR_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(9),
      Q => result_DDR_A1(9),
      R => '0'
    );
\result_DDR_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(0),
      Q => result_DDR_A2(0),
      R => '0'
    );
\result_DDR_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(10),
      Q => result_DDR_A2(10),
      R => '0'
    );
\result_DDR_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(11),
      Q => result_DDR_A2(11),
      R => '0'
    );
\result_DDR_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(12),
      Q => result_DDR_A2(12),
      R => '0'
    );
\result_DDR_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(13),
      Q => result_DDR_A2(13),
      R => '0'
    );
\result_DDR_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(14),
      Q => result_DDR_A2(14),
      R => '0'
    );
\result_DDR_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(15),
      Q => result_DDR_A2(15),
      R => '0'
    );
\result_DDR_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(1),
      Q => result_DDR_A2(1),
      R => '0'
    );
\result_DDR_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(2),
      Q => result_DDR_A2(2),
      R => '0'
    );
\result_DDR_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(3),
      Q => result_DDR_A2(3),
      R => '0'
    );
\result_DDR_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(4),
      Q => result_DDR_A2(4),
      R => '0'
    );
\result_DDR_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(5),
      Q => result_DDR_A2(5),
      R => '0'
    );
\result_DDR_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(6),
      Q => result_DDR_A2(6),
      R => '0'
    );
\result_DDR_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(7),
      Q => result_DDR_A2(7),
      R => '0'
    );
\result_DDR_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(8),
      Q => result_DDR_A2(8),
      R => '0'
    );
\result_DDR_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(9),
      Q => result_DDR_A2(9),
      R => '0'
    );
\result_DDR_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(0),
      Q => result_DDR_B1(0),
      R => '0'
    );
\result_DDR_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(10),
      Q => result_DDR_B1(10),
      R => '0'
    );
\result_DDR_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(11),
      Q => result_DDR_B1(11),
      R => '0'
    );
\result_DDR_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(12),
      Q => result_DDR_B1(12),
      R => '0'
    );
\result_DDR_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(13),
      Q => result_DDR_B1(13),
      R => '0'
    );
\result_DDR_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(14),
      Q => result_DDR_B1(14),
      R => '0'
    );
\result_DDR_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(15),
      Q => result_DDR_B1(15),
      R => '0'
    );
\result_DDR_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(1),
      Q => result_DDR_B1(1),
      R => '0'
    );
\result_DDR_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(2),
      Q => result_DDR_B1(2),
      R => '0'
    );
\result_DDR_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(3),
      Q => result_DDR_B1(3),
      R => '0'
    );
\result_DDR_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(4),
      Q => result_DDR_B1(4),
      R => '0'
    );
\result_DDR_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(5),
      Q => result_DDR_B1(5),
      R => '0'
    );
\result_DDR_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(6),
      Q => result_DDR_B1(6),
      R => '0'
    );
\result_DDR_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(7),
      Q => result_DDR_B1(7),
      R => '0'
    );
\result_DDR_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(8),
      Q => result_DDR_B1(8),
      R => '0'
    );
\result_DDR_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(9),
      Q => result_DDR_B1(9),
      R => '0'
    );
\result_DDR_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(0),
      Q => result_DDR_B2(0),
      R => '0'
    );
\result_DDR_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(10),
      Q => result_DDR_B2(10),
      R => '0'
    );
\result_DDR_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(11),
      Q => result_DDR_B2(11),
      R => '0'
    );
\result_DDR_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(12),
      Q => result_DDR_B2(12),
      R => '0'
    );
\result_DDR_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(13),
      Q => result_DDR_B2(13),
      R => '0'
    );
\result_DDR_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(14),
      Q => result_DDR_B2(14),
      R => '0'
    );
\result_DDR_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(15),
      Q => result_DDR_B2(15),
      R => '0'
    );
\result_DDR_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(1),
      Q => result_DDR_B2(1),
      R => '0'
    );
\result_DDR_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(2),
      Q => result_DDR_B2(2),
      R => '0'
    );
\result_DDR_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(3),
      Q => result_DDR_B2(3),
      R => '0'
    );
\result_DDR_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(4),
      Q => result_DDR_B2(4),
      R => '0'
    );
\result_DDR_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(5),
      Q => result_DDR_B2(5),
      R => '0'
    );
\result_DDR_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(6),
      Q => result_DDR_B2(6),
      R => '0'
    );
\result_DDR_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(7),
      Q => result_DDR_B2(7),
      R => '0'
    );
\result_DDR_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(8),
      Q => result_DDR_B2(8),
      R => '0'
    );
\result_DDR_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(9),
      Q => result_DDR_B2(9),
      R => '0'
    );
\result_DDR_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(0),
      Q => result_DDR_C1(0),
      R => '0'
    );
\result_DDR_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(10),
      Q => result_DDR_C1(10),
      R => '0'
    );
\result_DDR_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(11),
      Q => result_DDR_C1(11),
      R => '0'
    );
\result_DDR_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(12),
      Q => result_DDR_C1(12),
      R => '0'
    );
\result_DDR_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(13),
      Q => result_DDR_C1(13),
      R => '0'
    );
\result_DDR_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(14),
      Q => result_DDR_C1(14),
      R => '0'
    );
\result_DDR_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(15),
      Q => result_DDR_C1(15),
      R => '0'
    );
\result_DDR_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(1),
      Q => result_DDR_C1(1),
      R => '0'
    );
\result_DDR_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(2),
      Q => result_DDR_C1(2),
      R => '0'
    );
\result_DDR_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(3),
      Q => result_DDR_C1(3),
      R => '0'
    );
\result_DDR_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(4),
      Q => result_DDR_C1(4),
      R => '0'
    );
\result_DDR_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(5),
      Q => result_DDR_C1(5),
      R => '0'
    );
\result_DDR_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(6),
      Q => result_DDR_C1(6),
      R => '0'
    );
\result_DDR_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(7),
      Q => result_DDR_C1(7),
      R => '0'
    );
\result_DDR_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(8),
      Q => result_DDR_C1(8),
      R => '0'
    );
\result_DDR_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(9),
      Q => result_DDR_C1(9),
      R => '0'
    );
\result_DDR_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(0),
      Q => result_DDR_C2(0),
      R => '0'
    );
\result_DDR_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(10),
      Q => result_DDR_C2(10),
      R => '0'
    );
\result_DDR_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(11),
      Q => result_DDR_C2(11),
      R => '0'
    );
\result_DDR_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(12),
      Q => result_DDR_C2(12),
      R => '0'
    );
\result_DDR_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(13),
      Q => result_DDR_C2(13),
      R => '0'
    );
\result_DDR_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(14),
      Q => result_DDR_C2(14),
      R => '0'
    );
\result_DDR_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(15),
      Q => result_DDR_C2(15),
      R => '0'
    );
\result_DDR_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(1),
      Q => result_DDR_C2(1),
      R => '0'
    );
\result_DDR_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(2),
      Q => result_DDR_C2(2),
      R => '0'
    );
\result_DDR_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(3),
      Q => result_DDR_C2(3),
      R => '0'
    );
\result_DDR_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(4),
      Q => result_DDR_C2(4),
      R => '0'
    );
\result_DDR_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(5),
      Q => result_DDR_C2(5),
      R => '0'
    );
\result_DDR_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(6),
      Q => result_DDR_C2(6),
      R => '0'
    );
\result_DDR_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(7),
      Q => result_DDR_C2(7),
      R => '0'
    );
\result_DDR_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(8),
      Q => result_DDR_C2(8),
      R => '0'
    );
\result_DDR_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(9),
      Q => result_DDR_C2(9),
      R => '0'
    );
\result_DDR_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(0),
      Q => result_DDR_D1(0),
      R => '0'
    );
\result_DDR_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(10),
      Q => result_DDR_D1(10),
      R => '0'
    );
\result_DDR_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(11),
      Q => result_DDR_D1(11),
      R => '0'
    );
\result_DDR_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(12),
      Q => result_DDR_D1(12),
      R => '0'
    );
\result_DDR_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(13),
      Q => result_DDR_D1(13),
      R => '0'
    );
\result_DDR_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(14),
      Q => result_DDR_D1(14),
      R => '0'
    );
\result_DDR_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(15),
      Q => result_DDR_D1(15),
      R => '0'
    );
\result_DDR_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(1),
      Q => result_DDR_D1(1),
      R => '0'
    );
\result_DDR_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(2),
      Q => result_DDR_D1(2),
      R => '0'
    );
\result_DDR_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(3),
      Q => result_DDR_D1(3),
      R => '0'
    );
\result_DDR_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(4),
      Q => result_DDR_D1(4),
      R => '0'
    );
\result_DDR_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(5),
      Q => result_DDR_D1(5),
      R => '0'
    );
\result_DDR_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(6),
      Q => result_DDR_D1(6),
      R => '0'
    );
\result_DDR_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(7),
      Q => result_DDR_D1(7),
      R => '0'
    );
\result_DDR_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(8),
      Q => result_DDR_D1(8),
      R => '0'
    );
\result_DDR_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(9),
      Q => result_DDR_D1(9),
      R => '0'
    );
\result_DDR_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(0),
      Q => result_DDR_D2(0),
      R => '0'
    );
\result_DDR_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(10),
      Q => result_DDR_D2(10),
      R => '0'
    );
\result_DDR_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(11),
      Q => result_DDR_D2(11),
      R => '0'
    );
\result_DDR_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(12),
      Q => result_DDR_D2(12),
      R => '0'
    );
\result_DDR_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(13),
      Q => result_DDR_D2(13),
      R => '0'
    );
\result_DDR_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(14),
      Q => result_DDR_D2(14),
      R => '0'
    );
\result_DDR_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(15),
      Q => result_DDR_D2(15),
      R => '0'
    );
\result_DDR_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(1),
      Q => result_DDR_D2(1),
      R => '0'
    );
\result_DDR_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(2),
      Q => result_DDR_D2(2),
      R => '0'
    );
\result_DDR_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(3),
      Q => result_DDR_D2(3),
      R => '0'
    );
\result_DDR_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(4),
      Q => result_DDR_D2(4),
      R => '0'
    );
\result_DDR_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(5),
      Q => result_DDR_D2(5),
      R => '0'
    );
\result_DDR_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(6),
      Q => result_DDR_D2(6),
      R => '0'
    );
\result_DDR_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(7),
      Q => result_DDR_D2(7),
      R => '0'
    );
\result_DDR_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(8),
      Q => result_DDR_D2(8),
      R => '0'
    );
\result_DDR_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(9),
      Q => result_DDR_D2(9),
      R => '0'
    );
\result_DDR_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(0),
      Q => result_DDR_E1(0),
      R => '0'
    );
\result_DDR_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(10),
      Q => result_DDR_E1(10),
      R => '0'
    );
\result_DDR_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(11),
      Q => result_DDR_E1(11),
      R => '0'
    );
\result_DDR_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(12),
      Q => result_DDR_E1(12),
      R => '0'
    );
\result_DDR_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(13),
      Q => result_DDR_E1(13),
      R => '0'
    );
\result_DDR_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(14),
      Q => result_DDR_E1(14),
      R => '0'
    );
\result_DDR_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(15),
      Q => result_DDR_E1(15),
      R => '0'
    );
\result_DDR_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(1),
      Q => result_DDR_E1(1),
      R => '0'
    );
\result_DDR_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(2),
      Q => result_DDR_E1(2),
      R => '0'
    );
\result_DDR_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(3),
      Q => result_DDR_E1(3),
      R => '0'
    );
\result_DDR_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(4),
      Q => result_DDR_E1(4),
      R => '0'
    );
\result_DDR_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(5),
      Q => result_DDR_E1(5),
      R => '0'
    );
\result_DDR_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(6),
      Q => result_DDR_E1(6),
      R => '0'
    );
\result_DDR_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(7),
      Q => result_DDR_E1(7),
      R => '0'
    );
\result_DDR_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(8),
      Q => result_DDR_E1(8),
      R => '0'
    );
\result_DDR_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(9),
      Q => result_DDR_E1(9),
      R => '0'
    );
\result_DDR_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(0),
      Q => result_DDR_E2(0),
      R => '0'
    );
\result_DDR_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(10),
      Q => result_DDR_E2(10),
      R => '0'
    );
\result_DDR_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(11),
      Q => result_DDR_E2(11),
      R => '0'
    );
\result_DDR_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(12),
      Q => result_DDR_E2(12),
      R => '0'
    );
\result_DDR_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(13),
      Q => result_DDR_E2(13),
      R => '0'
    );
\result_DDR_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(14),
      Q => result_DDR_E2(14),
      R => '0'
    );
\result_DDR_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(15),
      Q => result_DDR_E2(15),
      R => '0'
    );
\result_DDR_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(1),
      Q => result_DDR_E2(1),
      R => '0'
    );
\result_DDR_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(2),
      Q => result_DDR_E2(2),
      R => '0'
    );
\result_DDR_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(3),
      Q => result_DDR_E2(3),
      R => '0'
    );
\result_DDR_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(4),
      Q => result_DDR_E2(4),
      R => '0'
    );
\result_DDR_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(5),
      Q => result_DDR_E2(5),
      R => '0'
    );
\result_DDR_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(6),
      Q => result_DDR_E2(6),
      R => '0'
    );
\result_DDR_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(7),
      Q => result_DDR_E2(7),
      R => '0'
    );
\result_DDR_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(8),
      Q => result_DDR_E2(8),
      R => '0'
    );
\result_DDR_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(9),
      Q => result_DDR_E2(9),
      R => '0'
    );
\result_DDR_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(0),
      Q => result_DDR_F1(0),
      R => '0'
    );
\result_DDR_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(10),
      Q => result_DDR_F1(10),
      R => '0'
    );
\result_DDR_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(11),
      Q => result_DDR_F1(11),
      R => '0'
    );
\result_DDR_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(12),
      Q => result_DDR_F1(12),
      R => '0'
    );
\result_DDR_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(13),
      Q => result_DDR_F1(13),
      R => '0'
    );
\result_DDR_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(14),
      Q => result_DDR_F1(14),
      R => '0'
    );
\result_DDR_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(15),
      Q => result_DDR_F1(15),
      R => '0'
    );
\result_DDR_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(1),
      Q => result_DDR_F1(1),
      R => '0'
    );
\result_DDR_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(2),
      Q => result_DDR_F1(2),
      R => '0'
    );
\result_DDR_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(3),
      Q => result_DDR_F1(3),
      R => '0'
    );
\result_DDR_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(4),
      Q => result_DDR_F1(4),
      R => '0'
    );
\result_DDR_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(5),
      Q => result_DDR_F1(5),
      R => '0'
    );
\result_DDR_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(6),
      Q => result_DDR_F1(6),
      R => '0'
    );
\result_DDR_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(7),
      Q => result_DDR_F1(7),
      R => '0'
    );
\result_DDR_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(8),
      Q => result_DDR_F1(8),
      R => '0'
    );
\result_DDR_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(9),
      Q => result_DDR_F1(9),
      R => '0'
    );
\result_DDR_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(0),
      Q => result_DDR_F2(0),
      R => '0'
    );
\result_DDR_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(10),
      Q => result_DDR_F2(10),
      R => '0'
    );
\result_DDR_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(11),
      Q => result_DDR_F2(11),
      R => '0'
    );
\result_DDR_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(12),
      Q => result_DDR_F2(12),
      R => '0'
    );
\result_DDR_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(13),
      Q => result_DDR_F2(13),
      R => '0'
    );
\result_DDR_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(14),
      Q => result_DDR_F2(14),
      R => '0'
    );
\result_DDR_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(15),
      Q => result_DDR_F2(15),
      R => '0'
    );
\result_DDR_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(1),
      Q => result_DDR_F2(1),
      R => '0'
    );
\result_DDR_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(2),
      Q => result_DDR_F2(2),
      R => '0'
    );
\result_DDR_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(3),
      Q => result_DDR_F2(3),
      R => '0'
    );
\result_DDR_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(4),
      Q => result_DDR_F2(4),
      R => '0'
    );
\result_DDR_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(5),
      Q => result_DDR_F2(5),
      R => '0'
    );
\result_DDR_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(6),
      Q => result_DDR_F2(6),
      R => '0'
    );
\result_DDR_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(7),
      Q => result_DDR_F2(7),
      R => '0'
    );
\result_DDR_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(8),
      Q => result_DDR_F2(8),
      R => '0'
    );
\result_DDR_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(9),
      Q => result_DDR_F2(9),
      R => '0'
    );
\result_DDR_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(0),
      Q => result_DDR_G1(0),
      R => '0'
    );
\result_DDR_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(10),
      Q => result_DDR_G1(10),
      R => '0'
    );
\result_DDR_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(11),
      Q => result_DDR_G1(11),
      R => '0'
    );
\result_DDR_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(12),
      Q => result_DDR_G1(12),
      R => '0'
    );
\result_DDR_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(13),
      Q => result_DDR_G1(13),
      R => '0'
    );
\result_DDR_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(14),
      Q => result_DDR_G1(14),
      R => '0'
    );
\result_DDR_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(15),
      Q => result_DDR_G1(15),
      R => '0'
    );
\result_DDR_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(1),
      Q => result_DDR_G1(1),
      R => '0'
    );
\result_DDR_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(2),
      Q => result_DDR_G1(2),
      R => '0'
    );
\result_DDR_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(3),
      Q => result_DDR_G1(3),
      R => '0'
    );
\result_DDR_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(4),
      Q => result_DDR_G1(4),
      R => '0'
    );
\result_DDR_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(5),
      Q => result_DDR_G1(5),
      R => '0'
    );
\result_DDR_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(6),
      Q => result_DDR_G1(6),
      R => '0'
    );
\result_DDR_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(7),
      Q => result_DDR_G1(7),
      R => '0'
    );
\result_DDR_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(8),
      Q => result_DDR_G1(8),
      R => '0'
    );
\result_DDR_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(9),
      Q => result_DDR_G1(9),
      R => '0'
    );
\result_DDR_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(0),
      Q => result_DDR_G2(0),
      R => '0'
    );
\result_DDR_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(10),
      Q => result_DDR_G2(10),
      R => '0'
    );
\result_DDR_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(11),
      Q => result_DDR_G2(11),
      R => '0'
    );
\result_DDR_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(12),
      Q => result_DDR_G2(12),
      R => '0'
    );
\result_DDR_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(13),
      Q => result_DDR_G2(13),
      R => '0'
    );
\result_DDR_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(14),
      Q => result_DDR_G2(14),
      R => '0'
    );
\result_DDR_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(15),
      Q => result_DDR_G2(15),
      R => '0'
    );
\result_DDR_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(1),
      Q => result_DDR_G2(1),
      R => '0'
    );
\result_DDR_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(2),
      Q => result_DDR_G2(2),
      R => '0'
    );
\result_DDR_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(3),
      Q => result_DDR_G2(3),
      R => '0'
    );
\result_DDR_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(4),
      Q => result_DDR_G2(4),
      R => '0'
    );
\result_DDR_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(5),
      Q => result_DDR_G2(5),
      R => '0'
    );
\result_DDR_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(6),
      Q => result_DDR_G2(6),
      R => '0'
    );
\result_DDR_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(7),
      Q => result_DDR_G2(7),
      R => '0'
    );
\result_DDR_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(8),
      Q => result_DDR_G2(8),
      R => '0'
    );
\result_DDR_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(9),
      Q => result_DDR_G2(9),
      R => '0'
    );
\result_DDR_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(0),
      Q => result_DDR_H1(0),
      R => '0'
    );
\result_DDR_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(10),
      Q => result_DDR_H1(10),
      R => '0'
    );
\result_DDR_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(11),
      Q => result_DDR_H1(11),
      R => '0'
    );
\result_DDR_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(12),
      Q => result_DDR_H1(12),
      R => '0'
    );
\result_DDR_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(13),
      Q => result_DDR_H1(13),
      R => '0'
    );
\result_DDR_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(14),
      Q => result_DDR_H1(14),
      R => '0'
    );
\result_DDR_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(15),
      Q => result_DDR_H1(15),
      R => '0'
    );
\result_DDR_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(1),
      Q => result_DDR_H1(1),
      R => '0'
    );
\result_DDR_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(2),
      Q => result_DDR_H1(2),
      R => '0'
    );
\result_DDR_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(3),
      Q => result_DDR_H1(3),
      R => '0'
    );
\result_DDR_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(4),
      Q => result_DDR_H1(4),
      R => '0'
    );
\result_DDR_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(5),
      Q => result_DDR_H1(5),
      R => '0'
    );
\result_DDR_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(6),
      Q => result_DDR_H1(6),
      R => '0'
    );
\result_DDR_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(7),
      Q => result_DDR_H1(7),
      R => '0'
    );
\result_DDR_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(8),
      Q => result_DDR_H1(8),
      R => '0'
    );
\result_DDR_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(9),
      Q => result_DDR_H1(9),
      R => '0'
    );
\result_DDR_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(0),
      Q => result_DDR_H2(0),
      R => '0'
    );
\result_DDR_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(10),
      Q => result_DDR_H2(10),
      R => '0'
    );
\result_DDR_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(11),
      Q => result_DDR_H2(11),
      R => '0'
    );
\result_DDR_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(12),
      Q => result_DDR_H2(12),
      R => '0'
    );
\result_DDR_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(13),
      Q => result_DDR_H2(13),
      R => '0'
    );
\result_DDR_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(14),
      Q => result_DDR_H2(14),
      R => '0'
    );
\result_DDR_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(15),
      Q => result_DDR_H2(15),
      R => '0'
    );
\result_DDR_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(1),
      Q => result_DDR_H2(1),
      R => '0'
    );
\result_DDR_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(2),
      Q => result_DDR_H2(2),
      R => '0'
    );
\result_DDR_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(3),
      Q => result_DDR_H2(3),
      R => '0'
    );
\result_DDR_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(4),
      Q => result_DDR_H2(4),
      R => '0'
    );
\result_DDR_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(5),
      Q => result_DDR_H2(5),
      R => '0'
    );
\result_DDR_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(6),
      Q => result_DDR_H2(6),
      R => '0'
    );
\result_DDR_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(7),
      Q => result_DDR_H2(7),
      R => '0'
    );
\result_DDR_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(8),
      Q => result_DDR_H2(8),
      R => '0'
    );
\result_DDR_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(9),
      Q => result_DDR_H2(9),
      R => '0'
    );
\result_DDR_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(0),
      Q => result_DDR_I1(0),
      R => '0'
    );
\result_DDR_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(10),
      Q => result_DDR_I1(10),
      R => '0'
    );
\result_DDR_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(11),
      Q => result_DDR_I1(11),
      R => '0'
    );
\result_DDR_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(12),
      Q => result_DDR_I1(12),
      R => '0'
    );
\result_DDR_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(13),
      Q => result_DDR_I1(13),
      R => '0'
    );
\result_DDR_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(14),
      Q => result_DDR_I1(14),
      R => '0'
    );
\result_DDR_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(15),
      Q => result_DDR_I1(15),
      R => '0'
    );
\result_DDR_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(1),
      Q => result_DDR_I1(1),
      R => '0'
    );
\result_DDR_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(2),
      Q => result_DDR_I1(2),
      R => '0'
    );
\result_DDR_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(3),
      Q => result_DDR_I1(3),
      R => '0'
    );
\result_DDR_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(4),
      Q => result_DDR_I1(4),
      R => '0'
    );
\result_DDR_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(5),
      Q => result_DDR_I1(5),
      R => '0'
    );
\result_DDR_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(6),
      Q => result_DDR_I1(6),
      R => '0'
    );
\result_DDR_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(7),
      Q => result_DDR_I1(7),
      R => '0'
    );
\result_DDR_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(8),
      Q => result_DDR_I1(8),
      R => '0'
    );
\result_DDR_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(9),
      Q => result_DDR_I1(9),
      R => '0'
    );
\result_DDR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(0),
      Q => result_DDR_I2(0),
      R => '0'
    );
\result_DDR_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(10),
      Q => result_DDR_I2(10),
      R => '0'
    );
\result_DDR_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(11),
      Q => result_DDR_I2(11),
      R => '0'
    );
\result_DDR_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(12),
      Q => result_DDR_I2(12),
      R => '0'
    );
\result_DDR_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(13),
      Q => result_DDR_I2(13),
      R => '0'
    );
\result_DDR_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(14),
      Q => result_DDR_I2(14),
      R => '0'
    );
\result_DDR_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(15),
      Q => result_DDR_I2(15),
      R => '0'
    );
\result_DDR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(1),
      Q => result_DDR_I2(1),
      R => '0'
    );
\result_DDR_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(2),
      Q => result_DDR_I2(2),
      R => '0'
    );
\result_DDR_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(3),
      Q => result_DDR_I2(3),
      R => '0'
    );
\result_DDR_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(4),
      Q => result_DDR_I2(4),
      R => '0'
    );
\result_DDR_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(5),
      Q => result_DDR_I2(5),
      R => '0'
    );
\result_DDR_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(6),
      Q => result_DDR_I2(6),
      R => '0'
    );
\result_DDR_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(7),
      Q => result_DDR_I2(7),
      R => '0'
    );
\result_DDR_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(8),
      Q => result_DDR_I2(8),
      R => '0'
    );
\result_DDR_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(9),
      Q => result_DDR_I2(9),
      R => '0'
    );
\result_DDR_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(0),
      Q => result_DDR_J1(0),
      R => '0'
    );
\result_DDR_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(10),
      Q => result_DDR_J1(10),
      R => '0'
    );
\result_DDR_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(11),
      Q => result_DDR_J1(11),
      R => '0'
    );
\result_DDR_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(12),
      Q => result_DDR_J1(12),
      R => '0'
    );
\result_DDR_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(13),
      Q => result_DDR_J1(13),
      R => '0'
    );
\result_DDR_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(14),
      Q => result_DDR_J1(14),
      R => '0'
    );
\result_DDR_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(15),
      Q => result_DDR_J1(15),
      R => '0'
    );
\result_DDR_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(1),
      Q => result_DDR_J1(1),
      R => '0'
    );
\result_DDR_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(2),
      Q => result_DDR_J1(2),
      R => '0'
    );
\result_DDR_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(3),
      Q => result_DDR_J1(3),
      R => '0'
    );
\result_DDR_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(4),
      Q => result_DDR_J1(4),
      R => '0'
    );
\result_DDR_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(5),
      Q => result_DDR_J1(5),
      R => '0'
    );
\result_DDR_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(6),
      Q => result_DDR_J1(6),
      R => '0'
    );
\result_DDR_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(7),
      Q => result_DDR_J1(7),
      R => '0'
    );
\result_DDR_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(8),
      Q => result_DDR_J1(8),
      R => '0'
    );
\result_DDR_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(9),
      Q => result_DDR_J1(9),
      R => '0'
    );
\result_DDR_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(0),
      Q => result_DDR_J2(0),
      R => '0'
    );
\result_DDR_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(10),
      Q => result_DDR_J2(10),
      R => '0'
    );
\result_DDR_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(11),
      Q => result_DDR_J2(11),
      R => '0'
    );
\result_DDR_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(12),
      Q => result_DDR_J2(12),
      R => '0'
    );
\result_DDR_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(13),
      Q => result_DDR_J2(13),
      R => '0'
    );
\result_DDR_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(14),
      Q => result_DDR_J2(14),
      R => '0'
    );
\result_DDR_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(15),
      Q => result_DDR_J2(15),
      R => '0'
    );
\result_DDR_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(1),
      Q => result_DDR_J2(1),
      R => '0'
    );
\result_DDR_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(2),
      Q => result_DDR_J2(2),
      R => '0'
    );
\result_DDR_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(3),
      Q => result_DDR_J2(3),
      R => '0'
    );
\result_DDR_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(4),
      Q => result_DDR_J2(4),
      R => '0'
    );
\result_DDR_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(5),
      Q => result_DDR_J2(5),
      R => '0'
    );
\result_DDR_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(6),
      Q => result_DDR_J2(6),
      R => '0'
    );
\result_DDR_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(7),
      Q => result_DDR_J2(7),
      R => '0'
    );
\result_DDR_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(8),
      Q => result_DDR_J2(8),
      R => '0'
    );
\result_DDR_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(9),
      Q => result_DDR_J2(9),
      R => '0'
    );
\result_DDR_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(0),
      Q => result_DDR_K1(0),
      R => '0'
    );
\result_DDR_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(10),
      Q => result_DDR_K1(10),
      R => '0'
    );
\result_DDR_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(11),
      Q => result_DDR_K1(11),
      R => '0'
    );
\result_DDR_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(12),
      Q => result_DDR_K1(12),
      R => '0'
    );
\result_DDR_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(13),
      Q => result_DDR_K1(13),
      R => '0'
    );
\result_DDR_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(14),
      Q => result_DDR_K1(14),
      R => '0'
    );
\result_DDR_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(15),
      Q => result_DDR_K1(15),
      R => '0'
    );
\result_DDR_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(1),
      Q => result_DDR_K1(1),
      R => '0'
    );
\result_DDR_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(2),
      Q => result_DDR_K1(2),
      R => '0'
    );
\result_DDR_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(3),
      Q => result_DDR_K1(3),
      R => '0'
    );
\result_DDR_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(4),
      Q => result_DDR_K1(4),
      R => '0'
    );
\result_DDR_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(5),
      Q => result_DDR_K1(5),
      R => '0'
    );
\result_DDR_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(6),
      Q => result_DDR_K1(6),
      R => '0'
    );
\result_DDR_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(7),
      Q => result_DDR_K1(7),
      R => '0'
    );
\result_DDR_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(8),
      Q => result_DDR_K1(8),
      R => '0'
    );
\result_DDR_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(9),
      Q => result_DDR_K1(9),
      R => '0'
    );
\result_DDR_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(0),
      Q => result_DDR_K2(0),
      R => '0'
    );
\result_DDR_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(10),
      Q => result_DDR_K2(10),
      R => '0'
    );
\result_DDR_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(11),
      Q => result_DDR_K2(11),
      R => '0'
    );
\result_DDR_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(12),
      Q => result_DDR_K2(12),
      R => '0'
    );
\result_DDR_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(13),
      Q => result_DDR_K2(13),
      R => '0'
    );
\result_DDR_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(14),
      Q => result_DDR_K2(14),
      R => '0'
    );
\result_DDR_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(15),
      Q => result_DDR_K2(15),
      R => '0'
    );
\result_DDR_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(1),
      Q => result_DDR_K2(1),
      R => '0'
    );
\result_DDR_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(2),
      Q => result_DDR_K2(2),
      R => '0'
    );
\result_DDR_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(3),
      Q => result_DDR_K2(3),
      R => '0'
    );
\result_DDR_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(4),
      Q => result_DDR_K2(4),
      R => '0'
    );
\result_DDR_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(5),
      Q => result_DDR_K2(5),
      R => '0'
    );
\result_DDR_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(6),
      Q => result_DDR_K2(6),
      R => '0'
    );
\result_DDR_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(7),
      Q => result_DDR_K2(7),
      R => '0'
    );
\result_DDR_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(8),
      Q => result_DDR_K2(8),
      R => '0'
    );
\result_DDR_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(9),
      Q => result_DDR_K2(9),
      R => '0'
    );
\result_DDR_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(0),
      Q => result_DDR_L1(0),
      R => '0'
    );
\result_DDR_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(10),
      Q => result_DDR_L1(10),
      R => '0'
    );
\result_DDR_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(11),
      Q => result_DDR_L1(11),
      R => '0'
    );
\result_DDR_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(12),
      Q => result_DDR_L1(12),
      R => '0'
    );
\result_DDR_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(13),
      Q => result_DDR_L1(13),
      R => '0'
    );
\result_DDR_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(14),
      Q => result_DDR_L1(14),
      R => '0'
    );
\result_DDR_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(15),
      Q => result_DDR_L1(15),
      R => '0'
    );
\result_DDR_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(1),
      Q => result_DDR_L1(1),
      R => '0'
    );
\result_DDR_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(2),
      Q => result_DDR_L1(2),
      R => '0'
    );
\result_DDR_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(3),
      Q => result_DDR_L1(3),
      R => '0'
    );
\result_DDR_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(4),
      Q => result_DDR_L1(4),
      R => '0'
    );
\result_DDR_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(5),
      Q => result_DDR_L1(5),
      R => '0'
    );
\result_DDR_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(6),
      Q => result_DDR_L1(6),
      R => '0'
    );
\result_DDR_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(7),
      Q => result_DDR_L1(7),
      R => '0'
    );
\result_DDR_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(8),
      Q => result_DDR_L1(8),
      R => '0'
    );
\result_DDR_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(9),
      Q => result_DDR_L1(9),
      R => '0'
    );
\result_DDR_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(0),
      Q => result_DDR_L2(0),
      R => '0'
    );
\result_DDR_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(10),
      Q => result_DDR_L2(10),
      R => '0'
    );
\result_DDR_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(11),
      Q => result_DDR_L2(11),
      R => '0'
    );
\result_DDR_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(12),
      Q => result_DDR_L2(12),
      R => '0'
    );
\result_DDR_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(13),
      Q => result_DDR_L2(13),
      R => '0'
    );
\result_DDR_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(14),
      Q => result_DDR_L2(14),
      R => '0'
    );
\result_DDR_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(15),
      Q => result_DDR_L2(15),
      R => '0'
    );
\result_DDR_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(1),
      Q => result_DDR_L2(1),
      R => '0'
    );
\result_DDR_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(2),
      Q => result_DDR_L2(2),
      R => '0'
    );
\result_DDR_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(3),
      Q => result_DDR_L2(3),
      R => '0'
    );
\result_DDR_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(4),
      Q => result_DDR_L2(4),
      R => '0'
    );
\result_DDR_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(5),
      Q => result_DDR_L2(5),
      R => '0'
    );
\result_DDR_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(6),
      Q => result_DDR_L2(6),
      R => '0'
    );
\result_DDR_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(7),
      Q => result_DDR_L2(7),
      R => '0'
    );
\result_DDR_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(8),
      Q => result_DDR_L2(8),
      R => '0'
    );
\result_DDR_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(9),
      Q => result_DDR_L2(9),
      R => '0'
    );
\result_DDR_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(0),
      Q => result_DDR_M1(0),
      R => '0'
    );
\result_DDR_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(10),
      Q => result_DDR_M1(10),
      R => '0'
    );
\result_DDR_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(11),
      Q => result_DDR_M1(11),
      R => '0'
    );
\result_DDR_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(12),
      Q => result_DDR_M1(12),
      R => '0'
    );
\result_DDR_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(13),
      Q => result_DDR_M1(13),
      R => '0'
    );
\result_DDR_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(14),
      Q => result_DDR_M1(14),
      R => '0'
    );
\result_DDR_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(15),
      Q => result_DDR_M1(15),
      R => '0'
    );
\result_DDR_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(1),
      Q => result_DDR_M1(1),
      R => '0'
    );
\result_DDR_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(2),
      Q => result_DDR_M1(2),
      R => '0'
    );
\result_DDR_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(3),
      Q => result_DDR_M1(3),
      R => '0'
    );
\result_DDR_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(4),
      Q => result_DDR_M1(4),
      R => '0'
    );
\result_DDR_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(5),
      Q => result_DDR_M1(5),
      R => '0'
    );
\result_DDR_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(6),
      Q => result_DDR_M1(6),
      R => '0'
    );
\result_DDR_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(7),
      Q => result_DDR_M1(7),
      R => '0'
    );
\result_DDR_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(8),
      Q => result_DDR_M1(8),
      R => '0'
    );
\result_DDR_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(9),
      Q => result_DDR_M1(9),
      R => '0'
    );
\result_DDR_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(0),
      Q => result_DDR_M2(0),
      R => '0'
    );
\result_DDR_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(10),
      Q => result_DDR_M2(10),
      R => '0'
    );
\result_DDR_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(11),
      Q => result_DDR_M2(11),
      R => '0'
    );
\result_DDR_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(12),
      Q => result_DDR_M2(12),
      R => '0'
    );
\result_DDR_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(13),
      Q => result_DDR_M2(13),
      R => '0'
    );
\result_DDR_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(14),
      Q => result_DDR_M2(14),
      R => '0'
    );
\result_DDR_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(15),
      Q => result_DDR_M2(15),
      R => '0'
    );
\result_DDR_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(1),
      Q => result_DDR_M2(1),
      R => '0'
    );
\result_DDR_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(2),
      Q => result_DDR_M2(2),
      R => '0'
    );
\result_DDR_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(3),
      Q => result_DDR_M2(3),
      R => '0'
    );
\result_DDR_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(4),
      Q => result_DDR_M2(4),
      R => '0'
    );
\result_DDR_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(5),
      Q => result_DDR_M2(5),
      R => '0'
    );
\result_DDR_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(6),
      Q => result_DDR_M2(6),
      R => '0'
    );
\result_DDR_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(7),
      Q => result_DDR_M2(7),
      R => '0'
    );
\result_DDR_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(8),
      Q => result_DDR_M2(8),
      R => '0'
    );
\result_DDR_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(9),
      Q => result_DDR_M2(9),
      R => '0'
    );
\result_DDR_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(0),
      Q => result_DDR_N1(0),
      R => '0'
    );
\result_DDR_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(10),
      Q => result_DDR_N1(10),
      R => '0'
    );
\result_DDR_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(11),
      Q => result_DDR_N1(11),
      R => '0'
    );
\result_DDR_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(12),
      Q => result_DDR_N1(12),
      R => '0'
    );
\result_DDR_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(13),
      Q => result_DDR_N1(13),
      R => '0'
    );
\result_DDR_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(14),
      Q => result_DDR_N1(14),
      R => '0'
    );
\result_DDR_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(15),
      Q => result_DDR_N1(15),
      R => '0'
    );
\result_DDR_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(1),
      Q => result_DDR_N1(1),
      R => '0'
    );
\result_DDR_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(2),
      Q => result_DDR_N1(2),
      R => '0'
    );
\result_DDR_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(3),
      Q => result_DDR_N1(3),
      R => '0'
    );
\result_DDR_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(4),
      Q => result_DDR_N1(4),
      R => '0'
    );
\result_DDR_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(5),
      Q => result_DDR_N1(5),
      R => '0'
    );
\result_DDR_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(6),
      Q => result_DDR_N1(6),
      R => '0'
    );
\result_DDR_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(7),
      Q => result_DDR_N1(7),
      R => '0'
    );
\result_DDR_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(8),
      Q => result_DDR_N1(8),
      R => '0'
    );
\result_DDR_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(9),
      Q => result_DDR_N1(9),
      R => '0'
    );
\result_DDR_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(0),
      Q => result_DDR_N2(0),
      R => '0'
    );
\result_DDR_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(10),
      Q => result_DDR_N2(10),
      R => '0'
    );
\result_DDR_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(11),
      Q => result_DDR_N2(11),
      R => '0'
    );
\result_DDR_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(12),
      Q => result_DDR_N2(12),
      R => '0'
    );
\result_DDR_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(13),
      Q => result_DDR_N2(13),
      R => '0'
    );
\result_DDR_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(14),
      Q => result_DDR_N2(14),
      R => '0'
    );
\result_DDR_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(15),
      Q => result_DDR_N2(15),
      R => '0'
    );
\result_DDR_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(1),
      Q => result_DDR_N2(1),
      R => '0'
    );
\result_DDR_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(2),
      Q => result_DDR_N2(2),
      R => '0'
    );
\result_DDR_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(3),
      Q => result_DDR_N2(3),
      R => '0'
    );
\result_DDR_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(4),
      Q => result_DDR_N2(4),
      R => '0'
    );
\result_DDR_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(5),
      Q => result_DDR_N2(5),
      R => '0'
    );
\result_DDR_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(6),
      Q => result_DDR_N2(6),
      R => '0'
    );
\result_DDR_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(7),
      Q => result_DDR_N2(7),
      R => '0'
    );
\result_DDR_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(8),
      Q => result_DDR_N2(8),
      R => '0'
    );
\result_DDR_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(9),
      Q => result_DDR_N2(9),
      R => '0'
    );
\result_DDR_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(0),
      Q => result_DDR_O1(0),
      R => '0'
    );
\result_DDR_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(10),
      Q => result_DDR_O1(10),
      R => '0'
    );
\result_DDR_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(11),
      Q => result_DDR_O1(11),
      R => '0'
    );
\result_DDR_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(12),
      Q => result_DDR_O1(12),
      R => '0'
    );
\result_DDR_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(13),
      Q => result_DDR_O1(13),
      R => '0'
    );
\result_DDR_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(14),
      Q => result_DDR_O1(14),
      R => '0'
    );
\result_DDR_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(15),
      Q => result_DDR_O1(15),
      R => '0'
    );
\result_DDR_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(1),
      Q => result_DDR_O1(1),
      R => '0'
    );
\result_DDR_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(2),
      Q => result_DDR_O1(2),
      R => '0'
    );
\result_DDR_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(3),
      Q => result_DDR_O1(3),
      R => '0'
    );
\result_DDR_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(4),
      Q => result_DDR_O1(4),
      R => '0'
    );
\result_DDR_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(5),
      Q => result_DDR_O1(5),
      R => '0'
    );
\result_DDR_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(6),
      Q => result_DDR_O1(6),
      R => '0'
    );
\result_DDR_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(7),
      Q => result_DDR_O1(7),
      R => '0'
    );
\result_DDR_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(8),
      Q => result_DDR_O1(8),
      R => '0'
    );
\result_DDR_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(9),
      Q => result_DDR_O1(9),
      R => '0'
    );
\result_DDR_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(0),
      Q => result_DDR_O2(0),
      R => '0'
    );
\result_DDR_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(10),
      Q => result_DDR_O2(10),
      R => '0'
    );
\result_DDR_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(11),
      Q => result_DDR_O2(11),
      R => '0'
    );
\result_DDR_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(12),
      Q => result_DDR_O2(12),
      R => '0'
    );
\result_DDR_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(13),
      Q => result_DDR_O2(13),
      R => '0'
    );
\result_DDR_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(14),
      Q => result_DDR_O2(14),
      R => '0'
    );
\result_DDR_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(15),
      Q => result_DDR_O2(15),
      R => '0'
    );
\result_DDR_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(1),
      Q => result_DDR_O2(1),
      R => '0'
    );
\result_DDR_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(2),
      Q => result_DDR_O2(2),
      R => '0'
    );
\result_DDR_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(3),
      Q => result_DDR_O2(3),
      R => '0'
    );
\result_DDR_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(4),
      Q => result_DDR_O2(4),
      R => '0'
    );
\result_DDR_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(5),
      Q => result_DDR_O2(5),
      R => '0'
    );
\result_DDR_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(6),
      Q => result_DDR_O2(6),
      R => '0'
    );
\result_DDR_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(7),
      Q => result_DDR_O2(7),
      R => '0'
    );
\result_DDR_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(8),
      Q => result_DDR_O2(8),
      R => '0'
    );
\result_DDR_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(9),
      Q => result_DDR_O2(9),
      R => '0'
    );
\result_DDR_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(0),
      Q => result_DDR_P1(0),
      R => '0'
    );
\result_DDR_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(10),
      Q => result_DDR_P1(10),
      R => '0'
    );
\result_DDR_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(11),
      Q => result_DDR_P1(11),
      R => '0'
    );
\result_DDR_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(12),
      Q => result_DDR_P1(12),
      R => '0'
    );
\result_DDR_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(13),
      Q => result_DDR_P1(13),
      R => '0'
    );
\result_DDR_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(14),
      Q => result_DDR_P1(14),
      R => '0'
    );
\result_DDR_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(15),
      Q => result_DDR_P1(15),
      R => '0'
    );
\result_DDR_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(1),
      Q => result_DDR_P1(1),
      R => '0'
    );
\result_DDR_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(2),
      Q => result_DDR_P1(2),
      R => '0'
    );
\result_DDR_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(3),
      Q => result_DDR_P1(3),
      R => '0'
    );
\result_DDR_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(4),
      Q => result_DDR_P1(4),
      R => '0'
    );
\result_DDR_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(5),
      Q => result_DDR_P1(5),
      R => '0'
    );
\result_DDR_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(6),
      Q => result_DDR_P1(6),
      R => '0'
    );
\result_DDR_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(7),
      Q => result_DDR_P1(7),
      R => '0'
    );
\result_DDR_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(8),
      Q => result_DDR_P1(8),
      R => '0'
    );
\result_DDR_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(9),
      Q => result_DDR_P1(9),
      R => '0'
    );
\result_DDR_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(0),
      Q => result_DDR_P2(0),
      R => '0'
    );
\result_DDR_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(10),
      Q => result_DDR_P2(10),
      R => '0'
    );
\result_DDR_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(11),
      Q => result_DDR_P2(11),
      R => '0'
    );
\result_DDR_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(12),
      Q => result_DDR_P2(12),
      R => '0'
    );
\result_DDR_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(13),
      Q => result_DDR_P2(13),
      R => '0'
    );
\result_DDR_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(14),
      Q => result_DDR_P2(14),
      R => '0'
    );
\result_DDR_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(15),
      Q => result_DDR_P2(15),
      R => '0'
    );
\result_DDR_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(1),
      Q => result_DDR_P2(1),
      R => '0'
    );
\result_DDR_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(2),
      Q => result_DDR_P2(2),
      R => '0'
    );
\result_DDR_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(3),
      Q => result_DDR_P2(3),
      R => '0'
    );
\result_DDR_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(4),
      Q => result_DDR_P2(4),
      R => '0'
    );
\result_DDR_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(5),
      Q => result_DDR_P2(5),
      R => '0'
    );
\result_DDR_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(6),
      Q => result_DDR_P2(6),
      R => '0'
    );
\result_DDR_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(7),
      Q => result_DDR_P2(7),
      R => '0'
    );
\result_DDR_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(8),
      Q => result_DDR_P2(8),
      R => '0'
    );
\result_DDR_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(9),
      Q => result_DDR_P2(9),
      R => '0'
    );
\result_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(0),
      Q => result_E1(0),
      R => '0'
    );
\result_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(10),
      Q => result_E1(10),
      R => '0'
    );
\result_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(11),
      Q => result_E1(11),
      R => '0'
    );
\result_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(12),
      Q => result_E1(12),
      R => '0'
    );
\result_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(13),
      Q => result_E1(13),
      R => '0'
    );
\result_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(14),
      Q => result_E1(14),
      R => '0'
    );
\result_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(15),
      Q => result_E1(15),
      R => '0'
    );
\result_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(1),
      Q => result_E1(1),
      R => '0'
    );
\result_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(2),
      Q => result_E1(2),
      R => '0'
    );
\result_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(3),
      Q => result_E1(3),
      R => '0'
    );
\result_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(4),
      Q => result_E1(4),
      R => '0'
    );
\result_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(5),
      Q => result_E1(5),
      R => '0'
    );
\result_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(6),
      Q => result_E1(6),
      R => '0'
    );
\result_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(7),
      Q => result_E1(7),
      R => '0'
    );
\result_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(8),
      Q => result_E1(8),
      R => '0'
    );
\result_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(9),
      Q => result_E1(9),
      R => '0'
    );
\result_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(0),
      Q => result_E2(0),
      R => '0'
    );
\result_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(10),
      Q => result_E2(10),
      R => '0'
    );
\result_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(11),
      Q => result_E2(11),
      R => '0'
    );
\result_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(12),
      Q => result_E2(12),
      R => '0'
    );
\result_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(13),
      Q => result_E2(13),
      R => '0'
    );
\result_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(14),
      Q => result_E2(14),
      R => '0'
    );
\result_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(15),
      Q => result_E2(15),
      R => '0'
    );
\result_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(1),
      Q => result_E2(1),
      R => '0'
    );
\result_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(2),
      Q => result_E2(2),
      R => '0'
    );
\result_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(3),
      Q => result_E2(3),
      R => '0'
    );
\result_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(4),
      Q => result_E2(4),
      R => '0'
    );
\result_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(5),
      Q => result_E2(5),
      R => '0'
    );
\result_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(6),
      Q => result_E2(6),
      R => '0'
    );
\result_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(7),
      Q => result_E2(7),
      R => '0'
    );
\result_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(8),
      Q => result_E2(8),
      R => '0'
    );
\result_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(9),
      Q => result_E2(9),
      R => '0'
    );
\result_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(0),
      Q => result_F1(0),
      R => '0'
    );
\result_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(10),
      Q => result_F1(10),
      R => '0'
    );
\result_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(11),
      Q => result_F1(11),
      R => '0'
    );
\result_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(12),
      Q => result_F1(12),
      R => '0'
    );
\result_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(13),
      Q => result_F1(13),
      R => '0'
    );
\result_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(14),
      Q => result_F1(14),
      R => '0'
    );
\result_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(15),
      Q => result_F1(15),
      R => '0'
    );
\result_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(1),
      Q => result_F1(1),
      R => '0'
    );
\result_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(2),
      Q => result_F1(2),
      R => '0'
    );
\result_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(3),
      Q => result_F1(3),
      R => '0'
    );
\result_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(4),
      Q => result_F1(4),
      R => '0'
    );
\result_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(5),
      Q => result_F1(5),
      R => '0'
    );
\result_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(6),
      Q => result_F1(6),
      R => '0'
    );
\result_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(7),
      Q => result_F1(7),
      R => '0'
    );
\result_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(8),
      Q => result_F1(8),
      R => '0'
    );
\result_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(9),
      Q => result_F1(9),
      R => '0'
    );
\result_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(0),
      Q => result_F2(0),
      R => '0'
    );
\result_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(10),
      Q => result_F2(10),
      R => '0'
    );
\result_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(11),
      Q => result_F2(11),
      R => '0'
    );
\result_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(12),
      Q => result_F2(12),
      R => '0'
    );
\result_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(13),
      Q => result_F2(13),
      R => '0'
    );
\result_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(14),
      Q => result_F2(14),
      R => '0'
    );
\result_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(15),
      Q => result_F2(15),
      R => '0'
    );
\result_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(1),
      Q => result_F2(1),
      R => '0'
    );
\result_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(2),
      Q => result_F2(2),
      R => '0'
    );
\result_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(3),
      Q => result_F2(3),
      R => '0'
    );
\result_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(4),
      Q => result_F2(4),
      R => '0'
    );
\result_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(5),
      Q => result_F2(5),
      R => '0'
    );
\result_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(6),
      Q => result_F2(6),
      R => '0'
    );
\result_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(7),
      Q => result_F2(7),
      R => '0'
    );
\result_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(8),
      Q => result_F2(8),
      R => '0'
    );
\result_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(9),
      Q => result_F2(9),
      R => '0'
    );
\result_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(0),
      Q => result_G1(0),
      R => '0'
    );
\result_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(10),
      Q => result_G1(10),
      R => '0'
    );
\result_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(11),
      Q => result_G1(11),
      R => '0'
    );
\result_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(12),
      Q => result_G1(12),
      R => '0'
    );
\result_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(13),
      Q => result_G1(13),
      R => '0'
    );
\result_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(14),
      Q => result_G1(14),
      R => '0'
    );
\result_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(15),
      Q => result_G1(15),
      R => '0'
    );
\result_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(1),
      Q => result_G1(1),
      R => '0'
    );
\result_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(2),
      Q => result_G1(2),
      R => '0'
    );
\result_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(3),
      Q => result_G1(3),
      R => '0'
    );
\result_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(4),
      Q => result_G1(4),
      R => '0'
    );
\result_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(5),
      Q => result_G1(5),
      R => '0'
    );
\result_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(6),
      Q => result_G1(6),
      R => '0'
    );
\result_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(7),
      Q => result_G1(7),
      R => '0'
    );
\result_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(8),
      Q => result_G1(8),
      R => '0'
    );
\result_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(9),
      Q => result_G1(9),
      R => '0'
    );
\result_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(0),
      Q => result_G2(0),
      R => '0'
    );
\result_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(10),
      Q => result_G2(10),
      R => '0'
    );
\result_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(11),
      Q => result_G2(11),
      R => '0'
    );
\result_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(12),
      Q => result_G2(12),
      R => '0'
    );
\result_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(13),
      Q => result_G2(13),
      R => '0'
    );
\result_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(14),
      Q => result_G2(14),
      R => '0'
    );
\result_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(15),
      Q => result_G2(15),
      R => '0'
    );
\result_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(1),
      Q => result_G2(1),
      R => '0'
    );
\result_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(2),
      Q => result_G2(2),
      R => '0'
    );
\result_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(3),
      Q => result_G2(3),
      R => '0'
    );
\result_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(4),
      Q => result_G2(4),
      R => '0'
    );
\result_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(5),
      Q => result_G2(5),
      R => '0'
    );
\result_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(6),
      Q => result_G2(6),
      R => '0'
    );
\result_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(7),
      Q => result_G2(7),
      R => '0'
    );
\result_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(8),
      Q => result_G2(8),
      R => '0'
    );
\result_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(9),
      Q => result_G2(9),
      R => '0'
    );
\result_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(0),
      Q => result_H1(0),
      R => '0'
    );
\result_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(10),
      Q => result_H1(10),
      R => '0'
    );
\result_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(11),
      Q => result_H1(11),
      R => '0'
    );
\result_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(12),
      Q => result_H1(12),
      R => '0'
    );
\result_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(13),
      Q => result_H1(13),
      R => '0'
    );
\result_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(14),
      Q => result_H1(14),
      R => '0'
    );
\result_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(15),
      Q => result_H1(15),
      R => '0'
    );
\result_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(1),
      Q => result_H1(1),
      R => '0'
    );
\result_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(2),
      Q => result_H1(2),
      R => '0'
    );
\result_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(3),
      Q => result_H1(3),
      R => '0'
    );
\result_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(4),
      Q => result_H1(4),
      R => '0'
    );
\result_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(5),
      Q => result_H1(5),
      R => '0'
    );
\result_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(6),
      Q => result_H1(6),
      R => '0'
    );
\result_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(7),
      Q => result_H1(7),
      R => '0'
    );
\result_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(8),
      Q => result_H1(8),
      R => '0'
    );
\result_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(9),
      Q => result_H1(9),
      R => '0'
    );
\result_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(0),
      Q => result_H2(0),
      R => '0'
    );
\result_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(10),
      Q => result_H2(10),
      R => '0'
    );
\result_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(11),
      Q => result_H2(11),
      R => '0'
    );
\result_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(12),
      Q => result_H2(12),
      R => '0'
    );
\result_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(13),
      Q => result_H2(13),
      R => '0'
    );
\result_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(14),
      Q => result_H2(14),
      R => '0'
    );
\result_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(15),
      Q => result_H2(15),
      R => '0'
    );
\result_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(1),
      Q => result_H2(1),
      R => '0'
    );
\result_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(2),
      Q => result_H2(2),
      R => '0'
    );
\result_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(3),
      Q => result_H2(3),
      R => '0'
    );
\result_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(4),
      Q => result_H2(4),
      R => '0'
    );
\result_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(5),
      Q => result_H2(5),
      R => '0'
    );
\result_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(6),
      Q => result_H2(6),
      R => '0'
    );
\result_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(7),
      Q => result_H2(7),
      R => '0'
    );
\result_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(8),
      Q => result_H2(8),
      R => '0'
    );
\result_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(9),
      Q => result_H2(9),
      R => '0'
    );
\result_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(0),
      Q => result_I1(0),
      R => '0'
    );
\result_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(10),
      Q => result_I1(10),
      R => '0'
    );
\result_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(11),
      Q => result_I1(11),
      R => '0'
    );
\result_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(12),
      Q => result_I1(12),
      R => '0'
    );
\result_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(13),
      Q => result_I1(13),
      R => '0'
    );
\result_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(14),
      Q => result_I1(14),
      R => '0'
    );
\result_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(15),
      Q => result_I1(15),
      R => '0'
    );
\result_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(1),
      Q => result_I1(1),
      R => '0'
    );
\result_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(2),
      Q => result_I1(2),
      R => '0'
    );
\result_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(3),
      Q => result_I1(3),
      R => '0'
    );
\result_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(4),
      Q => result_I1(4),
      R => '0'
    );
\result_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(5),
      Q => result_I1(5),
      R => '0'
    );
\result_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(6),
      Q => result_I1(6),
      R => '0'
    );
\result_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(7),
      Q => result_I1(7),
      R => '0'
    );
\result_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(8),
      Q => result_I1(8),
      R => '0'
    );
\result_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(9),
      Q => result_I1(9),
      R => '0'
    );
\result_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(0),
      Q => result_I2(0),
      R => '0'
    );
\result_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(10),
      Q => result_I2(10),
      R => '0'
    );
\result_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(11),
      Q => result_I2(11),
      R => '0'
    );
\result_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(12),
      Q => result_I2(12),
      R => '0'
    );
\result_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(13),
      Q => result_I2(13),
      R => '0'
    );
\result_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(14),
      Q => result_I2(14),
      R => '0'
    );
\result_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(15),
      Q => result_I2(15),
      R => '0'
    );
\result_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(1),
      Q => result_I2(1),
      R => '0'
    );
\result_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(2),
      Q => result_I2(2),
      R => '0'
    );
\result_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(3),
      Q => result_I2(3),
      R => '0'
    );
\result_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(4),
      Q => result_I2(4),
      R => '0'
    );
\result_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(5),
      Q => result_I2(5),
      R => '0'
    );
\result_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(6),
      Q => result_I2(6),
      R => '0'
    );
\result_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(7),
      Q => result_I2(7),
      R => '0'
    );
\result_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(8),
      Q => result_I2(8),
      R => '0'
    );
\result_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(9),
      Q => result_I2(9),
      R => '0'
    );
\result_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(0),
      Q => result_J1(0),
      R => '0'
    );
\result_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(10),
      Q => result_J1(10),
      R => '0'
    );
\result_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(11),
      Q => result_J1(11),
      R => '0'
    );
\result_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(12),
      Q => result_J1(12),
      R => '0'
    );
\result_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(13),
      Q => result_J1(13),
      R => '0'
    );
\result_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(14),
      Q => result_J1(14),
      R => '0'
    );
\result_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(15),
      Q => result_J1(15),
      R => '0'
    );
\result_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(1),
      Q => result_J1(1),
      R => '0'
    );
\result_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(2),
      Q => result_J1(2),
      R => '0'
    );
\result_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(3),
      Q => result_J1(3),
      R => '0'
    );
\result_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(4),
      Q => result_J1(4),
      R => '0'
    );
\result_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(5),
      Q => result_J1(5),
      R => '0'
    );
\result_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(6),
      Q => result_J1(6),
      R => '0'
    );
\result_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(7),
      Q => result_J1(7),
      R => '0'
    );
\result_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(8),
      Q => result_J1(8),
      R => '0'
    );
\result_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(9),
      Q => result_J1(9),
      R => '0'
    );
\result_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(0),
      Q => result_J2(0),
      R => '0'
    );
\result_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(10),
      Q => result_J2(10),
      R => '0'
    );
\result_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(11),
      Q => result_J2(11),
      R => '0'
    );
\result_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(12),
      Q => result_J2(12),
      R => '0'
    );
\result_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(13),
      Q => result_J2(13),
      R => '0'
    );
\result_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(14),
      Q => result_J2(14),
      R => '0'
    );
\result_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(15),
      Q => result_J2(15),
      R => '0'
    );
\result_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(1),
      Q => result_J2(1),
      R => '0'
    );
\result_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(2),
      Q => result_J2(2),
      R => '0'
    );
\result_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(3),
      Q => result_J2(3),
      R => '0'
    );
\result_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(4),
      Q => result_J2(4),
      R => '0'
    );
\result_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(5),
      Q => result_J2(5),
      R => '0'
    );
\result_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(6),
      Q => result_J2(6),
      R => '0'
    );
\result_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(7),
      Q => result_J2(7),
      R => '0'
    );
\result_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(8),
      Q => result_J2(8),
      R => '0'
    );
\result_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(9),
      Q => result_J2(9),
      R => '0'
    );
\result_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(0),
      Q => result_K1(0),
      R => '0'
    );
\result_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(10),
      Q => result_K1(10),
      R => '0'
    );
\result_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(11),
      Q => result_K1(11),
      R => '0'
    );
\result_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(12),
      Q => result_K1(12),
      R => '0'
    );
\result_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(13),
      Q => result_K1(13),
      R => '0'
    );
\result_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(14),
      Q => result_K1(14),
      R => '0'
    );
\result_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(15),
      Q => result_K1(15),
      R => '0'
    );
\result_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(1),
      Q => result_K1(1),
      R => '0'
    );
\result_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(2),
      Q => result_K1(2),
      R => '0'
    );
\result_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(3),
      Q => result_K1(3),
      R => '0'
    );
\result_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(4),
      Q => result_K1(4),
      R => '0'
    );
\result_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(5),
      Q => result_K1(5),
      R => '0'
    );
\result_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(6),
      Q => result_K1(6),
      R => '0'
    );
\result_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(7),
      Q => result_K1(7),
      R => '0'
    );
\result_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(8),
      Q => result_K1(8),
      R => '0'
    );
\result_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(9),
      Q => result_K1(9),
      R => '0'
    );
\result_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(0),
      Q => result_K2(0),
      R => '0'
    );
\result_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(10),
      Q => result_K2(10),
      R => '0'
    );
\result_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(11),
      Q => result_K2(11),
      R => '0'
    );
\result_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(12),
      Q => result_K2(12),
      R => '0'
    );
\result_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(13),
      Q => result_K2(13),
      R => '0'
    );
\result_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(14),
      Q => result_K2(14),
      R => '0'
    );
\result_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(15),
      Q => result_K2(15),
      R => '0'
    );
\result_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(1),
      Q => result_K2(1),
      R => '0'
    );
\result_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(2),
      Q => result_K2(2),
      R => '0'
    );
\result_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(3),
      Q => result_K2(3),
      R => '0'
    );
\result_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(4),
      Q => result_K2(4),
      R => '0'
    );
\result_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(5),
      Q => result_K2(5),
      R => '0'
    );
\result_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(6),
      Q => result_K2(6),
      R => '0'
    );
\result_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(7),
      Q => result_K2(7),
      R => '0'
    );
\result_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(8),
      Q => result_K2(8),
      R => '0'
    );
\result_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(9),
      Q => result_K2(9),
      R => '0'
    );
\result_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(0),
      Q => result_L1(0),
      R => '0'
    );
\result_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(10),
      Q => result_L1(10),
      R => '0'
    );
\result_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(11),
      Q => result_L1(11),
      R => '0'
    );
\result_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(12),
      Q => result_L1(12),
      R => '0'
    );
\result_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(13),
      Q => result_L1(13),
      R => '0'
    );
\result_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(14),
      Q => result_L1(14),
      R => '0'
    );
\result_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(15),
      Q => result_L1(15),
      R => '0'
    );
\result_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(1),
      Q => result_L1(1),
      R => '0'
    );
\result_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(2),
      Q => result_L1(2),
      R => '0'
    );
\result_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(3),
      Q => result_L1(3),
      R => '0'
    );
\result_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(4),
      Q => result_L1(4),
      R => '0'
    );
\result_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(5),
      Q => result_L1(5),
      R => '0'
    );
\result_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(6),
      Q => result_L1(6),
      R => '0'
    );
\result_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(7),
      Q => result_L1(7),
      R => '0'
    );
\result_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(8),
      Q => result_L1(8),
      R => '0'
    );
\result_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(9),
      Q => result_L1(9),
      R => '0'
    );
\result_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(0),
      Q => result_L2(0),
      R => '0'
    );
\result_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(10),
      Q => result_L2(10),
      R => '0'
    );
\result_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(11),
      Q => result_L2(11),
      R => '0'
    );
\result_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(12),
      Q => result_L2(12),
      R => '0'
    );
\result_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(13),
      Q => result_L2(13),
      R => '0'
    );
\result_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(14),
      Q => result_L2(14),
      R => '0'
    );
\result_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(15),
      Q => result_L2(15),
      R => '0'
    );
\result_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(1),
      Q => result_L2(1),
      R => '0'
    );
\result_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(2),
      Q => result_L2(2),
      R => '0'
    );
\result_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(3),
      Q => result_L2(3),
      R => '0'
    );
\result_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(4),
      Q => result_L2(4),
      R => '0'
    );
\result_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(5),
      Q => result_L2(5),
      R => '0'
    );
\result_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(6),
      Q => result_L2(6),
      R => '0'
    );
\result_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(7),
      Q => result_L2(7),
      R => '0'
    );
\result_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(8),
      Q => result_L2(8),
      R => '0'
    );
\result_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(9),
      Q => result_L2(9),
      R => '0'
    );
\result_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(0),
      Q => result_M1(0),
      R => '0'
    );
\result_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(10),
      Q => result_M1(10),
      R => '0'
    );
\result_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(11),
      Q => result_M1(11),
      R => '0'
    );
\result_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(12),
      Q => result_M1(12),
      R => '0'
    );
\result_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(13),
      Q => result_M1(13),
      R => '0'
    );
\result_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(14),
      Q => result_M1(14),
      R => '0'
    );
\result_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(15),
      Q => result_M1(15),
      R => '0'
    );
\result_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(1),
      Q => result_M1(1),
      R => '0'
    );
\result_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(2),
      Q => result_M1(2),
      R => '0'
    );
\result_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(3),
      Q => result_M1(3),
      R => '0'
    );
\result_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(4),
      Q => result_M1(4),
      R => '0'
    );
\result_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(5),
      Q => result_M1(5),
      R => '0'
    );
\result_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(6),
      Q => result_M1(6),
      R => '0'
    );
\result_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(7),
      Q => result_M1(7),
      R => '0'
    );
\result_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(8),
      Q => result_M1(8),
      R => '0'
    );
\result_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(9),
      Q => result_M1(9),
      R => '0'
    );
\result_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(0),
      Q => result_M2(0),
      R => '0'
    );
\result_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(10),
      Q => result_M2(10),
      R => '0'
    );
\result_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(11),
      Q => result_M2(11),
      R => '0'
    );
\result_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(12),
      Q => result_M2(12),
      R => '0'
    );
\result_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(13),
      Q => result_M2(13),
      R => '0'
    );
\result_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(14),
      Q => result_M2(14),
      R => '0'
    );
\result_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(15),
      Q => result_M2(15),
      R => '0'
    );
\result_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(1),
      Q => result_M2(1),
      R => '0'
    );
\result_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(2),
      Q => result_M2(2),
      R => '0'
    );
\result_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(3),
      Q => result_M2(3),
      R => '0'
    );
\result_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(4),
      Q => result_M2(4),
      R => '0'
    );
\result_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(5),
      Q => result_M2(5),
      R => '0'
    );
\result_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(6),
      Q => result_M2(6),
      R => '0'
    );
\result_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(7),
      Q => result_M2(7),
      R => '0'
    );
\result_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(8),
      Q => result_M2(8),
      R => '0'
    );
\result_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(9),
      Q => result_M2(9),
      R => '0'
    );
\result_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(0),
      Q => result_N1(0),
      R => '0'
    );
\result_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(10),
      Q => result_N1(10),
      R => '0'
    );
\result_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(11),
      Q => result_N1(11),
      R => '0'
    );
\result_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(12),
      Q => result_N1(12),
      R => '0'
    );
\result_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(13),
      Q => result_N1(13),
      R => '0'
    );
\result_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(14),
      Q => result_N1(14),
      R => '0'
    );
\result_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(15),
      Q => result_N1(15),
      R => '0'
    );
\result_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(1),
      Q => result_N1(1),
      R => '0'
    );
\result_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(2),
      Q => result_N1(2),
      R => '0'
    );
\result_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(3),
      Q => result_N1(3),
      R => '0'
    );
\result_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(4),
      Q => result_N1(4),
      R => '0'
    );
\result_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(5),
      Q => result_N1(5),
      R => '0'
    );
\result_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(6),
      Q => result_N1(6),
      R => '0'
    );
\result_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(7),
      Q => result_N1(7),
      R => '0'
    );
\result_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(8),
      Q => result_N1(8),
      R => '0'
    );
\result_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(9),
      Q => result_N1(9),
      R => '0'
    );
\result_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(0),
      Q => result_N2(0),
      R => '0'
    );
\result_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(10),
      Q => result_N2(10),
      R => '0'
    );
\result_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(11),
      Q => result_N2(11),
      R => '0'
    );
\result_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(12),
      Q => result_N2(12),
      R => '0'
    );
\result_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(13),
      Q => result_N2(13),
      R => '0'
    );
\result_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(14),
      Q => result_N2(14),
      R => '0'
    );
\result_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(15),
      Q => result_N2(15),
      R => '0'
    );
\result_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(1),
      Q => result_N2(1),
      R => '0'
    );
\result_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(2),
      Q => result_N2(2),
      R => '0'
    );
\result_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(3),
      Q => result_N2(3),
      R => '0'
    );
\result_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(4),
      Q => result_N2(4),
      R => '0'
    );
\result_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(5),
      Q => result_N2(5),
      R => '0'
    );
\result_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(6),
      Q => result_N2(6),
      R => '0'
    );
\result_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(7),
      Q => result_N2(7),
      R => '0'
    );
\result_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(8),
      Q => result_N2(8),
      R => '0'
    );
\result_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(9),
      Q => result_N2(9),
      R => '0'
    );
\result_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(0),
      Q => result_O1(0),
      R => '0'
    );
\result_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(10),
      Q => result_O1(10),
      R => '0'
    );
\result_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(11),
      Q => result_O1(11),
      R => '0'
    );
\result_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(12),
      Q => result_O1(12),
      R => '0'
    );
\result_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(13),
      Q => result_O1(13),
      R => '0'
    );
\result_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(14),
      Q => result_O1(14),
      R => '0'
    );
\result_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(15),
      Q => result_O1(15),
      R => '0'
    );
\result_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(1),
      Q => result_O1(1),
      R => '0'
    );
\result_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(2),
      Q => result_O1(2),
      R => '0'
    );
\result_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(3),
      Q => result_O1(3),
      R => '0'
    );
\result_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(4),
      Q => result_O1(4),
      R => '0'
    );
\result_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(5),
      Q => result_O1(5),
      R => '0'
    );
\result_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(6),
      Q => result_O1(6),
      R => '0'
    );
\result_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(7),
      Q => result_O1(7),
      R => '0'
    );
\result_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(8),
      Q => result_O1(8),
      R => '0'
    );
\result_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(9),
      Q => result_O1(9),
      R => '0'
    );
\result_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(0),
      Q => result_O2(0),
      R => '0'
    );
\result_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(10),
      Q => result_O2(10),
      R => '0'
    );
\result_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(11),
      Q => result_O2(11),
      R => '0'
    );
\result_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(12),
      Q => result_O2(12),
      R => '0'
    );
\result_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(13),
      Q => result_O2(13),
      R => '0'
    );
\result_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(14),
      Q => result_O2(14),
      R => '0'
    );
\result_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(15),
      Q => result_O2(15),
      R => '0'
    );
\result_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(1),
      Q => result_O2(1),
      R => '0'
    );
\result_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(2),
      Q => result_O2(2),
      R => '0'
    );
\result_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(3),
      Q => result_O2(3),
      R => '0'
    );
\result_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(4),
      Q => result_O2(4),
      R => '0'
    );
\result_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(5),
      Q => result_O2(5),
      R => '0'
    );
\result_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(6),
      Q => result_O2(6),
      R => '0'
    );
\result_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(7),
      Q => result_O2(7),
      R => '0'
    );
\result_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(8),
      Q => result_O2(8),
      R => '0'
    );
\result_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(9),
      Q => result_O2(9),
      R => '0'
    );
\result_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(0),
      Q => result_P1(0),
      R => '0'
    );
\result_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(10),
      Q => result_P1(10),
      R => '0'
    );
\result_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(11),
      Q => result_P1(11),
      R => '0'
    );
\result_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(12),
      Q => result_P1(12),
      R => '0'
    );
\result_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(13),
      Q => result_P1(13),
      R => '0'
    );
\result_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(14),
      Q => result_P1(14),
      R => '0'
    );
\result_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(15),
      Q => result_P1(15),
      R => '0'
    );
\result_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(1),
      Q => result_P1(1),
      R => '0'
    );
\result_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(2),
      Q => result_P1(2),
      R => '0'
    );
\result_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(3),
      Q => result_P1(3),
      R => '0'
    );
\result_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(4),
      Q => result_P1(4),
      R => '0'
    );
\result_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(5),
      Q => result_P1(5),
      R => '0'
    );
\result_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(6),
      Q => result_P1(6),
      R => '0'
    );
\result_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(7),
      Q => result_P1(7),
      R => '0'
    );
\result_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(8),
      Q => result_P1(8),
      R => '0'
    );
\result_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(9),
      Q => result_P1(9),
      R => '0'
    );
\result_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(0),
      Q => result_P2(0),
      R => '0'
    );
\result_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(10),
      Q => result_P2(10),
      R => '0'
    );
\result_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(11),
      Q => result_P2(11),
      R => '0'
    );
\result_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(12),
      Q => result_P2(12),
      R => '0'
    );
\result_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(13),
      Q => result_P2(13),
      R => '0'
    );
\result_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(14),
      Q => result_P2(14),
      R => '0'
    );
\result_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(15),
      Q => result_P2(15),
      R => '0'
    );
\result_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(1),
      Q => result_P2(1),
      R => '0'
    );
\result_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(2),
      Q => result_P2(2),
      R => '0'
    );
\result_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(3),
      Q => result_P2(3),
      R => '0'
    );
\result_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(4),
      Q => result_P2(4),
      R => '0'
    );
\result_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(5),
      Q => result_P2(5),
      R => '0'
    );
\result_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(6),
      Q => result_P2(6),
      R => '0'
    );
\result_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(7),
      Q => result_P2(7),
      R => '0'
    );
\result_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(8),
      Q => result_P2(8),
      R => '0'
    );
\result_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(9),
      Q => result_P2(9),
      R => '0'
    );
\rhd_data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[0]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[0]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[0]_i_4_n_0\,
      O => rhd_data_out(0)
    );
\rhd_data_out[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[0]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[0]_i_14_n_0\
    );
\rhd_data_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(0),
      I1 => result_DDR_M2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_M2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(0),
      O => \rhd_data_out[0]_i_15_n_0\
    );
\rhd_data_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(0),
      I1 => result_DDR_N2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_N2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(0),
      O => \rhd_data_out[0]_i_16_n_0\
    );
\rhd_data_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(0),
      I1 => result_DDR_K2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_K2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(0),
      O => \rhd_data_out[0]_i_17_n_0\
    );
\rhd_data_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(0),
      I1 => result_DDR_L2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_L2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(0),
      O => \rhd_data_out[0]_i_18_n_0\
    );
\rhd_data_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(0),
      I1 => result_DDR_I2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_I2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(0),
      O => \rhd_data_out[0]_i_19_n_0\
    );
\rhd_data_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[0]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[0]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[0]_i_2_n_0\
    );
\rhd_data_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(0),
      I1 => result_DDR_J2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_J2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(0),
      O => \rhd_data_out[0]_i_20_n_0\
    );
\rhd_data_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(0),
      I1 => result_DDR_G2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_G2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(0),
      O => \rhd_data_out[0]_i_21_n_0\
    );
\rhd_data_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(0),
      I1 => result_DDR_H2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_H2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(0),
      O => \rhd_data_out[0]_i_22_n_0\
    );
\rhd_data_out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(0),
      I1 => result_DDR_E2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(0),
      O => \rhd_data_out[0]_i_23_n_0\
    );
\rhd_data_out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(0),
      I1 => result_DDR_F2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(0),
      O => \rhd_data_out[0]_i_24_n_0\
    );
\rhd_data_out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(0),
      I1 => result_DDR_C2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(0),
      O => \rhd_data_out[0]_i_25_n_0\
    );
\rhd_data_out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(0),
      I1 => result_DDR_D2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(0),
      O => \rhd_data_out[0]_i_26_n_0\
    );
\rhd_data_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(0),
      I1 => result_DDR_A2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(0),
      O => \rhd_data_out[0]_i_27_n_0\
    );
\rhd_data_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(0),
      I1 => result_DDR_B2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(0),
      O => \rhd_data_out[0]_i_28_n_0\
    );
\rhd_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_7_n_0\,
      I1 => \rhd_data_out_reg[0]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[0]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[0]_i_10_n_0\,
      O => \rhd_data_out[0]_i_3_n_0\
    );
\rhd_data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_11_n_0\,
      I1 => \rhd_data_out_reg[0]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[0]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[0]_i_14_n_0\,
      O => \rhd_data_out[0]_i_4_n_0\
    );
\rhd_data_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(0),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(0),
      O => \rhd_data_out[0]_i_5_n_0\
    );
\rhd_data_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(0),
      I1 => result_DDR_O2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(0),
      O => \rhd_data_out[0]_i_6_n_0\
    );
\rhd_data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[10]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[10]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[10]_i_4_n_0\,
      O => rhd_data_out(10)
    );
\rhd_data_out[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[10]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[10]_i_14_n_0\
    );
\rhd_data_out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(10),
      I1 => result_DDR_M2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(10),
      O => \rhd_data_out[10]_i_15_n_0\
    );
\rhd_data_out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(10),
      I1 => result_DDR_N2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(10),
      O => \rhd_data_out[10]_i_16_n_0\
    );
\rhd_data_out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(10),
      I1 => result_DDR_K2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(10),
      O => \rhd_data_out[10]_i_17_n_0\
    );
\rhd_data_out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(10),
      I1 => result_DDR_L2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(10),
      O => \rhd_data_out[10]_i_18_n_0\
    );
\rhd_data_out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(10),
      I1 => result_DDR_I2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(10),
      O => \rhd_data_out[10]_i_19_n_0\
    );
\rhd_data_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[10]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[10]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[10]_i_2_n_0\
    );
\rhd_data_out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(10),
      I1 => result_DDR_J2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(10),
      O => \rhd_data_out[10]_i_20_n_0\
    );
\rhd_data_out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(10),
      I1 => result_DDR_G2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(10),
      O => \rhd_data_out[10]_i_21_n_0\
    );
\rhd_data_out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(10),
      I1 => result_DDR_H2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(10),
      O => \rhd_data_out[10]_i_22_n_0\
    );
\rhd_data_out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(10),
      I1 => result_DDR_E2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(10),
      O => \rhd_data_out[10]_i_23_n_0\
    );
\rhd_data_out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(10),
      I1 => result_DDR_F2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(10),
      O => \rhd_data_out[10]_i_24_n_0\
    );
\rhd_data_out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(10),
      I1 => result_DDR_C2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(10),
      O => \rhd_data_out[10]_i_25_n_0\
    );
\rhd_data_out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(10),
      I1 => result_DDR_D2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(10),
      O => \rhd_data_out[10]_i_26_n_0\
    );
\rhd_data_out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(10),
      I1 => result_DDR_A2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(10),
      O => \rhd_data_out[10]_i_27_n_0\
    );
\rhd_data_out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(10),
      I1 => result_DDR_B2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(10),
      O => \rhd_data_out[10]_i_28_n_0\
    );
\rhd_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_7_n_0\,
      I1 => \rhd_data_out_reg[10]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[10]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[10]_i_10_n_0\,
      O => \rhd_data_out[10]_i_3_n_0\
    );
\rhd_data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_11_n_0\,
      I1 => \rhd_data_out_reg[10]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[10]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[10]_i_14_n_0\,
      O => \rhd_data_out[10]_i_4_n_0\
    );
\rhd_data_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(10),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(10),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(10),
      O => \rhd_data_out[10]_i_5_n_0\
    );
\rhd_data_out[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(10),
      I1 => result_DDR_O2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(10),
      O => \rhd_data_out[10]_i_6_n_0\
    );
\rhd_data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[11]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[11]_i_4_n_0\,
      O => rhd_data_out(11)
    );
\rhd_data_out[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[11]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[11]_i_14_n_0\
    );
\rhd_data_out[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(11),
      I1 => result_DDR_M2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(11),
      O => \rhd_data_out[11]_i_15_n_0\
    );
\rhd_data_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(11),
      I1 => result_DDR_N2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(11),
      O => \rhd_data_out[11]_i_16_n_0\
    );
\rhd_data_out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(11),
      I1 => result_DDR_K2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(11),
      O => \rhd_data_out[11]_i_17_n_0\
    );
\rhd_data_out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(11),
      I1 => result_DDR_L2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(11),
      O => \rhd_data_out[11]_i_18_n_0\
    );
\rhd_data_out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(11),
      I1 => result_DDR_I2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(11),
      O => \rhd_data_out[11]_i_19_n_0\
    );
\rhd_data_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[11]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[11]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[11]_i_2_n_0\
    );
\rhd_data_out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(11),
      I1 => result_DDR_J2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(11),
      O => \rhd_data_out[11]_i_20_n_0\
    );
\rhd_data_out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(11),
      I1 => result_DDR_G2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(11),
      O => \rhd_data_out[11]_i_21_n_0\
    );
\rhd_data_out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(11),
      I1 => result_DDR_H2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(11),
      O => \rhd_data_out[11]_i_22_n_0\
    );
\rhd_data_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(11),
      I1 => result_DDR_E2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(11),
      O => \rhd_data_out[11]_i_23_n_0\
    );
\rhd_data_out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(11),
      I1 => result_DDR_F2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(11),
      O => \rhd_data_out[11]_i_24_n_0\
    );
\rhd_data_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(11),
      I1 => result_DDR_C2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(11),
      O => \rhd_data_out[11]_i_25_n_0\
    );
\rhd_data_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(11),
      I1 => result_DDR_D2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(11),
      O => \rhd_data_out[11]_i_26_n_0\
    );
\rhd_data_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(11),
      I1 => result_DDR_A2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(11),
      O => \rhd_data_out[11]_i_27_n_0\
    );
\rhd_data_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(11),
      I1 => result_DDR_B2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(11),
      O => \rhd_data_out[11]_i_28_n_0\
    );
\rhd_data_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[11]_i_29_n_0\
    );
\rhd_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_7_n_0\,
      I1 => \rhd_data_out_reg[11]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[11]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[11]_i_10_n_0\,
      O => \rhd_data_out[11]_i_3_n_0\
    );
\rhd_data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_11_n_0\,
      I1 => \rhd_data_out_reg[11]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[11]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[11]_i_14_n_0\,
      O => \rhd_data_out[11]_i_4_n_0\
    );
\rhd_data_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(11),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(11),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(11),
      O => \rhd_data_out[11]_i_5_n_0\
    );
\rhd_data_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(11),
      I1 => result_DDR_O2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(11),
      O => \rhd_data_out[11]_i_6_n_0\
    );
\rhd_data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[12]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[12]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[12]_i_4_n_0\,
      O => rhd_data_out(12)
    );
\rhd_data_out[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[12]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[12]_i_14_n_0\
    );
\rhd_data_out[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(12),
      I1 => result_DDR_M2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(12),
      O => \rhd_data_out[12]_i_15_n_0\
    );
\rhd_data_out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(12),
      I1 => result_DDR_N2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(12),
      O => \rhd_data_out[12]_i_16_n_0\
    );
\rhd_data_out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(12),
      I1 => result_DDR_K2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(12),
      O => \rhd_data_out[12]_i_17_n_0\
    );
\rhd_data_out[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(12),
      I1 => result_DDR_L2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(12),
      O => \rhd_data_out[12]_i_18_n_0\
    );
\rhd_data_out[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(12),
      I1 => result_DDR_I2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(12),
      O => \rhd_data_out[12]_i_19_n_0\
    );
\rhd_data_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[12]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[12]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[12]_i_2_n_0\
    );
\rhd_data_out[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(12),
      I1 => result_DDR_J2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(12),
      O => \rhd_data_out[12]_i_20_n_0\
    );
\rhd_data_out[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(12),
      I1 => result_DDR_G2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(12),
      O => \rhd_data_out[12]_i_21_n_0\
    );
\rhd_data_out[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(12),
      I1 => result_DDR_H2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(12),
      O => \rhd_data_out[12]_i_22_n_0\
    );
\rhd_data_out[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(12),
      I1 => result_DDR_E2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(12),
      O => \rhd_data_out[12]_i_23_n_0\
    );
\rhd_data_out[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(12),
      I1 => result_DDR_F2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(12),
      O => \rhd_data_out[12]_i_24_n_0\
    );
\rhd_data_out[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(12),
      I1 => result_DDR_C2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(12),
      O => \rhd_data_out[12]_i_25_n_0\
    );
\rhd_data_out[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(12),
      I1 => result_DDR_D2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(12),
      O => \rhd_data_out[12]_i_26_n_0\
    );
\rhd_data_out[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(12),
      I1 => result_DDR_A2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(12),
      O => \rhd_data_out[12]_i_27_n_0\
    );
\rhd_data_out[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(12),
      I1 => result_DDR_B2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(12),
      O => \rhd_data_out[12]_i_28_n_0\
    );
\rhd_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_7_n_0\,
      I1 => \rhd_data_out_reg[12]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[12]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[12]_i_10_n_0\,
      O => \rhd_data_out[12]_i_3_n_0\
    );
\rhd_data_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_11_n_0\,
      I1 => \rhd_data_out_reg[12]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[12]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[12]_i_14_n_0\,
      O => \rhd_data_out[12]_i_4_n_0\
    );
\rhd_data_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(12),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(12),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(12),
      O => \rhd_data_out[12]_i_5_n_0\
    );
\rhd_data_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(12),
      I1 => result_DDR_O2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(12),
      O => \rhd_data_out[12]_i_6_n_0\
    );
\rhd_data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[13]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[13]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[13]_i_4_n_0\,
      O => rhd_data_out(13)
    );
\rhd_data_out[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[13]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[13]_i_14_n_0\
    );
\rhd_data_out[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(13),
      I1 => result_DDR_M2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(13),
      O => \rhd_data_out[13]_i_15_n_0\
    );
\rhd_data_out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(13),
      I1 => result_DDR_N2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(13),
      O => \rhd_data_out[13]_i_16_n_0\
    );
\rhd_data_out[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(13),
      I1 => result_DDR_K2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(13),
      O => \rhd_data_out[13]_i_17_n_0\
    );
\rhd_data_out[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(13),
      I1 => result_DDR_L2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(13),
      O => \rhd_data_out[13]_i_18_n_0\
    );
\rhd_data_out[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(13),
      I1 => result_DDR_I2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(13),
      O => \rhd_data_out[13]_i_19_n_0\
    );
\rhd_data_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[13]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[13]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[13]_i_2_n_0\
    );
\rhd_data_out[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(13),
      I1 => result_DDR_J2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(13),
      O => \rhd_data_out[13]_i_20_n_0\
    );
\rhd_data_out[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(13),
      I1 => result_DDR_G2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(13),
      O => \rhd_data_out[13]_i_21_n_0\
    );
\rhd_data_out[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(13),
      I1 => result_DDR_H2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(13),
      O => \rhd_data_out[13]_i_22_n_0\
    );
\rhd_data_out[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(13),
      I1 => result_DDR_E2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(13),
      O => \rhd_data_out[13]_i_23_n_0\
    );
\rhd_data_out[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(13),
      I1 => result_DDR_F2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(13),
      O => \rhd_data_out[13]_i_24_n_0\
    );
\rhd_data_out[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(13),
      I1 => result_DDR_C2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(13),
      O => \rhd_data_out[13]_i_25_n_0\
    );
\rhd_data_out[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(13),
      I1 => result_DDR_D2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(13),
      O => \rhd_data_out[13]_i_26_n_0\
    );
\rhd_data_out[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(13),
      I1 => result_DDR_A2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(13),
      O => \rhd_data_out[13]_i_27_n_0\
    );
\rhd_data_out[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(13),
      I1 => result_DDR_B2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(13),
      O => \rhd_data_out[13]_i_28_n_0\
    );
\rhd_data_out[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[13]_i_29_n_0\
    );
\rhd_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_7_n_0\,
      I1 => \rhd_data_out_reg[13]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[13]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[13]_i_10_n_0\,
      O => \rhd_data_out[13]_i_3_n_0\
    );
\rhd_data_out[13]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[3]\,
      O => \rhd_data_out[13]_i_30_n_0\
    );
\rhd_data_out[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[5]\,
      O => \rhd_data_out[13]_i_31_n_0\
    );
\rhd_data_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_11_n_0\,
      I1 => \rhd_data_out_reg[13]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[13]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[13]_i_14_n_0\,
      O => \rhd_data_out[13]_i_4_n_0\
    );
\rhd_data_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(13),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(13),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(13),
      O => \rhd_data_out[13]_i_5_n_0\
    );
\rhd_data_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(13),
      I1 => result_DDR_O2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(13),
      O => \rhd_data_out[13]_i_6_n_0\
    );
\rhd_data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[14]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[14]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[14]_i_4_n_0\,
      O => rhd_data_out(14)
    );
\rhd_data_out[14]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[14]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[14]_i_14_n_0\
    );
\rhd_data_out[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(14),
      I1 => result_DDR_M2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(14),
      O => \rhd_data_out[14]_i_15_n_0\
    );
\rhd_data_out[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(14),
      I1 => result_DDR_N2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(14),
      O => \rhd_data_out[14]_i_16_n_0\
    );
\rhd_data_out[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(14),
      I1 => result_DDR_K2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(14),
      O => \rhd_data_out[14]_i_17_n_0\
    );
\rhd_data_out[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(14),
      I1 => result_DDR_L2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(14),
      O => \rhd_data_out[14]_i_18_n_0\
    );
\rhd_data_out[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(14),
      I1 => result_DDR_I2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(14),
      O => \rhd_data_out[14]_i_19_n_0\
    );
\rhd_data_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[14]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[14]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[14]_i_2_n_0\
    );
\rhd_data_out[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(14),
      I1 => result_DDR_J2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(14),
      O => \rhd_data_out[14]_i_20_n_0\
    );
\rhd_data_out[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(14),
      I1 => result_DDR_G2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(14),
      O => \rhd_data_out[14]_i_21_n_0\
    );
\rhd_data_out[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(14),
      I1 => result_DDR_H2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(14),
      O => \rhd_data_out[14]_i_22_n_0\
    );
\rhd_data_out[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(14),
      I1 => result_DDR_E2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(14),
      O => \rhd_data_out[14]_i_23_n_0\
    );
\rhd_data_out[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(14),
      I1 => result_DDR_F2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(14),
      O => \rhd_data_out[14]_i_24_n_0\
    );
\rhd_data_out[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(14),
      I1 => result_DDR_C2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(14),
      O => \rhd_data_out[14]_i_25_n_0\
    );
\rhd_data_out[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(14),
      I1 => result_DDR_D2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(14),
      O => \rhd_data_out[14]_i_26_n_0\
    );
\rhd_data_out[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(14),
      I1 => result_DDR_A2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(14),
      O => \rhd_data_out[14]_i_27_n_0\
    );
\rhd_data_out[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(14),
      I1 => result_DDR_B2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(14),
      O => \rhd_data_out[14]_i_28_n_0\
    );
\rhd_data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_7_n_0\,
      I1 => \rhd_data_out_reg[14]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[14]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[14]_i_10_n_0\,
      O => \rhd_data_out[14]_i_3_n_0\
    );
\rhd_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_11_n_0\,
      I1 => \rhd_data_out_reg[14]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[14]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[14]_i_14_n_0\,
      O => \rhd_data_out[14]_i_4_n_0\
    );
\rhd_data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(14),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(14),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(14),
      O => \rhd_data_out[14]_i_5_n_0\
    );
\rhd_data_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(14),
      I1 => result_DDR_O2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(14),
      O => \rhd_data_out[14]_i_6_n_0\
    );
\rhd_data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[15]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[15]_i_4_n_0\,
      O => rhd_data_out(15)
    );
\rhd_data_out[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[15]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[15]_i_14_n_0\
    );
\rhd_data_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(15),
      I1 => result_DDR_M2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(15),
      O => \rhd_data_out[15]_i_15_n_0\
    );
\rhd_data_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(15),
      I1 => result_DDR_N2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(15),
      O => \rhd_data_out[15]_i_16_n_0\
    );
\rhd_data_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(15),
      I1 => result_DDR_K2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(15),
      O => \rhd_data_out[15]_i_17_n_0\
    );
\rhd_data_out[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(15),
      I1 => result_DDR_L2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(15),
      O => \rhd_data_out[15]_i_18_n_0\
    );
\rhd_data_out[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(15),
      I1 => result_DDR_I2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(15),
      O => \rhd_data_out[15]_i_19_n_0\
    );
\rhd_data_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[15]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[15]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[15]_i_2_n_0\
    );
\rhd_data_out[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(15),
      I1 => result_DDR_J2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(15),
      O => \rhd_data_out[15]_i_20_n_0\
    );
\rhd_data_out[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(15),
      I1 => result_DDR_G2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(15),
      O => \rhd_data_out[15]_i_21_n_0\
    );
\rhd_data_out[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(15),
      I1 => result_DDR_H2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(15),
      O => \rhd_data_out[15]_i_22_n_0\
    );
\rhd_data_out[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(15),
      I1 => result_DDR_E2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(15),
      O => \rhd_data_out[15]_i_23_n_0\
    );
\rhd_data_out[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(15),
      I1 => result_DDR_F2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(15),
      O => \rhd_data_out[15]_i_24_n_0\
    );
\rhd_data_out[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(15),
      I1 => result_DDR_C2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(15),
      O => \rhd_data_out[15]_i_25_n_0\
    );
\rhd_data_out[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(15),
      I1 => result_DDR_D2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(15),
      O => \rhd_data_out[15]_i_26_n_0\
    );
\rhd_data_out[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(15),
      I1 => result_DDR_A2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(15),
      O => \rhd_data_out[15]_i_27_n_0\
    );
\rhd_data_out[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(15),
      I1 => result_DDR_B2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(15),
      O => \rhd_data_out[15]_i_28_n_0\
    );
\rhd_data_out[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \rhd_data_out[15]_i_29_n_0\
    );
\rhd_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_7_n_0\,
      I1 => \rhd_data_out_reg[15]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[15]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[15]_i_10_n_0\,
      O => \rhd_data_out[15]_i_3_n_0\
    );
\rhd_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_11_n_0\,
      I1 => \rhd_data_out_reg[15]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[15]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[15]_i_14_n_0\,
      O => \rhd_data_out[15]_i_4_n_0\
    );
\rhd_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(15),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(15),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(15),
      O => \rhd_data_out[15]_i_5_n_0\
    );
\rhd_data_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(15),
      I1 => result_DDR_O2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(15),
      O => \rhd_data_out[15]_i_6_n_0\
    );
\rhd_data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[1]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[1]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[1]_i_4_n_0\,
      O => rhd_data_out(1)
    );
\rhd_data_out[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[1]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[1]_i_14_n_0\
    );
\rhd_data_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(1),
      I1 => result_DDR_M2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(1),
      O => \rhd_data_out[1]_i_15_n_0\
    );
\rhd_data_out[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(1),
      I1 => result_DDR_N2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(1),
      O => \rhd_data_out[1]_i_16_n_0\
    );
\rhd_data_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(1),
      I1 => result_DDR_K2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(1),
      O => \rhd_data_out[1]_i_17_n_0\
    );
\rhd_data_out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(1),
      I1 => result_DDR_L2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(1),
      O => \rhd_data_out[1]_i_18_n_0\
    );
\rhd_data_out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(1),
      I1 => result_DDR_I2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(1),
      O => \rhd_data_out[1]_i_19_n_0\
    );
\rhd_data_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[1]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[1]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[1]_i_2_n_0\
    );
\rhd_data_out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(1),
      I1 => result_DDR_J2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(1),
      O => \rhd_data_out[1]_i_20_n_0\
    );
\rhd_data_out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(1),
      I1 => result_DDR_G2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(1),
      O => \rhd_data_out[1]_i_21_n_0\
    );
\rhd_data_out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(1),
      I1 => result_DDR_H2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(1),
      O => \rhd_data_out[1]_i_22_n_0\
    );
\rhd_data_out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(1),
      I1 => result_DDR_E2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(1),
      O => \rhd_data_out[1]_i_23_n_0\
    );
\rhd_data_out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(1),
      I1 => result_DDR_F2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(1),
      O => \rhd_data_out[1]_i_24_n_0\
    );
\rhd_data_out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(1),
      I1 => result_DDR_C2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(1),
      O => \rhd_data_out[1]_i_25_n_0\
    );
\rhd_data_out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(1),
      I1 => result_DDR_D2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(1),
      O => \rhd_data_out[1]_i_26_n_0\
    );
\rhd_data_out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(1),
      I1 => result_DDR_A2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(1),
      O => \rhd_data_out[1]_i_27_n_0\
    );
\rhd_data_out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(1),
      I1 => result_DDR_B2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(1),
      O => \rhd_data_out[1]_i_28_n_0\
    );
\rhd_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_7_n_0\,
      I1 => \rhd_data_out_reg[1]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[1]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[1]_i_10_n_0\,
      O => \rhd_data_out[1]_i_3_n_0\
    );
\rhd_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_11_n_0\,
      I1 => \rhd_data_out_reg[1]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[1]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[1]_i_14_n_0\,
      O => \rhd_data_out[1]_i_4_n_0\
    );
\rhd_data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(1),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(1),
      O => \rhd_data_out[1]_i_5_n_0\
    );
\rhd_data_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(1),
      I1 => result_DDR_O2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(1),
      O => \rhd_data_out[1]_i_6_n_0\
    );
\rhd_data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[2]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[2]_i_4_n_0\,
      O => rhd_data_out(2)
    );
\rhd_data_out[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[2]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[2]_i_14_n_0\
    );
\rhd_data_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(2),
      I1 => result_DDR_M2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(2),
      O => \rhd_data_out[2]_i_15_n_0\
    );
\rhd_data_out[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(2),
      I1 => result_DDR_N2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(2),
      O => \rhd_data_out[2]_i_16_n_0\
    );
\rhd_data_out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(2),
      I1 => result_DDR_K2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(2),
      O => \rhd_data_out[2]_i_17_n_0\
    );
\rhd_data_out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(2),
      I1 => result_DDR_L2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(2),
      O => \rhd_data_out[2]_i_18_n_0\
    );
\rhd_data_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(2),
      I1 => result_DDR_I2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(2),
      O => \rhd_data_out[2]_i_19_n_0\
    );
\rhd_data_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[2]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[2]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[2]_i_2_n_0\
    );
\rhd_data_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(2),
      I1 => result_DDR_J2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(2),
      O => \rhd_data_out[2]_i_20_n_0\
    );
\rhd_data_out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(2),
      I1 => result_DDR_G2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(2),
      O => \rhd_data_out[2]_i_21_n_0\
    );
\rhd_data_out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(2),
      I1 => result_DDR_H2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(2),
      O => \rhd_data_out[2]_i_22_n_0\
    );
\rhd_data_out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(2),
      I1 => result_DDR_E2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(2),
      O => \rhd_data_out[2]_i_23_n_0\
    );
\rhd_data_out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(2),
      I1 => result_DDR_F2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(2),
      O => \rhd_data_out[2]_i_24_n_0\
    );
\rhd_data_out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(2),
      I1 => result_DDR_C2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(2),
      O => \rhd_data_out[2]_i_25_n_0\
    );
\rhd_data_out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(2),
      I1 => result_DDR_D2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(2),
      O => \rhd_data_out[2]_i_26_n_0\
    );
\rhd_data_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(2),
      I1 => result_DDR_A2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(2),
      O => \rhd_data_out[2]_i_27_n_0\
    );
\rhd_data_out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(2),
      I1 => result_DDR_B2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(2),
      O => \rhd_data_out[2]_i_28_n_0\
    );
\rhd_data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_7_n_0\,
      I1 => \rhd_data_out_reg[2]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[2]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[2]_i_10_n_0\,
      O => \rhd_data_out[2]_i_3_n_0\
    );
\rhd_data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_11_n_0\,
      I1 => \rhd_data_out_reg[2]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[2]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[2]_i_14_n_0\,
      O => \rhd_data_out[2]_i_4_n_0\
    );
\rhd_data_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(2),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(2),
      O => \rhd_data_out[2]_i_5_n_0\
    );
\rhd_data_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(2),
      I1 => result_DDR_O2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(2),
      O => \rhd_data_out[2]_i_6_n_0\
    );
\rhd_data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[3]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[3]_i_4_n_0\,
      O => rhd_data_out(3)
    );
\rhd_data_out[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[3]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[3]_i_14_n_0\
    );
\rhd_data_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(3),
      I1 => result_DDR_M2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(3),
      O => \rhd_data_out[3]_i_15_n_0\
    );
\rhd_data_out[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(3),
      I1 => result_DDR_N2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(3),
      O => \rhd_data_out[3]_i_16_n_0\
    );
\rhd_data_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(3),
      I1 => result_DDR_K2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(3),
      O => \rhd_data_out[3]_i_17_n_0\
    );
\rhd_data_out[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(3),
      I1 => result_DDR_L2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(3),
      O => \rhd_data_out[3]_i_18_n_0\
    );
\rhd_data_out[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(3),
      I1 => result_DDR_I2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(3),
      O => \rhd_data_out[3]_i_19_n_0\
    );
\rhd_data_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[3]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[3]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[3]_i_2_n_0\
    );
\rhd_data_out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(3),
      I1 => result_DDR_J2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(3),
      O => \rhd_data_out[3]_i_20_n_0\
    );
\rhd_data_out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(3),
      I1 => result_DDR_G2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(3),
      O => \rhd_data_out[3]_i_21_n_0\
    );
\rhd_data_out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(3),
      I1 => result_DDR_H2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(3),
      O => \rhd_data_out[3]_i_22_n_0\
    );
\rhd_data_out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(3),
      I1 => result_DDR_E2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(3),
      O => \rhd_data_out[3]_i_23_n_0\
    );
\rhd_data_out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(3),
      I1 => result_DDR_F2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(3),
      O => \rhd_data_out[3]_i_24_n_0\
    );
\rhd_data_out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(3),
      I1 => result_DDR_C2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(3),
      O => \rhd_data_out[3]_i_25_n_0\
    );
\rhd_data_out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(3),
      I1 => result_DDR_D2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(3),
      O => \rhd_data_out[3]_i_26_n_0\
    );
\rhd_data_out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(3),
      I1 => result_DDR_A2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(3),
      O => \rhd_data_out[3]_i_27_n_0\
    );
\rhd_data_out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(3),
      I1 => result_DDR_B2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(3),
      O => \rhd_data_out[3]_i_28_n_0\
    );
\rhd_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_7_n_0\,
      I1 => \rhd_data_out_reg[3]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[3]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[3]_i_10_n_0\,
      O => \rhd_data_out[3]_i_3_n_0\
    );
\rhd_data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_11_n_0\,
      I1 => \rhd_data_out_reg[3]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[3]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[3]_i_14_n_0\,
      O => \rhd_data_out[3]_i_4_n_0\
    );
\rhd_data_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(3),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(3),
      O => \rhd_data_out[3]_i_5_n_0\
    );
\rhd_data_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(3),
      I1 => result_DDR_O2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(3),
      O => \rhd_data_out[3]_i_6_n_0\
    );
\rhd_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[4]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[4]_i_4_n_0\,
      O => rhd_data_out(4)
    );
\rhd_data_out[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[4]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[4]_i_14_n_0\
    );
\rhd_data_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(4),
      I1 => result_DDR_M2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(4),
      O => \rhd_data_out[4]_i_15_n_0\
    );
\rhd_data_out[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(4),
      I1 => result_DDR_N2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(4),
      O => \rhd_data_out[4]_i_16_n_0\
    );
\rhd_data_out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(4),
      I1 => result_DDR_K2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(4),
      O => \rhd_data_out[4]_i_17_n_0\
    );
\rhd_data_out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(4),
      I1 => result_DDR_L2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(4),
      O => \rhd_data_out[4]_i_18_n_0\
    );
\rhd_data_out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(4),
      I1 => result_DDR_I2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(4),
      O => \rhd_data_out[4]_i_19_n_0\
    );
\rhd_data_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[4]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[4]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[4]_i_2_n_0\
    );
\rhd_data_out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(4),
      I1 => result_DDR_J2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(4),
      O => \rhd_data_out[4]_i_20_n_0\
    );
\rhd_data_out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(4),
      I1 => result_DDR_G2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(4),
      O => \rhd_data_out[4]_i_21_n_0\
    );
\rhd_data_out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(4),
      I1 => result_DDR_H2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(4),
      O => \rhd_data_out[4]_i_22_n_0\
    );
\rhd_data_out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(4),
      I1 => result_DDR_E2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(4),
      O => \rhd_data_out[4]_i_23_n_0\
    );
\rhd_data_out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(4),
      I1 => result_DDR_F2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(4),
      O => \rhd_data_out[4]_i_24_n_0\
    );
\rhd_data_out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(4),
      I1 => result_DDR_C2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(4),
      O => \rhd_data_out[4]_i_25_n_0\
    );
\rhd_data_out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(4),
      I1 => result_DDR_D2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(4),
      O => \rhd_data_out[4]_i_26_n_0\
    );
\rhd_data_out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(4),
      I1 => result_DDR_A2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(4),
      O => \rhd_data_out[4]_i_27_n_0\
    );
\rhd_data_out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(4),
      I1 => result_DDR_B2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(4),
      O => \rhd_data_out[4]_i_28_n_0\
    );
\rhd_data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_7_n_0\,
      I1 => \rhd_data_out_reg[4]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[4]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[4]_i_10_n_0\,
      O => \rhd_data_out[4]_i_3_n_0\
    );
\rhd_data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_11_n_0\,
      I1 => \rhd_data_out_reg[4]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[4]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[4]_i_14_n_0\,
      O => \rhd_data_out[4]_i_4_n_0\
    );
\rhd_data_out[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(4),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(4),
      O => \rhd_data_out[4]_i_5_n_0\
    );
\rhd_data_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(4),
      I1 => result_DDR_O2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(4),
      O => \rhd_data_out[4]_i_6_n_0\
    );
\rhd_data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[5]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[5]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[5]_i_4_n_0\,
      O => rhd_data_out(5)
    );
\rhd_data_out[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[5]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[5]_i_14_n_0\
    );
\rhd_data_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(5),
      I1 => result_DDR_M2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(5),
      O => \rhd_data_out[5]_i_15_n_0\
    );
\rhd_data_out[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(5),
      I1 => result_DDR_N2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(5),
      O => \rhd_data_out[5]_i_16_n_0\
    );
\rhd_data_out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(5),
      I1 => result_DDR_K2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(5),
      O => \rhd_data_out[5]_i_17_n_0\
    );
\rhd_data_out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(5),
      I1 => result_DDR_L2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(5),
      O => \rhd_data_out[5]_i_18_n_0\
    );
\rhd_data_out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(5),
      I1 => result_DDR_I2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(5),
      O => \rhd_data_out[5]_i_19_n_0\
    );
\rhd_data_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[5]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[5]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[5]_i_2_n_0\
    );
\rhd_data_out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(5),
      I1 => result_DDR_J2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(5),
      O => \rhd_data_out[5]_i_20_n_0\
    );
\rhd_data_out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(5),
      I1 => result_DDR_G2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(5),
      O => \rhd_data_out[5]_i_21_n_0\
    );
\rhd_data_out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(5),
      I1 => result_DDR_H2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(5),
      O => \rhd_data_out[5]_i_22_n_0\
    );
\rhd_data_out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(5),
      I1 => result_DDR_E2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(5),
      O => \rhd_data_out[5]_i_23_n_0\
    );
\rhd_data_out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(5),
      I1 => result_DDR_F2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(5),
      O => \rhd_data_out[5]_i_24_n_0\
    );
\rhd_data_out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(5),
      I1 => result_DDR_C2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(5),
      O => \rhd_data_out[5]_i_25_n_0\
    );
\rhd_data_out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(5),
      I1 => result_DDR_D2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(5),
      O => \rhd_data_out[5]_i_26_n_0\
    );
\rhd_data_out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(5),
      I1 => result_DDR_A2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(5),
      O => \rhd_data_out[5]_i_27_n_0\
    );
\rhd_data_out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(5),
      I1 => result_DDR_B2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(5),
      O => \rhd_data_out[5]_i_28_n_0\
    );
\rhd_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_7_n_0\,
      I1 => \rhd_data_out_reg[5]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[5]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[5]_i_10_n_0\,
      O => \rhd_data_out[5]_i_3_n_0\
    );
\rhd_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_11_n_0\,
      I1 => \rhd_data_out_reg[5]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[5]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[5]_i_14_n_0\,
      O => \rhd_data_out[5]_i_4_n_0\
    );
\rhd_data_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(5),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(5),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(5),
      O => \rhd_data_out[5]_i_5_n_0\
    );
\rhd_data_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(5),
      I1 => result_DDR_O2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(5),
      O => \rhd_data_out[5]_i_6_n_0\
    );
\rhd_data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[6]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[6]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[6]_i_4_n_0\,
      O => rhd_data_out(6)
    );
\rhd_data_out[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[6]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[6]_i_14_n_0\
    );
\rhd_data_out[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(6),
      I1 => result_DDR_M2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(6),
      O => \rhd_data_out[6]_i_15_n_0\
    );
\rhd_data_out[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(6),
      I1 => result_DDR_N2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(6),
      O => \rhd_data_out[6]_i_16_n_0\
    );
\rhd_data_out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(6),
      I1 => result_DDR_K2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(6),
      O => \rhd_data_out[6]_i_17_n_0\
    );
\rhd_data_out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(6),
      I1 => result_DDR_L2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(6),
      O => \rhd_data_out[6]_i_18_n_0\
    );
\rhd_data_out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(6),
      I1 => result_DDR_I2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(6),
      O => \rhd_data_out[6]_i_19_n_0\
    );
\rhd_data_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[6]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[6]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[6]_i_2_n_0\
    );
\rhd_data_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(6),
      I1 => result_DDR_J2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(6),
      O => \rhd_data_out[6]_i_20_n_0\
    );
\rhd_data_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(6),
      I1 => result_DDR_G2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(6),
      O => \rhd_data_out[6]_i_21_n_0\
    );
\rhd_data_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(6),
      I1 => result_DDR_H2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(6),
      O => \rhd_data_out[6]_i_22_n_0\
    );
\rhd_data_out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(6),
      I1 => result_DDR_E2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(6),
      O => \rhd_data_out[6]_i_23_n_0\
    );
\rhd_data_out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(6),
      I1 => result_DDR_F2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(6),
      O => \rhd_data_out[6]_i_24_n_0\
    );
\rhd_data_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(6),
      I1 => result_DDR_C2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(6),
      O => \rhd_data_out[6]_i_25_n_0\
    );
\rhd_data_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(6),
      I1 => result_DDR_D2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(6),
      O => \rhd_data_out[6]_i_26_n_0\
    );
\rhd_data_out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(6),
      I1 => result_DDR_A2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(6),
      O => \rhd_data_out[6]_i_27_n_0\
    );
\rhd_data_out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(6),
      I1 => result_DDR_B2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(6),
      O => \rhd_data_out[6]_i_28_n_0\
    );
\rhd_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_7_n_0\,
      I1 => \rhd_data_out_reg[6]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[6]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[6]_i_10_n_0\,
      O => \rhd_data_out[6]_i_3_n_0\
    );
\rhd_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_11_n_0\,
      I1 => \rhd_data_out_reg[6]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[6]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[6]_i_14_n_0\,
      O => \rhd_data_out[6]_i_4_n_0\
    );
\rhd_data_out[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(6),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(6),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(6),
      O => \rhd_data_out[6]_i_5_n_0\
    );
\rhd_data_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(6),
      I1 => result_DDR_O2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(6),
      O => \rhd_data_out[6]_i_6_n_0\
    );
\rhd_data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[7]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[7]_i_4_n_0\,
      O => rhd_data_out(7)
    );
\rhd_data_out[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[7]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[7]_i_14_n_0\
    );
\rhd_data_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(7),
      I1 => result_DDR_M2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(7),
      O => \rhd_data_out[7]_i_15_n_0\
    );
\rhd_data_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(7),
      I1 => result_DDR_N2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(7),
      O => \rhd_data_out[7]_i_16_n_0\
    );
\rhd_data_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(7),
      I1 => result_DDR_K2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(7),
      O => \rhd_data_out[7]_i_17_n_0\
    );
\rhd_data_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(7),
      I1 => result_DDR_L2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(7),
      O => \rhd_data_out[7]_i_18_n_0\
    );
\rhd_data_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(7),
      I1 => result_DDR_I2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(7),
      O => \rhd_data_out[7]_i_19_n_0\
    );
\rhd_data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[7]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[7]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[7]_i_2_n_0\
    );
\rhd_data_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(7),
      I1 => result_DDR_J2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(7),
      O => \rhd_data_out[7]_i_20_n_0\
    );
\rhd_data_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(7),
      I1 => result_DDR_G2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(7),
      O => \rhd_data_out[7]_i_21_n_0\
    );
\rhd_data_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(7),
      I1 => result_DDR_H2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(7),
      O => \rhd_data_out[7]_i_22_n_0\
    );
\rhd_data_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(7),
      I1 => result_DDR_E2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(7),
      O => \rhd_data_out[7]_i_23_n_0\
    );
\rhd_data_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(7),
      I1 => result_DDR_F2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(7),
      O => \rhd_data_out[7]_i_24_n_0\
    );
\rhd_data_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(7),
      I1 => result_DDR_C2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(7),
      O => \rhd_data_out[7]_i_25_n_0\
    );
\rhd_data_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(7),
      I1 => result_DDR_D2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(7),
      O => \rhd_data_out[7]_i_26_n_0\
    );
\rhd_data_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(7),
      I1 => result_DDR_A2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(7),
      O => \rhd_data_out[7]_i_27_n_0\
    );
\rhd_data_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(7),
      I1 => result_DDR_B2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(7),
      O => \rhd_data_out[7]_i_28_n_0\
    );
\rhd_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_7_n_0\,
      I1 => \rhd_data_out_reg[7]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[7]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[7]_i_10_n_0\,
      O => \rhd_data_out[7]_i_3_n_0\
    );
\rhd_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_11_n_0\,
      I1 => \rhd_data_out_reg[7]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[7]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[7]_i_14_n_0\,
      O => \rhd_data_out[7]_i_4_n_0\
    );
\rhd_data_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(7),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(7),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(7),
      O => \rhd_data_out[7]_i_5_n_0\
    );
\rhd_data_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(7),
      I1 => result_DDR_O2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(7),
      O => \rhd_data_out[7]_i_6_n_0\
    );
\rhd_data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[8]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[8]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[8]_i_4_n_0\,
      O => rhd_data_out(8)
    );
\rhd_data_out[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[8]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[8]_i_14_n_0\
    );
\rhd_data_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(8),
      I1 => result_DDR_M2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(8),
      O => \rhd_data_out[8]_i_15_n_0\
    );
\rhd_data_out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(8),
      I1 => result_DDR_N2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(8),
      O => \rhd_data_out[8]_i_16_n_0\
    );
\rhd_data_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(8),
      I1 => result_DDR_K2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(8),
      O => \rhd_data_out[8]_i_17_n_0\
    );
\rhd_data_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(8),
      I1 => result_DDR_L2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(8),
      O => \rhd_data_out[8]_i_18_n_0\
    );
\rhd_data_out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(8),
      I1 => result_DDR_I2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(8),
      O => \rhd_data_out[8]_i_19_n_0\
    );
\rhd_data_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[8]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[8]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[8]_i_2_n_0\
    );
\rhd_data_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(8),
      I1 => result_DDR_J2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(8),
      O => \rhd_data_out[8]_i_20_n_0\
    );
\rhd_data_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(8),
      I1 => result_DDR_G2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(8),
      O => \rhd_data_out[8]_i_21_n_0\
    );
\rhd_data_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(8),
      I1 => result_DDR_H2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(8),
      O => \rhd_data_out[8]_i_22_n_0\
    );
\rhd_data_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(8),
      I1 => result_DDR_E2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(8),
      O => \rhd_data_out[8]_i_23_n_0\
    );
\rhd_data_out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(8),
      I1 => result_DDR_F2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(8),
      O => \rhd_data_out[8]_i_24_n_0\
    );
\rhd_data_out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(8),
      I1 => result_DDR_C2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(8),
      O => \rhd_data_out[8]_i_25_n_0\
    );
\rhd_data_out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(8),
      I1 => result_DDR_D2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(8),
      O => \rhd_data_out[8]_i_26_n_0\
    );
\rhd_data_out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(8),
      I1 => result_DDR_A2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(8),
      O => \rhd_data_out[8]_i_27_n_0\
    );
\rhd_data_out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(8),
      I1 => result_DDR_B2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(8),
      O => \rhd_data_out[8]_i_28_n_0\
    );
\rhd_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_7_n_0\,
      I1 => \rhd_data_out_reg[8]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[8]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[8]_i_10_n_0\,
      O => \rhd_data_out[8]_i_3_n_0\
    );
\rhd_data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_11_n_0\,
      I1 => \rhd_data_out_reg[8]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[8]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[8]_i_14_n_0\,
      O => \rhd_data_out[8]_i_4_n_0\
    );
\rhd_data_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(8),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(8),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(8),
      O => \rhd_data_out[8]_i_5_n_0\
    );
\rhd_data_out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(8),
      I1 => result_DDR_O2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(8),
      O => \rhd_data_out[8]_i_6_n_0\
    );
\rhd_data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[9]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[9]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[9]_i_4_n_0\,
      O => rhd_data_out(9)
    );
\rhd_data_out[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[9]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[9]_i_14_n_0\
    );
\rhd_data_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(9),
      I1 => result_DDR_M2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(9),
      O => \rhd_data_out[9]_i_15_n_0\
    );
\rhd_data_out[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(9),
      I1 => result_DDR_N2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(9),
      O => \rhd_data_out[9]_i_16_n_0\
    );
\rhd_data_out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(9),
      I1 => result_DDR_K2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(9),
      O => \rhd_data_out[9]_i_17_n_0\
    );
\rhd_data_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(9),
      I1 => result_DDR_L2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(9),
      O => \rhd_data_out[9]_i_18_n_0\
    );
\rhd_data_out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(9),
      I1 => result_DDR_I2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(9),
      O => \rhd_data_out[9]_i_19_n_0\
    );
\rhd_data_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[9]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[9]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[9]_i_2_n_0\
    );
\rhd_data_out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(9),
      I1 => result_DDR_J2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(9),
      O => \rhd_data_out[9]_i_20_n_0\
    );
\rhd_data_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(9),
      I1 => result_DDR_G2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(9),
      O => \rhd_data_out[9]_i_21_n_0\
    );
\rhd_data_out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(9),
      I1 => result_DDR_H2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(9),
      O => \rhd_data_out[9]_i_22_n_0\
    );
\rhd_data_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(9),
      I1 => result_DDR_E2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(9),
      O => \rhd_data_out[9]_i_23_n_0\
    );
\rhd_data_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(9),
      I1 => result_DDR_F2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(9),
      O => \rhd_data_out[9]_i_24_n_0\
    );
\rhd_data_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(9),
      I1 => result_DDR_C2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(9),
      O => \rhd_data_out[9]_i_25_n_0\
    );
\rhd_data_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(9),
      I1 => result_DDR_D2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(9),
      O => \rhd_data_out[9]_i_26_n_0\
    );
\rhd_data_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(9),
      I1 => result_DDR_A2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(9),
      O => \rhd_data_out[9]_i_27_n_0\
    );
\rhd_data_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(9),
      I1 => result_DDR_B2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(9),
      O => \rhd_data_out[9]_i_28_n_0\
    );
\rhd_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_7_n_0\,
      I1 => \rhd_data_out_reg[9]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[9]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[9]_i_10_n_0\,
      O => \rhd_data_out[9]_i_3_n_0\
    );
\rhd_data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_11_n_0\,
      I1 => \rhd_data_out_reg[9]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[9]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[9]_i_14_n_0\,
      O => \rhd_data_out[9]_i_4_n_0\
    );
\rhd_data_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(9),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(9),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(9),
      O => \rhd_data_out[9]_i_5_n_0\
    );
\rhd_data_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(9),
      I1 => result_DDR_O2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(9),
      O => \rhd_data_out[9]_i_6_n_0\
    );
\rhd_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(0),
      Q => \rhd_data_out_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_21_n_0\,
      I1 => \rhd_data_out[0]_i_22_n_0\,
      O => \rhd_data_out_reg[0]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_23_n_0\,
      I1 => \rhd_data_out[0]_i_24_n_0\,
      O => \rhd_data_out_reg[0]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_25_n_0\,
      I1 => \rhd_data_out[0]_i_26_n_0\,
      O => \rhd_data_out_reg[0]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_27_n_0\,
      I1 => \rhd_data_out[0]_i_28_n_0\,
      O => \rhd_data_out_reg[0]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_15_n_0\,
      I1 => \rhd_data_out[0]_i_16_n_0\,
      O => \rhd_data_out_reg[0]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_17_n_0\,
      I1 => \rhd_data_out[0]_i_18_n_0\,
      O => \rhd_data_out_reg[0]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_19_n_0\,
      I1 => \rhd_data_out[0]_i_20_n_0\,
      O => \rhd_data_out_reg[0]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(10),
      Q => \rhd_data_out_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_21_n_0\,
      I1 => \rhd_data_out[10]_i_22_n_0\,
      O => \rhd_data_out_reg[10]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_23_n_0\,
      I1 => \rhd_data_out[10]_i_24_n_0\,
      O => \rhd_data_out_reg[10]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_25_n_0\,
      I1 => \rhd_data_out[10]_i_26_n_0\,
      O => \rhd_data_out_reg[10]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_27_n_0\,
      I1 => \rhd_data_out[10]_i_28_n_0\,
      O => \rhd_data_out_reg[10]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_15_n_0\,
      I1 => \rhd_data_out[10]_i_16_n_0\,
      O => \rhd_data_out_reg[10]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_17_n_0\,
      I1 => \rhd_data_out[10]_i_18_n_0\,
      O => \rhd_data_out_reg[10]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_19_n_0\,
      I1 => \rhd_data_out[10]_i_20_n_0\,
      O => \rhd_data_out_reg[10]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(11),
      Q => \rhd_data_out_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_21_n_0\,
      I1 => \rhd_data_out[11]_i_22_n_0\,
      O => \rhd_data_out_reg[11]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_23_n_0\,
      I1 => \rhd_data_out[11]_i_24_n_0\,
      O => \rhd_data_out_reg[11]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_25_n_0\,
      I1 => \rhd_data_out[11]_i_26_n_0\,
      O => \rhd_data_out_reg[11]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_27_n_0\,
      I1 => \rhd_data_out[11]_i_28_n_0\,
      O => \rhd_data_out_reg[11]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_15_n_0\,
      I1 => \rhd_data_out[11]_i_16_n_0\,
      O => \rhd_data_out_reg[11]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_17_n_0\,
      I1 => \rhd_data_out[11]_i_18_n_0\,
      O => \rhd_data_out_reg[11]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_19_n_0\,
      I1 => \rhd_data_out[11]_i_20_n_0\,
      O => \rhd_data_out_reg[11]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(12),
      Q => \rhd_data_out_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_21_n_0\,
      I1 => \rhd_data_out[12]_i_22_n_0\,
      O => \rhd_data_out_reg[12]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_23_n_0\,
      I1 => \rhd_data_out[12]_i_24_n_0\,
      O => \rhd_data_out_reg[12]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_25_n_0\,
      I1 => \rhd_data_out[12]_i_26_n_0\,
      O => \rhd_data_out_reg[12]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_27_n_0\,
      I1 => \rhd_data_out[12]_i_28_n_0\,
      O => \rhd_data_out_reg[12]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_15_n_0\,
      I1 => \rhd_data_out[12]_i_16_n_0\,
      O => \rhd_data_out_reg[12]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_17_n_0\,
      I1 => \rhd_data_out[12]_i_18_n_0\,
      O => \rhd_data_out_reg[12]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_19_n_0\,
      I1 => \rhd_data_out[12]_i_20_n_0\,
      O => \rhd_data_out_reg[12]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(13),
      Q => \rhd_data_out_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_21_n_0\,
      I1 => \rhd_data_out[13]_i_22_n_0\,
      O => \rhd_data_out_reg[13]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_23_n_0\,
      I1 => \rhd_data_out[13]_i_24_n_0\,
      O => \rhd_data_out_reg[13]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_25_n_0\,
      I1 => \rhd_data_out[13]_i_26_n_0\,
      O => \rhd_data_out_reg[13]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_27_n_0\,
      I1 => \rhd_data_out[13]_i_28_n_0\,
      O => \rhd_data_out_reg[13]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_15_n_0\,
      I1 => \rhd_data_out[13]_i_16_n_0\,
      O => \rhd_data_out_reg[13]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_17_n_0\,
      I1 => \rhd_data_out[13]_i_18_n_0\,
      O => \rhd_data_out_reg[13]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_19_n_0\,
      I1 => \rhd_data_out[13]_i_20_n_0\,
      O => \rhd_data_out_reg[13]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(14),
      Q => \rhd_data_out_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_21_n_0\,
      I1 => \rhd_data_out[14]_i_22_n_0\,
      O => \rhd_data_out_reg[14]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_23_n_0\,
      I1 => \rhd_data_out[14]_i_24_n_0\,
      O => \rhd_data_out_reg[14]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_25_n_0\,
      I1 => \rhd_data_out[14]_i_26_n_0\,
      O => \rhd_data_out_reg[14]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_27_n_0\,
      I1 => \rhd_data_out[14]_i_28_n_0\,
      O => \rhd_data_out_reg[14]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_15_n_0\,
      I1 => \rhd_data_out[14]_i_16_n_0\,
      O => \rhd_data_out_reg[14]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_17_n_0\,
      I1 => \rhd_data_out[14]_i_18_n_0\,
      O => \rhd_data_out_reg[14]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_19_n_0\,
      I1 => \rhd_data_out[14]_i_20_n_0\,
      O => \rhd_data_out_reg[14]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(15),
      Q => \rhd_data_out_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_21_n_0\,
      I1 => \rhd_data_out[15]_i_22_n_0\,
      O => \rhd_data_out_reg[15]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_23_n_0\,
      I1 => \rhd_data_out[15]_i_24_n_0\,
      O => \rhd_data_out_reg[15]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_25_n_0\,
      I1 => \rhd_data_out[15]_i_26_n_0\,
      O => \rhd_data_out_reg[15]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_27_n_0\,
      I1 => \rhd_data_out[15]_i_28_n_0\,
      O => \rhd_data_out_reg[15]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_15_n_0\,
      I1 => \rhd_data_out[15]_i_16_n_0\,
      O => \rhd_data_out_reg[15]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_17_n_0\,
      I1 => \rhd_data_out[15]_i_18_n_0\,
      O => \rhd_data_out_reg[15]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_19_n_0\,
      I1 => \rhd_data_out[15]_i_20_n_0\,
      O => \rhd_data_out_reg[15]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(1),
      Q => \rhd_data_out_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_21_n_0\,
      I1 => \rhd_data_out[1]_i_22_n_0\,
      O => \rhd_data_out_reg[1]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_23_n_0\,
      I1 => \rhd_data_out[1]_i_24_n_0\,
      O => \rhd_data_out_reg[1]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_25_n_0\,
      I1 => \rhd_data_out[1]_i_26_n_0\,
      O => \rhd_data_out_reg[1]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_27_n_0\,
      I1 => \rhd_data_out[1]_i_28_n_0\,
      O => \rhd_data_out_reg[1]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_15_n_0\,
      I1 => \rhd_data_out[1]_i_16_n_0\,
      O => \rhd_data_out_reg[1]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_17_n_0\,
      I1 => \rhd_data_out[1]_i_18_n_0\,
      O => \rhd_data_out_reg[1]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_19_n_0\,
      I1 => \rhd_data_out[1]_i_20_n_0\,
      O => \rhd_data_out_reg[1]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(2),
      Q => \rhd_data_out_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_21_n_0\,
      I1 => \rhd_data_out[2]_i_22_n_0\,
      O => \rhd_data_out_reg[2]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_23_n_0\,
      I1 => \rhd_data_out[2]_i_24_n_0\,
      O => \rhd_data_out_reg[2]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_25_n_0\,
      I1 => \rhd_data_out[2]_i_26_n_0\,
      O => \rhd_data_out_reg[2]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_27_n_0\,
      I1 => \rhd_data_out[2]_i_28_n_0\,
      O => \rhd_data_out_reg[2]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_15_n_0\,
      I1 => \rhd_data_out[2]_i_16_n_0\,
      O => \rhd_data_out_reg[2]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_17_n_0\,
      I1 => \rhd_data_out[2]_i_18_n_0\,
      O => \rhd_data_out_reg[2]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_19_n_0\,
      I1 => \rhd_data_out[2]_i_20_n_0\,
      O => \rhd_data_out_reg[2]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(3),
      Q => \rhd_data_out_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_21_n_0\,
      I1 => \rhd_data_out[3]_i_22_n_0\,
      O => \rhd_data_out_reg[3]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_23_n_0\,
      I1 => \rhd_data_out[3]_i_24_n_0\,
      O => \rhd_data_out_reg[3]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_25_n_0\,
      I1 => \rhd_data_out[3]_i_26_n_0\,
      O => \rhd_data_out_reg[3]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_27_n_0\,
      I1 => \rhd_data_out[3]_i_28_n_0\,
      O => \rhd_data_out_reg[3]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_15_n_0\,
      I1 => \rhd_data_out[3]_i_16_n_0\,
      O => \rhd_data_out_reg[3]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_17_n_0\,
      I1 => \rhd_data_out[3]_i_18_n_0\,
      O => \rhd_data_out_reg[3]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_19_n_0\,
      I1 => \rhd_data_out[3]_i_20_n_0\,
      O => \rhd_data_out_reg[3]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(4),
      Q => \rhd_data_out_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_21_n_0\,
      I1 => \rhd_data_out[4]_i_22_n_0\,
      O => \rhd_data_out_reg[4]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_23_n_0\,
      I1 => \rhd_data_out[4]_i_24_n_0\,
      O => \rhd_data_out_reg[4]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_25_n_0\,
      I1 => \rhd_data_out[4]_i_26_n_0\,
      O => \rhd_data_out_reg[4]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_27_n_0\,
      I1 => \rhd_data_out[4]_i_28_n_0\,
      O => \rhd_data_out_reg[4]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_15_n_0\,
      I1 => \rhd_data_out[4]_i_16_n_0\,
      O => \rhd_data_out_reg[4]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_17_n_0\,
      I1 => \rhd_data_out[4]_i_18_n_0\,
      O => \rhd_data_out_reg[4]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_19_n_0\,
      I1 => \rhd_data_out[4]_i_20_n_0\,
      O => \rhd_data_out_reg[4]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(5),
      Q => \rhd_data_out_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_21_n_0\,
      I1 => \rhd_data_out[5]_i_22_n_0\,
      O => \rhd_data_out_reg[5]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_23_n_0\,
      I1 => \rhd_data_out[5]_i_24_n_0\,
      O => \rhd_data_out_reg[5]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_25_n_0\,
      I1 => \rhd_data_out[5]_i_26_n_0\,
      O => \rhd_data_out_reg[5]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_27_n_0\,
      I1 => \rhd_data_out[5]_i_28_n_0\,
      O => \rhd_data_out_reg[5]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_15_n_0\,
      I1 => \rhd_data_out[5]_i_16_n_0\,
      O => \rhd_data_out_reg[5]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_17_n_0\,
      I1 => \rhd_data_out[5]_i_18_n_0\,
      O => \rhd_data_out_reg[5]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_19_n_0\,
      I1 => \rhd_data_out[5]_i_20_n_0\,
      O => \rhd_data_out_reg[5]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(6),
      Q => \rhd_data_out_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_21_n_0\,
      I1 => \rhd_data_out[6]_i_22_n_0\,
      O => \rhd_data_out_reg[6]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_23_n_0\,
      I1 => \rhd_data_out[6]_i_24_n_0\,
      O => \rhd_data_out_reg[6]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_25_n_0\,
      I1 => \rhd_data_out[6]_i_26_n_0\,
      O => \rhd_data_out_reg[6]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_27_n_0\,
      I1 => \rhd_data_out[6]_i_28_n_0\,
      O => \rhd_data_out_reg[6]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_15_n_0\,
      I1 => \rhd_data_out[6]_i_16_n_0\,
      O => \rhd_data_out_reg[6]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_17_n_0\,
      I1 => \rhd_data_out[6]_i_18_n_0\,
      O => \rhd_data_out_reg[6]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_19_n_0\,
      I1 => \rhd_data_out[6]_i_20_n_0\,
      O => \rhd_data_out_reg[6]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(7),
      Q => \rhd_data_out_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_21_n_0\,
      I1 => \rhd_data_out[7]_i_22_n_0\,
      O => \rhd_data_out_reg[7]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_23_n_0\,
      I1 => \rhd_data_out[7]_i_24_n_0\,
      O => \rhd_data_out_reg[7]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_25_n_0\,
      I1 => \rhd_data_out[7]_i_26_n_0\,
      O => \rhd_data_out_reg[7]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_27_n_0\,
      I1 => \rhd_data_out[7]_i_28_n_0\,
      O => \rhd_data_out_reg[7]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_15_n_0\,
      I1 => \rhd_data_out[7]_i_16_n_0\,
      O => \rhd_data_out_reg[7]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_17_n_0\,
      I1 => \rhd_data_out[7]_i_18_n_0\,
      O => \rhd_data_out_reg[7]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_19_n_0\,
      I1 => \rhd_data_out[7]_i_20_n_0\,
      O => \rhd_data_out_reg[7]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(8),
      Q => \rhd_data_out_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_21_n_0\,
      I1 => \rhd_data_out[8]_i_22_n_0\,
      O => \rhd_data_out_reg[8]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_23_n_0\,
      I1 => \rhd_data_out[8]_i_24_n_0\,
      O => \rhd_data_out_reg[8]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_25_n_0\,
      I1 => \rhd_data_out[8]_i_26_n_0\,
      O => \rhd_data_out_reg[8]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_27_n_0\,
      I1 => \rhd_data_out[8]_i_28_n_0\,
      O => \rhd_data_out_reg[8]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_15_n_0\,
      I1 => \rhd_data_out[8]_i_16_n_0\,
      O => \rhd_data_out_reg[8]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_17_n_0\,
      I1 => \rhd_data_out[8]_i_18_n_0\,
      O => \rhd_data_out_reg[8]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_19_n_0\,
      I1 => \rhd_data_out[8]_i_20_n_0\,
      O => \rhd_data_out_reg[8]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(9),
      Q => \rhd_data_out_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_21_n_0\,
      I1 => \rhd_data_out[9]_i_22_n_0\,
      O => \rhd_data_out_reg[9]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_23_n_0\,
      I1 => \rhd_data_out[9]_i_24_n_0\,
      O => \rhd_data_out_reg[9]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_25_n_0\,
      I1 => \rhd_data_out[9]_i_26_n_0\,
      O => \rhd_data_out_reg[9]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_27_n_0\,
      I1 => \rhd_data_out[9]_i_28_n_0\,
      O => \rhd_data_out_reg[9]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_15_n_0\,
      I1 => \rhd_data_out[9]_i_16_n_0\,
      O => \rhd_data_out_reg[9]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_17_n_0\,
      I1 => \rhd_data_out[9]_i_18_n_0\,
      O => \rhd_data_out_reg[9]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_19_n_0\,
      I1 => \rhd_data_out[9]_i_20_n_0\,
      O => \rhd_data_out_reg[9]_i_9_n_0\,
      S => main_state(2)
    );
rhd_valid_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_4_n_0,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => rhd_valid_out_i_5_n_0,
      I4 => rhd_valid_out_i_6_n_0,
      O => rhd_valid_out_i_2_n_0
    );
rhd_valid_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_7_n_0,
      I2 => rhd_valid_out_i_5_n_0,
      I3 => rhd_valid_out_i_8_n_0,
      O => rhd_valid_out_i_3_n_0
    );
rhd_valid_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFA"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => rhd_valid_out_i_4_n_0
    );
rhd_valid_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[2]\,
      O => rhd_valid_out_i_5_n_0
    );
rhd_valid_out_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_6_n_0
    );
rhd_valid_out_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003323322"
    )
        port map (
      I0 => rhd_valid_out_i_9_n_0,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => rhd_valid_out_i_7_n_0
    );
rhd_valid_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_8_n_0
    );
rhd_valid_out_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => rhd_valid_out_i_9_n_0
    );
rhd_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_valid_out,
      Q => rhd_valid_out_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
rhd_valid_out_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => rhd_valid_out_i_2_n_0,
      I1 => rhd_valid_out_i_3_n_0,
      O => rhd_valid_out,
      S => \FSM_sequential_main_state_reg[6]_rep_n_0\
    );
\timestamp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => flag_lastBatch,
      I1 => \timestamp__0\(0),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(0)
    );
\timestamp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp[10]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(10)
    );
\timestamp[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(8),
      O => \timestamp[10]_i_2_n_0\
    );
\timestamp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(11),
      I1 => \timestamp[13]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(11)
    );
\timestamp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(12)
    );
\timestamp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(12),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(13)
    );
\timestamp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(9),
      O => \timestamp[13]_i_2_n_0\
    );
\timestamp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[14]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(14)
    );
\timestamp[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(14),
      I1 => \timestamp__0\(13),
      I2 => \timestamp__0\(11),
      I3 => \timestamp[13]_i_2_n_0\,
      I4 => \timestamp__0\(12),
      I5 => flag_lastBatch,
      O => \timestamp[14]_i_2_n_0\
    );
\timestamp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \timestamp[15]_i_3_n_0\,
      I4 => CS_b_i_3_n_0,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \timestamp[15]_i_1_n_0\
    );
\timestamp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(15),
      I1 => \timestamp__0\(14),
      I2 => \timestamp[15]_i_4_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(15)
    );
\timestamp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[0]\,
      O => \timestamp[15]_i_3_n_0\
    );
\timestamp[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(12),
      O => \timestamp[15]_i_4_n_0\
    );
\timestamp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(1),
      I1 => \timestamp__0\(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(1)
    );
\timestamp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(2),
      I1 => \timestamp__0\(1),
      I2 => \timestamp__0\(0),
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(2)
    );
\timestamp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(3)
    );
\timestamp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(4)
    );
\timestamp[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => flag_lastBatch,
      O => \timestamp[4]_i_2_n_0\
    );
\timestamp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp[5]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(5)
    );
\timestamp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(3),
      O => \timestamp[5]_i_2_n_0\
    );
\timestamp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => \timestamp[8]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(6)
    );
\timestamp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(7),
      I1 => \timestamp__0\(6),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(7)
    );
\timestamp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(8),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(8)
    );
\timestamp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(4),
      O => \timestamp[8]_i_2_n_0\
    );
\timestamp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[9]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(9)
    );
\timestamp[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => flag_lastBatch,
      O => \timestamp[9]_i_2_n_0\
    );
\timestamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(0),
      Q => \timestamp__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(10),
      Q => \timestamp__0\(10),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(11),
      Q => \timestamp__0\(11),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(12),
      Q => \timestamp__0\(12),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(13),
      Q => \timestamp__0\(13),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(14),
      Q => \timestamp__0\(14),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(15),
      Q => \timestamp__0\(15),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(1),
      Q => \timestamp__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(2),
      Q => \timestamp__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(3),
      Q => \timestamp__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(4),
      Q => \timestamp__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(5),
      Q => \timestamp__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(6),
      Q => \timestamp__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(7),
      Q => \timestamp__0\(7),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(8),
      Q => \timestamp__0\(8),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(9),
      Q => \timestamp__0\(9),
      R => \^s00_axi_aresetn_0\
    );
\tlast_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[0]\,
      I1 => tlast_flag_bit,
      O => \tlast_cnt[0]_i_1_n_0\
    );
\tlast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[1]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => tlast_flag_bit,
      O => \tlast_cnt[1]_i_1_n_0\
    );
\tlast_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[2]_i_1_n_0\
    );
\tlast_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tlast_flag_bit,
      I1 => valid_fifo_out,
      I2 => flag_lastchannel_250M,
      O => \tlast_cnt[3]_i_1_n_0\
    );
\tlast_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => \tlast_cnt_reg_n_0_[1]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[3]_i_2_n_0\
    );
\tlast_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[0]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[0]\,
      R => clear
    );
\tlast_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[1]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[1]\,
      R => clear
    );
\tlast_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[2]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[2]\,
      R => clear
    );
\tlast_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[3]_i_2_n_0\,
      Q => tlast_flag_bit,
      R => clear
    );
xpm_cdc_1bit_inst_1: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => \^fifo_rstn\,
      src_clk => s00_axi_aclk,
      src_in(0) => SPI_running_reg_n_0
    );
xpm_cdc_1bit_inst_2: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastBatch_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_2_n_0,
      I1 => xpm_cdc_1bit_inst_2_i_3_n_0,
      I2 => xpm_cdc_1bit_inst_2_i_4_n_0,
      I3 => xpm_cdc_1bit_inst_2_i_5_n_0,
      I4 => xpm_cdc_1bit_inst_2_i_6_n_0,
      I5 => xpm_cdc_1bit_inst_2_i_7_n_0,
      O => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => src_ff_reg(12),
      I2 => src_ff_reg(14),
      I3 => \timestamp__0\(14),
      I4 => src_ff_reg(13),
      I5 => \timestamp__0\(13),
      O => xpm_cdc_1bit_inst_2_i_2_n_0
    );
xpm_cdc_1bit_inst_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => src_ff_reg(3),
      I2 => src_ff_reg(5),
      I3 => \timestamp__0\(5),
      I4 => src_ff_reg(4),
      I5 => \timestamp__0\(4),
      O => xpm_cdc_1bit_inst_2_i_3_n_0
    );
xpm_cdc_1bit_inst_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(0),
      I1 => src_ff_reg(0),
      I2 => src_ff_reg(2),
      I3 => \timestamp__0\(2),
      I4 => src_ff_reg(1),
      I5 => \timestamp__0\(1),
      O => xpm_cdc_1bit_inst_2_i_4_n_0
    );
xpm_cdc_1bit_inst_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => src_ff_reg(9),
      I2 => src_ff_reg(11),
      I3 => \timestamp__0\(11),
      I4 => src_ff_reg(10),
      I5 => \timestamp__0\(10),
      O => xpm_cdc_1bit_inst_2_i_5_n_0
    );
xpm_cdc_1bit_inst_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => src_ff_reg(6),
      I2 => src_ff_reg(8),
      I3 => \timestamp__0\(8),
      I4 => src_ff_reg(7),
      I5 => \timestamp__0\(7),
      O => xpm_cdc_1bit_inst_2_i_6_n_0
    );
xpm_cdc_1bit_inst_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_ff_reg(15),
      I1 => \timestamp__0\(15),
      O => xpm_cdc_1bit_inst_2_i_7_n_0
    );
xpm_cdc_5bit_inst_3: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastchannel_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastchannel
    );
xpm_cdc_5bit_inst_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[5]\,
      O => flag_lastchannel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  port (
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI : entity is "rhd_S00_AXI";
end recording_inst_0_rhd_axi_0_0_rhd_S00_AXI;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rhd_n_0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[16]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[16]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[17]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[17]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[21]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[26]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[28]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[28]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[29]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[29]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[30]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[9]_rep_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair447";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep__0\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]_rep\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]_rep__0\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]_rep\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]_rep__0\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]_rep\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]_rep__0\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[14]\ : label is "slv_reg1_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[14]_rep\ : label is "slv_reg1_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]_rep\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]_rep__0\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]_rep\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]_rep__0\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]_rep\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]_rep__0\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]_rep\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]_rep__0\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]_rep\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]_rep__0\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]_rep\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]_rep__0\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[22]\ : label is "slv_reg1_reg[22]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[22]_rep\ : label is "slv_reg1_reg[22]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]_rep\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]_rep__0\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]_rep\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]_rep__0\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]_rep\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]_rep__0\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]_rep\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]_rep__0\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]_rep\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]_rep__0\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]_rep\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]_rep__0\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[30]\ : label is "slv_reg1_reg[30]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[30]_rep\ : label is "slv_reg1_reg[30]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]_rep\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]_rep__0\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]_rep\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]_rep__0\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[6]\ : label is "slv_reg1_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[6]_rep\ : label is "slv_reg1_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]_rep\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]_rep__0\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]\ : label is "slv_reg1_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]_rep\ : label is "slv_reg1_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]_rep__0\ : label is "slv_reg1_reg[9]";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair447";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => rhd_n_0
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => rhd_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => rhd_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => rhd_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => rhd_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => rhd_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => rhd_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rhd_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0__0\(10),
      I2 => \slv_reg3__0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0__0\(11),
      I2 => \slv_reg3__0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0__0\(12),
      I2 => \slv_reg3__0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0__0\(13),
      I2 => \slv_reg3__0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0__0\(14),
      I2 => \slv_reg3__0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0__0\(15),
      I2 => \slv_reg3__0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0__0\(16),
      I2 => \slv_reg3__0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0__0\(17),
      I2 => \slv_reg3__0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0__0\(18),
      I2 => \slv_reg3__0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0__0\(19),
      I2 => \slv_reg3__0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0__0\(20),
      I2 => \slv_reg3__0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0__0\(21),
      I2 => \slv_reg3__0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0__0\(22),
      I2 => \slv_reg3__0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0__0\(23),
      I2 => \slv_reg3__0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0__0\(24),
      I2 => \slv_reg3__0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0__0\(25),
      I2 => \slv_reg3__0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0__0\(26),
      I2 => \slv_reg3__0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0__0\(27),
      I2 => \slv_reg3__0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0__0\(28),
      I2 => \slv_reg3__0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0__0\(29),
      I2 => \slv_reg3__0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0__0\(30),
      I2 => \slv_reg3__0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0__0\(31),
      I2 => \slv_reg3__0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0__0\(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0__0\(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0__0\(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0__0\(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0__0\(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0__0\(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rhd_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rhd_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rhd_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rhd_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rhd_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rhd_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rhd_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rhd_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rhd_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rhd_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rhd_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rhd_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rhd_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rhd_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rhd_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rhd_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rhd_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rhd_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rhd_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rhd_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rhd_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rhd_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rhd_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rhd_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rhd_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rhd_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rhd_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rhd_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rhd_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rhd_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rhd_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rhd_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rhd_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => rhd_n_0
    );
rhd: entity work.recording_inst_0_rhd_axi_0_0_rhd
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      Q(3 downto 0) => slv_reg0(3 downto 0),
      SCLK => SCLK,
      \ZCheck_cmd_1_reg[4]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \result_DDR_A2_reg[15]_0\ => \slv_reg1_reg[1]_rep_n_0\,
      \result_DDR_A2_reg[15]_1\ => \slv_reg1_reg[0]_rep_n_0\,
      \result_DDR_A2_reg[1]_0\ => \slv_reg1_reg[2]_rep_n_0\,
      \result_DDR_B2_reg[15]_0\ => \slv_reg1_reg[5]_rep_n_0\,
      \result_DDR_B2_reg[15]_1\ => \slv_reg1_reg[4]_rep_n_0\,
      \result_DDR_C2_reg[15]_0\ => \slv_reg1_reg[9]_rep_n_0\,
      \result_DDR_C2_reg[15]_1\ => \slv_reg1_reg[8]_rep_n_0\,
      \result_DDR_C2_reg[1]_0\ => \slv_reg1_reg[10]_rep_n_0\,
      \result_DDR_D2_reg[15]_0\ => \slv_reg1_reg[13]_rep_n_0\,
      \result_DDR_D2_reg[15]_1\ => \slv_reg1_reg[12]_rep_n_0\,
      \result_DDR_E1_reg[15]_0\ => \slv_reg1_reg[17]_rep_n_0\,
      \result_DDR_E1_reg[15]_1\ => \slv_reg1_reg[16]_rep_n_0\,
      \result_DDR_E1_reg[1]_0\ => \slv_reg1_reg[18]_rep_n_0\,
      \result_DDR_F2_reg[15]_0\ => \slv_reg1_reg[21]_rep_n_0\,
      \result_DDR_F2_reg[15]_1\ => \slv_reg1_reg[20]_rep_n_0\,
      \result_DDR_G2_reg[15]_0\ => \slv_reg1_reg[25]_rep_n_0\,
      \result_DDR_G2_reg[15]_1\ => \slv_reg1_reg[24]_rep_n_0\,
      \result_DDR_H2_reg[15]_0\ => \slv_reg1_reg[29]_rep_n_0\,
      \result_DDR_H2_reg[15]_1\ => \slv_reg1_reg[28]_rep_n_0\,
      \result_DDR_I2_reg[15]_0\ => \slv_reg1_reg[1]_rep__0_n_0\,
      \result_DDR_I2_reg[15]_1\ => \slv_reg1_reg[0]_rep__0_n_0\,
      \result_DDR_I2_reg[1]_0\ => \slv_reg1_reg[2]_rep__0_n_0\,
      \result_DDR_J2_reg[15]_0\ => \slv_reg1_reg[5]_rep__0_n_0\,
      \result_DDR_J2_reg[15]_1\ => \slv_reg1_reg[4]_rep__0_n_0\,
      \result_DDR_J2_reg[1]_0\ => \slv_reg1_reg[6]_rep_n_0\,
      \result_DDR_K2_reg[15]_0\ => \slv_reg1_reg[9]_rep__0_n_0\,
      \result_DDR_K2_reg[15]_1\ => \slv_reg1_reg[8]_rep__0_n_0\,
      \result_DDR_K2_reg[1]_0\ => \slv_reg1_reg[10]_rep__0_n_0\,
      \result_DDR_L2_reg[15]_0\ => \slv_reg1_reg[13]_rep__0_n_0\,
      \result_DDR_L2_reg[15]_1\ => \slv_reg1_reg[12]_rep__0_n_0\,
      \result_DDR_L2_reg[1]_0\ => \slv_reg1_reg[14]_rep_n_0\,
      \result_DDR_M2_reg[15]_0\ => \slv_reg1_reg[17]_rep__0_n_0\,
      \result_DDR_M2_reg[15]_1\ => \slv_reg1_reg[16]_rep__0_n_0\,
      \result_DDR_M2_reg[1]_0\ => \slv_reg1_reg[18]_rep__0_n_0\,
      \result_DDR_N2_reg[15]_0\ => \slv_reg1_reg[21]_rep__0_n_0\,
      \result_DDR_N2_reg[15]_1\ => \slv_reg1_reg[20]_rep__0_n_0\,
      \result_DDR_N2_reg[1]_0\ => \slv_reg1_reg[22]_rep_n_0\,
      \result_DDR_O2_reg[11]_0\ => \slv_reg1_reg[26]_rep_n_0\,
      \result_DDR_O2_reg[15]_0\ => \slv_reg1_reg[25]_rep__0_n_0\,
      \result_DDR_O2_reg[15]_1\ => \slv_reg1_reg[24]_rep__0_n_0\,
      \result_DDR_O2_reg[1]_0\ => \slv_reg1_reg[26]_rep__0_n_0\,
      \result_DDR_P2_reg[0]_0\(31 downto 0) => slv_reg1(31 downto 0),
      \result_DDR_P2_reg[15]_0\ => \slv_reg1_reg[29]_rep__0_n_0\,
      \result_DDR_P2_reg[15]_1\ => \slv_reg1_reg[28]_rep__0_n_0\,
      \result_DDR_P2_reg[1]_0\ => \slv_reg1_reg[30]_rep_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => rhd_n_0,
      src_ff_reg(15 downto 0) => slv_reg2(15 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => rhd_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => rhd_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => rhd_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => rhd_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => rhd_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => rhd_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => rhd_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => rhd_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => rhd_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => rhd_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => rhd_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => rhd_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => rhd_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => rhd_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => rhd_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => rhd_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => rhd_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => rhd_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => rhd_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => rhd_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => rhd_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => rhd_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => rhd_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => rhd_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => rhd_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => rhd_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0__0\(4),
      R => rhd_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0__0\(5),
      R => rhd_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0__0\(6),
      R => rhd_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0__0\(7),
      R => rhd_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => rhd_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => rhd_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rhd_n_0
    );
\slv_reg1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rhd_n_0
    );
\slv_reg1_reg[10]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg[10]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[10]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg[10]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rhd_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rhd_n_0
    );
\slv_reg1_reg[12]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg[12]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[12]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg[12]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rhd_n_0
    );
\slv_reg1_reg[13]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg[13]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[13]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg[13]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rhd_n_0
    );
\slv_reg1_reg[14]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg[14]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rhd_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => rhd_n_0
    );
\slv_reg1_reg[16]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg[16]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[16]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg[16]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => rhd_n_0
    );
\slv_reg1_reg[17]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg[17]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[17]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg[17]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => rhd_n_0
    );
\slv_reg1_reg[18]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg[18]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[18]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg[18]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => rhd_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rhd_n_0
    );
\slv_reg1_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg1_reg[1]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg1_reg[1]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => rhd_n_0
    );
\slv_reg1_reg[20]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg[20]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[20]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg[20]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => rhd_n_0
    );
\slv_reg1_reg[21]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg[21]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[21]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg[21]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => rhd_n_0
    );
\slv_reg1_reg[22]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg[22]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => rhd_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => rhd_n_0
    );
\slv_reg1_reg[24]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg[24]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[24]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg[24]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => rhd_n_0
    );
\slv_reg1_reg[25]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg[25]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[25]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg[25]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => rhd_n_0
    );
\slv_reg1_reg[26]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg[26]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[26]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg[26]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => rhd_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => rhd_n_0
    );
\slv_reg1_reg[28]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg[28]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[28]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg[28]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => rhd_n_0
    );
\slv_reg1_reg[29]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg[29]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[29]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg[29]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rhd_n_0
    );
\slv_reg1_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg1_reg[2]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg1_reg[2]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => rhd_n_0
    );
\slv_reg1_reg[30]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg[30]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => rhd_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rhd_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rhd_n_0
    );
\slv_reg1_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg1_reg[4]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg1_reg[4]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rhd_n_0
    );
\slv_reg1_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg1_reg[5]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg1_reg[5]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rhd_n_0
    );
\slv_reg1_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg1_reg[6]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rhd_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rhd_n_0
    );
\slv_reg1_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg1_reg[8]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg1_reg[8]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rhd_n_0
    );
\slv_reg1_reg[9]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg[9]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[9]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg[9]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => rhd_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => rhd_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => rhd_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => rhd_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => rhd_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => rhd_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => rhd_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => rhd_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => rhd_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => rhd_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => rhd_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => rhd_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => rhd_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => rhd_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => rhd_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => rhd_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => rhd_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => rhd_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => rhd_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => rhd_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => rhd_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => rhd_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => rhd_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => rhd_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => rhd_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => rhd_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => rhd_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => rhd_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => rhd_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => rhd_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => rhd_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => rhd_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(9)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rhd_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => rhd_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => rhd_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => rhd_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => rhd_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => rhd_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => rhd_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => rhd_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => rhd_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => rhd_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => rhd_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rhd_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => rhd_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => rhd_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => rhd_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => rhd_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => rhd_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => rhd_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => rhd_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => rhd_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => rhd_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => rhd_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rhd_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => rhd_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => rhd_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rhd_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rhd_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rhd_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rhd_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rhd_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rhd_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rhd_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_axi is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is "rhd_axi";
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 128;
end recording_inst_0_rhd_axi_0_0_rhd_axi;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
begin
  MOSI1 <= \^mosi1\;
  MOSI2 <= \^mosi1\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
rhd_S00_AXI: entity work.recording_inst_0_rhd_axi_0_0_rhd_S00_AXI
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => \^mosi1\,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of recording_inst_0_rhd_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0 : entity is "recording_inst_0_rhd_axi_0_0,rhd_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of recording_inst_0_rhd_axi_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0 : entity is "rhd_axi,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s00_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s00_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of inst : label is 16;
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of inst : label is 128;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of FIFO_rstn : signal is "xilinx.com:signal:reset:1.0 FIFO_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIFO_rstn : signal is "XIL_INTERFACENAME FIFO_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_BUSIF M_AXIS, ASSOCIATED_RESET M_AXIS_ARESETN, FREQ_HZ 249997500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 249997500, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 6999930, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 6999930, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.recording_inst_0_rhd_axi_0_0_rhd_axi
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      irq1 => '0',
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4) => '0',
      s00_axi_araddr(3 downto 2) => s00_axi_araddr(3 downto 2),
      s00_axi_araddr(1 downto 0) => B"00",
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => B"000",
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4) => '0',
      s00_axi_awaddr(3 downto 2) => s00_axi_awaddr(3 downto 2),
      s00_axi_awaddr(1 downto 0) => B"00",
      s00_axi_awprot(2 downto 0) => B"000",
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => NLW_inst_s00_axi_bresp_UNCONNECTED(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => NLW_inst_s00_axi_rresp_UNCONNECTED(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
